Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Apr 12 23:44:02 2020
| Host         : QuantumNet-L4 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab4_design_wrapper_timing_summary_routed.rpt -pb lab4_design_wrapper_timing_summary_routed.pb -rpx lab4_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_design_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -32.326     -521.909                     40                24140        0.052        0.000                      0                24012        0.000        0.000                       0                  9549  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clk_in1                                                     {0.000 5.000}        10.000          100.000         
  clk_out1_audio_clk_wiz_1                                                                                                                                       {0.000 40.687}       81.375          12.289          
  clkfbout_audio_clk_wiz_1                                                                                                                                       {0.000 5.000}        10.000          100.000         
lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                      {0.000 16.666}       33.333          30.000          
lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                    {0.000 16.666}       33.333          30.000          
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_lab4_design_clk_wiz_1_5                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_out2_lab4_design_clk_wiz_1_5                                                                                                                               {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  clkfbout_lab4_design_clk_wiz_1_5                                                                                                                               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clk_in1                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_audio_clk_wiz_1                                                                                                                                                                                                                                                                                        79.220        0.000                       0                     2  
  clkfbout_audio_clk_wiz_1                                                                                                                                                                                                                                                                                         7.845        0.000                       0                     3  
lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                           13.315        0.000                      0                  222        0.119        0.000                      0                  222       15.686        0.000                       0                   233  
lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                         10.694        0.000                      0                   46        0.685        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_lab4_design_clk_wiz_1_5                                                                                                                                   -32.326     -521.909                     40                 6424        0.099        0.000                      0                 6424        3.750        0.000                       0                  2032  
  clk_out2_lab4_design_clk_wiz_1_5                                                                                                                                     1.587        0.000                      0                  126        0.160        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 7.889        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               7.844        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.339        0.000                      0                    1        0.336        0.000                      0                    1        0.625        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  0.833        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 8.050        0.000                      0                   44        0.090        0.000                      0                   44        2.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                0.833        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               8.572        0.000                      0                   48        0.094        0.000                      0                   48        2.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    0.921        0.000                      0                    4        0.413        0.000                      0                    4        0.833        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               3.372        0.000                      0                   36        0.092        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    0.937        0.000                      0                    4        0.408        0.000                      0                    4        0.833        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               3.577        0.000                      0                   36        0.086        0.000                      0                   36        0.000        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        2.340        0.000                      0                16844        0.052        0.000                      0                16844        2.850        0.000                       0                  6996  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.250        0.000                       0                     8  
  clkfbout_lab4_design_clk_wiz_1_5                                                                                                                                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  clk_out1_lab4_design_clk_wiz_1_5                                                                                                                                27.803        0.000                      0                   32                                                                        
clk_pll_i                                                                                                                                                  clk_out2_lab4_design_clk_wiz_1_5                                                                                                                                15.547        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        7.366        0.000                      0                    8       37.907        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        5.665        0.000                      0                    8       38.515        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.986        0.000                      0                    1        0.682        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.602        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.602        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.151        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.602        0.000                      0                   15        0.095        0.000                      0                   15  
clk_out1_lab4_design_clk_wiz_1_5                                                                                                                           clk_pll_i                                                                                                                                                       28.517        0.000                      0                   94                                                                        
clk_out2_lab4_design_clk_wiz_1_5                                                                                                                           clk_pll_i                                                                                                                                                       17.358        0.000                      0                   12        0.114        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_lab4_design_clk_wiz_1_5  clk_out1_lab4_design_clk_wiz_1_5        3.421        0.000                      0                   25        2.004        0.000                      0                   25  
**async_default**                 clk_pll_i                         clk_pll_i                               6.397        0.000                      0                    2        0.798        0.000                      0                    2  
**default**                       clk_pll_i                                                                 1.323        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clk_in1
  To Clock:  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_audio_clk_wiz_1
  To Clock:  clk_out1_audio_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_audio_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz_1
  To Clock:  clkfbout_audio_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.005ns  (logic 0.735ns (24.457%)  route 2.270ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 37.398 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.273    23.607    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X111Y160       LUT4 (Prop_lut4_I3_O)        0.152    23.759 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.475    24.234    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X111Y160       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552    37.398    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X111Y160       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.461    37.859    
                         clock uncertainty           -0.035    37.824    
    SLICE_X111Y160       FDCE (Setup_fdce_C_D)       -0.275    37.549    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                         -24.234    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.503ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.704ns (24.404%)  route 2.181ns (75.596%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 20.727 - 16.667 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800     2.800    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.896 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.667     4.563    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X109Y164       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y164       FDCE (Prop_fdce_C_Q)         0.456     5.019 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.154     6.173    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[4]
    SLICE_X108Y163       LUT6 (Prop_lut6_I1_O)        0.124     6.297 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.466     6.763    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X108Y163       LUT5 (Prop_lut5_I0_O)        0.124     6.887 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.561     7.448    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    19.089    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.180 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548    20.727    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.461    21.189    
                         clock uncertainty           -0.035    21.153    
    SLICE_X105Y163       FDRE (Setup_fdre_C_CE)      -0.202    20.951    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                 13.503    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.479ns  (logic 0.736ns (29.692%)  route 1.743ns (70.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 37.397 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.956    23.290    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X111Y161       LUT5 (Prop_lut5_I4_O)        0.153    23.443 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.264    23.707    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X111Y161       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.551    37.397    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X111Y161       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.461    37.858    
                         clock uncertainty           -0.035    37.823    
    SLICE_X111Y161       FDCE (Setup_fdce_C_D)       -0.274    37.549    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                         -23.707    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.944ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.683ns  (logic 0.707ns (26.353%)  route 1.976ns (73.647%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 37.398 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.453    23.787    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X111Y160       LUT6 (Prop_lut6_I5_O)        0.124    23.911 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.911    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X111Y160       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.552    37.398    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X111Y160       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.461    37.859    
                         clock uncertainty           -0.035    37.824    
    SLICE_X111Y160       FDCE (Setup_fdce_C_D)        0.032    37.856    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.856    
                         arrival time                         -23.911    
  -------------------------------------------------------------------
                         slack                                 13.944    

Slack (MET) :             14.156ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.533ns  (logic 0.707ns (27.916%)  route 1.826ns (72.084%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 37.395 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.157    22.845    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I4_O)        0.124    22.969 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.668    23.637    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X104Y162       LUT6 (Prop_lut6_I1_O)        0.124    23.761 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.761    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X104Y162       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    37.395    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X104Y162       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.476    37.871    
                         clock uncertainty           -0.035    37.836    
    SLICE_X104Y162       FDCE (Setup_fdce_C_D)        0.081    37.917    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.917    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 14.156    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.344ns  (logic 0.707ns (30.161%)  route 1.637ns (69.839%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 37.397 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.115    23.449    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X109Y161       LUT3 (Prop_lut3_I2_O)        0.124    23.573 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.573    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X109Y161       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.551    37.397    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X109Y161       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.461    37.858    
                         clock uncertainty           -0.035    37.823    
    SLICE_X109Y161       FDCE (Setup_fdce_C_D)        0.029    37.852    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.852    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.372ns  (logic 0.735ns (30.985%)  route 1.637ns (69.015%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 37.397 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.115    23.449    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X109Y161       LUT4 (Prop_lut4_I3_O)        0.152    23.601 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.601    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X109Y161       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.551    37.397    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X109Y161       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.461    37.858    
                         clock uncertainty           -0.035    37.823    
    SLICE_X109Y161       FDCE (Setup_fdce_C_D)        0.075    37.898    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.898    
                         arrival time                         -23.601    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.396ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.289ns  (logic 0.707ns (30.892%)  route 1.582ns (69.108%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 37.395 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.157    22.845    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I4_O)        0.124    22.969 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.424    23.393    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X104Y162       LUT6 (Prop_lut6_I1_O)        0.124    23.517 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.517    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X104Y162       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    37.395    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X104Y162       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.476    37.871    
                         clock uncertainty           -0.035    37.836    
    SLICE_X104Y162       FDCE (Setup_fdce_C_D)        0.077    37.913    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.913    
                         arrival time                         -23.517    
  -------------------------------------------------------------------
                         slack                                 14.396    

Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.194ns  (logic 0.707ns (32.222%)  route 1.487ns (67.778%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 37.396 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.965    23.299    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X109Y162       LUT2 (Prop_lut2_I0_O)        0.124    23.423 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.423    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X109Y162       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.550    37.396    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X109Y162       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.461    37.857    
                         clock uncertainty           -0.035    37.822    
    SLICE_X109Y162       FDCE (Setup_fdce_C_D)        0.029    37.851    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                 14.428    

Slack (MET) :             14.446ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.222ns  (logic 0.735ns (33.076%)  route 1.487ns (66.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 37.396 - 33.333 ) 
    Source Clock Delay      (SCD):    4.562ns = ( 21.229 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.666    21.229    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y163       FDRE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y163       FDRE (Prop_fdre_C_Q)         0.459    21.688 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.522    22.210    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X105Y163       LUT6 (Prop_lut6_I0_O)        0.124    22.334 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.965    23.299    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X109Y162       LUT3 (Prop_lut3_I2_O)        0.152    23.451 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.451    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X109Y162       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.550    37.396    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X109Y162       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.461    37.857    
                         clock uncertainty           -0.035    37.822    
    SLICE_X109Y162       FDCE (Setup_fdce_C_D)        0.075    37.897    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.897    
                         arrival time                         -23.451    
  -------------------------------------------------------------------
                         slack                                 14.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.573     1.855    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X99Y167        FDPE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.996 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.132     2.128    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X100Y167       SRL16E                                       r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.844     2.296    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X100Y167       SRL16E                                       r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.404     1.892    
    SLICE_X100Y167       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.009    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.858    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y166       FDCE (Prop_fdce_C_Q)         0.141     1.999 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     2.055    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X101Y166       FDPE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.845     2.297    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y166       FDPE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.439     1.858    
    SLICE_X101Y166       FDPE (Hold_fdpe_C_D)         0.075     1.933    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.584     1.866    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y166       FDCE (Prop_fdce_C_Q)         0.164     2.030 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     2.086    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X108Y166       FDPE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.852     2.305    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y166       FDPE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.439     1.866    
    SLICE_X108Y166       FDPE (Hold_fdpe_C_D)         0.060     1.926    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.588     1.870    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y152       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y152       FDCE (Prop_fdce_C_Q)         0.141     2.011 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.108     2.119    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X107Y151       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.859     2.311    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X107Y151       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.425     1.886    
    SLICE_X107Y151       FDCE (Hold_fdce_C_D)         0.070     1.956    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.858    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y166       FDPE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y166       FDPE (Prop_fdpe_C_Q)         0.128     1.986 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.114     2.099    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X100Y167       SRL16E                                       r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.844     2.296    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X100Y167       SRL16E                                       r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.425     1.871    
    SLICE_X100Y167       SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.932    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.582     1.864    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X107Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166       FDCE (Prop_fdce_C_Q)         0.141     2.005 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.122     2.127    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X108Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.852     2.305    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X108Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.404     1.901    
    SLICE_X108Y166       FDCE (Hold_fdce_C_D)         0.052     1.953    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.585     1.867    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X105Y161       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y161       FDCE (Prop_fdce_C_Q)         0.141     2.008 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.122     2.129    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][6]
    SLICE_X104Y161       LUT6 (Prop_lut6_I3_O)        0.045     2.174 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     2.174    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X104Y161       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.855     2.308    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X104Y161       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.428     1.880    
    SLICE_X104Y161       FDCE (Hold_fdce_C_D)         0.120     2.000    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.707%)  route 0.127ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.587     1.869    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y155       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y155       FDCE (Prop_fdce_C_Q)         0.141     2.010 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.127     2.136    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X104Y154       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.857     2.310    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X104Y154       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                         clock pessimism             -0.425     1.885    
    SLICE_X104Y154       FDCE (Hold_fdce_C_D)         0.076     1.961    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.576     1.858    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X101Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y166       FDCE (Prop_fdce_C_Q)         0.141     1.999 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.112     2.111    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X100Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.845     2.297    lab4_design_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X100Y166       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.426     1.871    
    SLICE_X100Y166       FDCE (Hold_fdce_C_D)         0.059     1.930    lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.578     1.860    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X101Y162       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDCE (Prop_fdce_C_Q)         0.141     2.001 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.133     2.134    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X101Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.846     2.299    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X101Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.425     1.874    
    SLICE_X101Y163       FDCE (Hold_fdce_C_D)         0.075     1.949    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3   lab4_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X105Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X105Y164  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X103Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X100Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y161  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y161  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y161  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y161  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X128Y163  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X108Y161  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X108Y161  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X100Y167  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X108Y161  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X108Y161  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X100Y167  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X100Y167  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X112Y162  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X108Y161  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X108Y161  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X128Y159  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.694ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.022ns  (logic 0.712ns (14.177%)  route 4.310ns (85.823%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.993 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.402    26.490    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X107Y155       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.660    36.993    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X107Y155       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.525    37.518    
                         clock uncertainty           -0.035    37.482    
    SLICE_X107Y155       FDCE (Setup_fdce_C_CE)      -0.298    37.184    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                         -26.490    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.717ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.881ns  (logic 0.712ns (14.586%)  route 4.169ns (85.414%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.542ns = ( 36.875 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.261    26.350    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X107Y156       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.542    36.875    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X107Y156       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.525    37.400    
                         clock uncertainty           -0.035    37.364    
    SLICE_X107Y156       FDCE (Setup_fdce_C_CE)      -0.298    37.066    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                         -26.350    
  -------------------------------------------------------------------
                         slack                                 10.717    

Slack (MET) :             10.878ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.404ns  (logic 0.712ns (16.167%)  route 3.692ns (83.833%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.784    25.872    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X104Y158       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.269    36.602    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X104Y158       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.478    37.080    
                         clock uncertainty           -0.035    37.045    
    SLICE_X104Y158       FDCE (Setup_fdce_C_CE)      -0.295    36.750    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.750    
                         arrival time                         -25.872    
  -------------------------------------------------------------------
                         slack                                 10.878    

Slack (MET) :             10.901ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.544ns  (logic 0.712ns (15.670%)  route 3.832ns (84.330%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 36.742 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.923    26.012    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X104Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.409    36.742    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X104Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.501    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X104Y157       FDCE (Setup_fdce_C_CE)      -0.295    36.913    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                         -26.012    
  -------------------------------------------------------------------
                         slack                                 10.901    

Slack (MET) :             11.160ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.561ns  (logic 0.712ns (15.610%)  route 3.849ns (84.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 37.021 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.941    26.029    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.688    37.021    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.501    37.522    
                         clock uncertainty           -0.035    37.487    
    SLICE_X106Y157       FDCE (Setup_fdce_C_CE)      -0.298    37.189    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                         -26.029    
  -------------------------------------------------------------------
                         slack                                 11.160    

Slack (MET) :             11.160ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.561ns  (logic 0.712ns (15.610%)  route 3.849ns (84.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 37.021 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.941    26.029    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.688    37.021    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.501    37.522    
                         clock uncertainty           -0.035    37.487    
    SLICE_X106Y157       FDCE (Setup_fdce_C_CE)      -0.298    37.189    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                         -26.029    
  -------------------------------------------------------------------
                         slack                                 11.160    

Slack (MET) :             11.160ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.561ns  (logic 0.712ns (15.610%)  route 3.849ns (84.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 37.021 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.941    26.029    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X106Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.688    37.021    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y157       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.501    37.522    
                         clock uncertainty           -0.035    37.487    
    SLICE_X106Y157       FDCE (Setup_fdce_C_CE)      -0.298    37.189    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                         -26.029    
  -------------------------------------------------------------------
                         slack                                 11.160    

Slack (MET) :             11.397ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.094ns  (logic 0.712ns (17.390%)  route 3.382ns (82.610%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 36.836 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.980    24.965    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.089 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.474    25.563    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X105Y160       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.503    36.836    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X105Y160       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.457    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X105Y160       FDCE (Setup_fdce_C_CE)      -0.298    36.960    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.960    
                         arrival time                         -25.563    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.635ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.301ns  (logic 0.712ns (16.555%)  route 3.589ns (83.445%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 37.181 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.327    25.311    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.435 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.334    25.769    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X106Y159       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.848    37.181    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y159       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.556    37.737    
                         clock uncertainty           -0.035    37.702    
    SLICE_X106Y159       FDCE (Setup_fdce_C_CE)      -0.298    37.404    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.404    
                         arrival time                         -25.769    
  -------------------------------------------------------------------
                         slack                                 11.635    

Slack (MET) :             11.635ns  (required time - arrival time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.301ns  (logic 0.712ns (16.555%)  route 3.589ns (83.445%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 37.181 - 33.333 ) 
    Source Clock Delay      (SCD):    4.802ns = ( 21.468 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.802    21.468    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y163       FDCE (Prop_fdce_C_Q)         0.340    21.808 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.816    22.624    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X107Y162       LUT3 (Prop_lut3_I2_O)        0.124    22.748 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.112    23.860    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X109Y163       LUT4 (Prop_lut4_I2_O)        0.124    23.984 f  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.327    25.311    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X106Y161       LUT5 (Prop_lut5_I0_O)        0.124    25.435 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.334    25.769    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X106Y159       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.848    37.181    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X106Y159       FDCE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.556    37.737    
                         clock uncertainty           -0.035    37.702    
    SLICE_X106Y159       FDCE (Setup_fdce_C_CE)      -0.298    37.404    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.404    
                         arrival time                         -25.769    
  -------------------------------------------------------------------
                         slack                                 11.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.199ns (26.212%)  route 0.560ns (73.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.248     2.248    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y165       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y165       FDCE (Prop_fdce_C_Q)         0.102     2.350 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.560     2.910    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X108Y165       LUT3 (Prop_lut3_I2_O)        0.097     3.007 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     3.007    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X108Y165       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.548     2.548    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y165       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.300     2.248    
    SLICE_X108Y165       FDCE (Hold_fdce_C_D)         0.074     2.322    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.157ns (24.655%)  route 0.480ns (75.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 19.200 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.243    19.545    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.534    19.200    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.279    18.921    
    SLICE_X107Y163       FDCE (Hold_fdce_C_CE)       -0.075    18.846    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.846    
                         arrival time                          19.545    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.157ns (24.655%)  route 0.480ns (75.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 19.200 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.243    19.545    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.534    19.200    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.279    18.921    
    SLICE_X107Y163       FDCE (Hold_fdce_C_CE)       -0.075    18.846    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.846    
                         arrival time                          19.545    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.157ns (24.655%)  route 0.480ns (75.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 19.200 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.243    19.545    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.534    19.200    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.279    18.921    
    SLICE_X107Y163       FDCE (Hold_fdce_C_CE)       -0.075    18.846    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.846    
                         arrival time                          19.545    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.157ns (24.655%)  route 0.480ns (75.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 19.200 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.243    19.545    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.534    19.200    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.279    18.921    
    SLICE_X107Y163       FDCE (Hold_fdce_C_CE)       -0.075    18.846    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.846    
                         arrival time                          19.545    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.578ns  (logic 0.157ns (27.141%)  route 0.421ns (72.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 19.082 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.184    19.487    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.416    19.082    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.251    18.831    
    SLICE_X108Y163       FDCE (Hold_fdce_C_CE)       -0.073    18.758    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.758    
                         arrival time                          19.487    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.578ns  (logic 0.157ns (27.141%)  route 0.421ns (72.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 19.082 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.184    19.487    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.416    19.082    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.251    18.831    
    SLICE_X108Y163       FDCE (Hold_fdce_C_CE)       -0.073    18.758    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.758    
                         arrival time                          19.487    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.578ns  (logic 0.157ns (27.141%)  route 0.421ns (72.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 19.082 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.184    19.487    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.416    19.082    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.251    18.831    
    SLICE_X108Y163       FDCE (Hold_fdce_C_CE)       -0.073    18.758    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.758    
                         arrival time                          19.487    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.578ns  (logic 0.157ns (27.141%)  route 0.421ns (72.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 19.082 - 16.667 ) 
    Source Clock Delay      (SCD):    2.242ns = ( 18.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.242    18.908    lab4_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X106Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y163       FDCE (Prop_fdce_C_Q)         0.112    19.020 f  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.237    19.257    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X108Y165       LUT5 (Prop_lut5_I2_O)        0.045    19.302 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.184    19.487    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.416    19.082    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y163       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.251    18.831    
    SLICE_X108Y163       FDCE (Hold_fdce_C_CE)       -0.073    18.758    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.758    
                         arrival time                          19.487    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.163ns (17.417%)  route 0.773ns (82.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.248     2.248    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y165       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y165       FDCE (Prop_fdce_C_Q)         0.118     2.366 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.773     3.139    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X108Y165       LUT3 (Prop_lut3_I2_O)        0.045     3.184 r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     3.184    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X108Y165       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.548     2.548    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X108Y165       FDCE                                         r  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.300     2.248    
    SLICE_X108Y165       FDCE (Hold_fdce_C_D)         0.063     2.311    lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.873    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { lab4_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y165  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y165  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y165  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y165  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X107Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y165  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y159  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y159  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X104Y158  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X104Y157  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X107Y162  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X107Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X108Y163  lab4_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y164  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X106Y164  lab4_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lab4_design_clk_wiz_1_5
  To Clock:  clk_out1_lab4_design_clk_wiz_1_5

Setup :           40  Failing Endpoints,  Worst Slack      -32.326ns,  Total Violation     -521.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.326ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        42.198ns  (logic 25.917ns (61.418%)  route 16.280ns (38.582%))
  Logic Levels:           101  (CARRY4=84 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 8.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.139 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.139    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.473 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.304    40.778    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]_0[1]
    SLICE_X101Y185       LUT5 (Prop_lut5_I3_O)        0.303    41.081 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[28]_i_1/O
                         net (fo=1, routed)           0.000    41.081    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[28]_i_1_n_0
    SLICE_X101Y185       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.539     8.246    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y185       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[28]/C
                         clock pessimism              0.552     8.798    
                         clock uncertainty           -0.074     8.723    
    SLICE_X101Y185       FDRE (Setup_fdre_C_D)        0.031     8.754    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[28]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -41.081    
  -------------------------------------------------------------------
                         slack                                -32.326    

Slack (VIOLATED) :        -32.301ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        42.175ns  (logic 25.899ns (61.409%)  route 16.276ns (38.591%))
  Logic Levels:           101  (CARRY4=84 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 8.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.139 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.139    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.452 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[30]_i_2/O[3]
                         net (fo=1, routed)           0.300    40.752    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]_0[3]
    SLICE_X103Y186       LUT5 (Prop_lut5_I3_O)        0.306    41.058 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[30]_i_1/O
                         net (fo=1, routed)           0.000    41.058    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[30]_i_1_n_0
    SLICE_X103Y186       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.541     8.248    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X103Y186       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]/C
                         clock pessimism              0.552     8.800    
                         clock uncertainty           -0.074     8.725    
    SLICE_X103Y186       FDRE (Setup_fdre_C_D)        0.032     8.757    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -41.058    
  -------------------------------------------------------------------
                         slack                                -32.301    

Slack (VIOLATED) :        -32.228ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        42.099ns  (logic 25.821ns (61.334%)  route 16.278ns (38.666%))
  Logic Levels:           101  (CARRY4=84 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 8.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.139 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.139    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.378 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[30]_i_2/O[2]
                         net (fo=1, routed)           0.302    40.680    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]_0[2]
    SLICE_X101Y185       LUT5 (Prop_lut5_I3_O)        0.302    40.982 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[29]_i_1/O
                         net (fo=1, routed)           0.000    40.982    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[29]_i_1_n_0
    SLICE_X101Y185       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.539     8.246    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y185       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[29]/C
                         clock pessimism              0.552     8.798    
                         clock uncertainty           -0.074     8.723    
    SLICE_X101Y185       FDRE (Setup_fdre_C_D)        0.031     8.754    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[29]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -40.982    
  -------------------------------------------------------------------
                         slack                                -32.228    

Slack (VIOLATED) :        -32.218ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        42.087ns  (logic 25.803ns (61.309%)  route 16.283ns (38.691%))
  Logic Levels:           100  (CARRY4=83 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 8.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.359 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.307    40.667    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]_0[1]
    SLICE_X101Y184       LUT5 (Prop_lut5_I3_O)        0.303    40.970 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[24]_i_1/O
                         net (fo=1, routed)           0.000    40.970    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[24]_i_1_n_0
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.538     8.245    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[24]/C
                         clock pessimism              0.552     8.797    
                         clock uncertainty           -0.074     8.722    
    SLICE_X101Y184       FDRE (Setup_fdre_C_D)        0.029     8.751    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[24]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                         -40.970    
  -------------------------------------------------------------------
                         slack                                -32.218    

Slack (VIOLATED) :        -32.197ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        42.070ns  (logic 25.801ns (61.329%)  route 16.269ns (38.671%))
  Logic Levels:           101  (CARRY4=84 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 8.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.139 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.139    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2_n_0
    SLICE_X103Y185       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.293    40.654    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[30]_0[0]
    SLICE_X103Y186       LUT5 (Prop_lut5_I3_O)        0.299    40.953 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[27]_i_1/O
                         net (fo=1, routed)           0.000    40.953    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[27]_i_1_n_0
    SLICE_X103Y186       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.541     8.248    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X103Y186       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[27]/C
                         clock pessimism              0.552     8.800    
                         clock uncertainty           -0.074     8.725    
    SLICE_X103Y186       FDRE (Setup_fdre_C_D)        0.031     8.756    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[27]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                         -40.953    
  -------------------------------------------------------------------
                         slack                                -32.197    

Slack (VIOLATED) :        -32.194ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        42.064ns  (logic 25.785ns (61.299%)  route 16.279ns (38.701%))
  Logic Levels:           100  (CARRY4=83 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 8.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.338 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.303    40.641    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]_0[3]
    SLICE_X101Y184       LUT5 (Prop_lut5_I3_O)        0.306    40.947 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[26]_i_1/O
                         net (fo=1, routed)           0.000    40.947    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[26]_i_1_n_0
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.538     8.245    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]/C
                         clock pessimism              0.552     8.797    
                         clock uncertainty           -0.074     8.722    
    SLICE_X101Y184       FDRE (Setup_fdre_C_D)        0.031     8.753    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                         -40.947    
  -------------------------------------------------------------------
                         slack                                -32.194    

Slack (VIOLATED) :        -32.119ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        41.990ns  (logic 25.707ns (61.221%)  route 16.283ns (38.778%))
  Logic Levels:           100  (CARRY4=83 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 8.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.264 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/O[2]
                         net (fo=1, routed)           0.307    40.571    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]_0[2]
    SLICE_X101Y184       LUT5 (Prop_lut5_I3_O)        0.302    40.873 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[25]_i_1/O
                         net (fo=1, routed)           0.000    40.873    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[25]_i_1_n_0
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.538     8.245    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[25]/C
                         clock pessimism              0.552     8.797    
                         clock uncertainty           -0.074     8.722    
    SLICE_X101Y184       FDRE (Setup_fdre_C_D)        0.032     8.754    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[25]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                         -40.873    
  -------------------------------------------------------------------
                         slack                                -32.119    

Slack (VIOLATED) :        -32.105ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        41.973ns  (logic 25.689ns (61.204%)  route 16.283ns (38.796%))
  Logic Levels:           99  (CARRY4=82 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 8.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.245 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/O[1]
                         net (fo=1, routed)           0.307    40.553    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[22]_0[1]
    SLICE_X101Y183       LUT5 (Prop_lut5_I3_O)        0.303    40.856 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[20]_i_1/O
                         net (fo=1, routed)           0.000    40.856    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[20]_i_1_n_0
    SLICE_X101Y183       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.537     8.244    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y183       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[20]/C
                         clock pessimism              0.552     8.796    
                         clock uncertainty           -0.074     8.721    
    SLICE_X101Y183       FDRE (Setup_fdre_C_D)        0.029     8.750    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[20]
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                         -40.856    
  -------------------------------------------------------------------
                         slack                                -32.105    

Slack (VIOLATED) :        -32.094ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        41.964ns  (logic 25.687ns (61.211%)  route 16.277ns (38.789%))
  Logic Levels:           100  (CARRY4=83 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 8.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2_n_0
    SLICE_X103Y184       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.247 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.301    40.549    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[26]_0[0]
    SLICE_X101Y184       LUT5 (Prop_lut5_I3_O)        0.299    40.848 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[23]_i_1/O
                         net (fo=1, routed)           0.000    40.848    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[23]_i_1_n_0
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.538     8.245    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y184       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[23]/C
                         clock pessimism              0.552     8.797    
                         clock uncertainty           -0.074     8.722    
    SLICE_X101Y184       FDRE (Setup_fdre_C_D)        0.031     8.753    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[23]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                         -40.848    
  -------------------------------------------------------------------
                         slack                                -32.094    

Slack (VIOLATED) :        -32.081ns  (required time - arrival time)
  Source:                 lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        41.950ns  (logic 25.671ns (61.194%)  route 16.279ns (38.806%))
  Logic Levels:           99  (CARRY4=82 LUT4=12 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.756ns = ( 8.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.117ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.702    -1.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/s00_axi_aclk
    RAMB18_X6Y65         RAMB18E1                                     r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y65         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     1.337 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/bram_inst_sine/sdp_bl.ramb18_dp_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.963     2.300    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/DOADO[15]
    SLICE_X104Y165       LUT6 (Prop_lut6_I1_O)        0.124     2.424 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry_i_8/O
                         net (fo=1, routed)           0.000     2.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int[30]_i_64[0]
    SLICE_X104Y165       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.937 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry/CO[3]
                         net (fo=1, routed)           0.000     2.937    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry_n_0
    SLICE_X104Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.054 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.054    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__0_n_0
    SLICE_X104Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.171 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.171    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__1_n_0
    SLICE_X104Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.288    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_3[0]
    SLICE_X104Y169       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.542 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_7/CO[0]
                         net (fo=21, routed)          0.759     4.301    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L_carry__2[0]
    SLICE_X102Y166       LUT4 (Prop_lut4_I3_O)        0.367     4.668 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62/O
                         net (fo=1, routed)           0.190     4.858    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_62_n_0
    SLICE_X103Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.365 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.365    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_47_n_0
    SLICE_X103Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.479 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.479    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_32_n_0
    SLICE_X103Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.593 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.593    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_17_n_0
    SLICE_X103Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.707 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.707    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_8_n_0
    SLICE_X103Y170       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.864 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_4/CO[1]
                         net (fo=21, routed)          0.709     6.573    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][2]
    SLICE_X101Y167       LUT4 (Prop_lut4_I3_O)        0.329     6.902 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66/O
                         net (fo=1, routed)           0.338     7.240    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_66_n_0
    SLICE_X102Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.760 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.760    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_52_n_0
    SLICE_X102Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_37_n_0
    SLICE_X102Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_22_n_0
    SLICE_X102Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_11_n_0
    SLICE_X102Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.268 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_5/CO[1]
                         net (fo=21, routed)          0.360     8.628    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][1]
    SLICE_X103Y171       LUT4 (Prop_lut4_I3_O)        0.332     8.960 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70/O
                         net (fo=1, routed)           0.566     9.526    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[30]_i_70_n_0
    SLICE_X104Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.046 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.046    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_57_n_0
    SLICE_X104Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.163    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_42_n_0
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.280    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_27_n_0
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.397    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_14_n_0
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.554 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[30]_i_6/CO[1]
                         net (fo=21, routed)          0.726    11.281    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15][0]
    SLICE_X107Y170       LUT4 (Prop_lut4_I3_O)        0.332    11.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79/O
                         net (fo=1, routed)           0.323    11.935    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_79_n_0
    SLICE_X105Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.442 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.442    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_59_n_0
    SLICE_X105Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.556    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_39_n_0
    SLICE_X105Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.670 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.670    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_19_n_0
    SLICE_X105Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.784 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_7_n_0
    SLICE_X105Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.941 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_3/CO[1]
                         net (fo=21, routed)          0.761    13.703    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_3[0]
    SLICE_X109Y167       LUT4 (Prop_lut4_I3_O)        0.329    14.032 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83/O
                         net (fo=1, routed)           0.339    14.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_83_n_0
    SLICE_X106Y167       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.877 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64/CO[3]
                         net (fo=1, routed)           0.000    14.877    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_64_n_0
    SLICE_X106Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.991 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.991    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_44_n_0
    SLICE_X106Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.105 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.105    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_24_n_0
    SLICE_X106Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.219 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.219    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_10_n_0
    SLICE_X106Y171       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.376 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_4/CO[1]
                         net (fo=21, routed)          0.583    15.959    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_5[0]
    SLICE_X109Y170       LUT4 (Prop_lut4_I3_O)        0.329    16.288 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87/O
                         net (fo=1, routed)           0.190    16.478    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_87_n_0
    SLICE_X108Y170       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.998 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.998    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_69_n_0
    SLICE_X108Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.115 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.115    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_49_n_0
    SLICE_X108Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.232 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.232    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_29_n_0
    SLICE_X108Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.349 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.349    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_13_n_0
    SLICE_X108Y174       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.506 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_5/CO[1]
                         net (fo=21, routed)          0.678    18.184    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_7[0]
    SLICE_X109Y171       LUT4 (Prop_lut4_I3_O)        0.332    18.516 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91/O
                         net (fo=1, routed)           0.338    18.854    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[26]_i_91_n_0
    SLICE_X107Y171       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.361 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74/CO[3]
                         net (fo=1, routed)           0.000    19.361    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_74_n_0
    SLICE_X107Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.475 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.475    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_54_n_0
    SLICE_X107Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.589 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.589    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_34_n_0
    SLICE_X107Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.703 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16/CO[3]
                         net (fo=1, routed)           0.009    19.712    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_16_n_0
    SLICE_X107Y175       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.869 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[26]_i_6/CO[1]
                         net (fo=21, routed)          0.415    20.284    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_9[0]
    SLICE_X108Y175       LUT4 (Prop_lut4_I3_O)        0.329    20.613 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61/O
                         net (fo=1, routed)           0.505    21.118    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int[22]_i_61_n_0
    SLICE_X109Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.625 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52/CO[3]
                         net (fo=1, routed)           0.000    21.625    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_52_n_0
    SLICE_X109Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.739 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.739    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_38_n_0
    SLICE_X109Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.853 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.862    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_19_n_0
    SLICE_X109Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.976 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    21.976    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_7_n_0
    SLICE_X109Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.133 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_3/CO[1]
                         net (fo=21, routed)          0.407    22.539    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_11[0]
    SLICE_X107Y176       LUT4 (Prop_lut4_I3_O)        0.329    22.868 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69/O
                         net (fo=1, routed)           0.505    23.373    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_69_n_0
    SLICE_X106Y173       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.880 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.880    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_60_n_0
    SLICE_X106Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    24.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_43_n_0
    SLICE_X106Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.117 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.117    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_24_n_0
    SLICE_X106Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.231 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.231    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_10_n_0
    SLICE_X106Y177       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.388 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_4/CO[1]
                         net (fo=21, routed)          0.743    25.132    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_13[0]
    SLICE_X104Y175       LUT5 (Prop_lut5_I0_O)        0.329    25.461 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68/O
                         net (fo=1, routed)           0.000    25.461    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_68_n_0
    SLICE_X104Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.994 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51/CO[3]
                         net (fo=1, routed)           0.000    25.994    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_51_n_0
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.111 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.111    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_46_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.228    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_29_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.345 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.345    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_13_n_0
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.502 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_5/CO[1]
                         net (fo=21, routed)          0.381    26.883    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_15[0]
    SLICE_X105Y179       LUT4 (Prop_lut4_I3_O)        0.332    27.215 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56/O
                         net (fo=1, routed)           0.831    28.045    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_56_n_0
    SLICE_X100Y172       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.565 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.565    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_41_n_0
    SLICE_X100Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.682 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.682    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_36_n_0
    SLICE_X100Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.799 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31/CO[3]
                         net (fo=1, routed)           0.009    28.808    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_31_n_0
    SLICE_X100Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.925 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.925    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_16_n_0
    SLICE_X100Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.082 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[22]_i_6/CO[1]
                         net (fo=21, routed)          0.764    29.846    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_17[0]
    SLICE_X102Y172       LUT5 (Prop_lut5_I0_O)        0.332    30.178 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45/O
                         net (fo=1, routed)           0.000    30.178    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_45_n_0
    SLICE_X102Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.711 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.711    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_26_n_0
    SLICE_X102Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.828 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.828    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_11_n_0
    SLICE_X102Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.945 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21/CO[3]
                         net (fo=1, routed)           0.009    30.954    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_21_n_0
    SLICE_X102Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.071 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.071    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_18_n_0
    SLICE_X102Y176       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.228 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/Data_Out_int_reg[18]_i_3/CO[1]
                         net (fo=21, routed)          0.379    31.607    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_19[0]
    SLICE_X103Y176       LUT4 (Prop_lut4_I3_O)        0.332    31.939 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27/O
                         net (fo=1, routed)           0.339    32.278    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_27_n_0
    SLICE_X101Y176       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.785 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    32.785    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_12_n_0
    SLICE_X101Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.899 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.899    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_6_n_0
    SLICE_X101Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.013 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.013    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_6_n_0
    SLICE_X101Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.127 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.127    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_9_n_0
    SLICE_X101Y180       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.284 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_8/CO[1]
                         net (fo=21, routed)          0.668    33.952    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[1]
    SLICE_X100Y177       LUT4 (Prop_lut4_I3_O)        0.329    34.281 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13/O
                         net (fo=1, routed)           0.336    34.616    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_13_n_0
    SLICE_X102Y177       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.136 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.136    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_2_n_0
    SLICE_X102Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.253 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__0_i_1_n_0
    SLICE_X102Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.370 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.370    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__1_i_1_n_0
    SLICE_X102Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.487 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.487    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry__2_i_1_n_0
    SLICE_X102Y181       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.644 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_1/CO[1]
                         net (fo=21, routed)          0.381    36.025    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/slv_reg2_reg[15]_21[0]
    SLICE_X102Y182       LUT5 (Prop_lut5_I0_O)        0.332    36.357 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/L__972_carry_i_7/O
                         net (fo=1, routed)           0.917    37.274    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_1[0]
    SLICE_X103Y177       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    37.930 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry/CO[3]
                         net (fo=1, routed)           0.000    37.930    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry_n_0
    SLICE_X103Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.044 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.044    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__0_n_0
    SLICE_X103Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.158 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.158    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__1_n_0
    SLICE_X103Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.272 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.272    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__2_n_0
    SLICE_X103Y181       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.543 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L__972_carry__3/CO[0]
                         net (fo=2, routed)           0.540    39.082    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/L[0]
    SLICE_X103Y182       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.911 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.911    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[18]_i_2_n_0
    SLICE_X103Y183       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.224 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/Data_Out_int_reg[22]_i_2/O[3]
                         net (fo=1, routed)           0.303    40.527    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[22]_0[3]
    SLICE_X101Y183       LUT5 (Prop_lut5_I3_O)        0.306    40.833 r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[22]_i_1/O
                         net (fo=1, routed)           0.000    40.833    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int[22]_i_1_n_0
    SLICE_X101Y183       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.537     8.244    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/s00_axi_aclk
    SLICE_X101Y183       FDRE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[22]/C
                         clock pessimism              0.552     8.796    
                         clock uncertainty           -0.074     8.721    
    SLICE_X101Y183       FDRE (Setup_fdre_C_D)        0.031     8.752    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/dp_inst/audio_inst/audio_inout/Data_Out_int_reg[22]
  -------------------------------------------------------------------
                         required time                          8.752    
                         arrival time                         -40.833    
  -------------------------------------------------------------------
                         slack                                -32.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.036%)  route 0.134ns (44.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.593    -0.707    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X132Y155       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y155       FDRE (Prop_fdre_C_Q)         0.164    -0.543 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/Q
                         net (fo=4, routed)           0.134    -0.409    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[30]_0[0]
    SLICE_X132Y154       SRL16E                                       r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.863    -0.950    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X132Y154       SRL16E                                       r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism              0.259    -0.691    
    SLICE_X132Y154       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.508    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.591    -0.709    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X121Y156       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y156       FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/Q
                         net (fo=1, routed)           0.054    -0.514    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[17]
    SLICE_X120Y156       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.861    -0.952    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X120Y156       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]/C
                         clock pessimism              0.256    -0.696    
    SLICE_X120Y156       FDRE (Hold_fdre_C_D)         0.076    -0.620    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.589    -0.711    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X113Y158       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[7]/Q
                         net (fo=2, routed)           0.065    -0.504    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/p_0_in123_in
    SLICE_X112Y158       LUT6 (Prop_lut6_I3_O)        0.045    -0.459 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_i_1/O
                         net (fo=1, routed)           0.000    -0.459    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_i_1_n_0
    SLICE_X112Y158       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.860    -0.954    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X112Y158       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_reg/C
                         clock pessimism              0.256    -0.698    
    SLICE_X112Y158       FDRE (Hold_fdre_C_D)         0.121    -0.577    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_suspend_i_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.588    -0.712    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X105Y151       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y151       FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.515    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X105Y151       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.859    -0.955    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X105Y151       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.243    -0.712    
    SLICE_X105Y151       FDRE (Hold_fdre_C_D)         0.075    -0.637    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.581    -0.719    lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X111Y169       FDRE                                         r  lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y169       FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.522    lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X111Y169       FDRE                                         r  lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.849    -0.964    lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X111Y169       FDRE                                         r  lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.245    -0.719    
    SLICE_X111Y169       FDRE (Hold_fdre_C_D)         0.075    -0.644    lab4_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.584    -0.716    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X135Y170       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y170       FDRE (Prop_fdre_C_Q)         0.141    -0.575 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.519    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X135Y170       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.852    -0.961    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X135Y170       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.245    -0.716    
    SLICE_X135Y170       FDRE (Hold_fdre_C_D)         0.075    -0.641    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.373%)  route 0.184ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.591    -0.709    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y160       FDSE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y160       FDSE (Prop_fdse_C_Q)         0.141    -0.568 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.184    -0.384    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X132Y160       SRL16E                                       r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.861    -0.952    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X132Y160       SRL16E                                       r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.256    -0.696    
    SLICE_X132Y160       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.513    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.580    -0.720    lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X126Y176       FDRE                                         r  lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y176       FDRE (Prop_fdre_C_Q)         0.141    -0.579 r  lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.513    lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X126Y176       FDRE                                         r  lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.847    -0.966    lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X126Y176       FDRE                                         r  lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.246    -0.720    
    SLICE_X126Y176       FDRE (Hold_fdre_C_D)         0.075    -0.645    lab4_design_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.585    -0.715    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X110Y165       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.508    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X110Y165       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.853    -0.960    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X110Y165       FDRE                                         r  lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.245    -0.715    
    SLICE_X110Y165       FDRE (Hold_fdre_C_D)         0.075    -0.640    lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.583    -0.717    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X134Y171       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y171       FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.510    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X134Y171       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.851    -0.962    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X134Y171       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.245    -0.717    
    SLICE_X134Y171       FDRE (Hold_fdre_C_D)         0.075    -0.642    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lab4_design_clk_wiz_1_5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y25     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y25     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y32     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y32     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y28     lab4_design_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y161   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y156   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y154   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y154   lab4_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lab4_design_clk_wiz_1_5
  To Clock:  clk_out2_lab4_design_clk_wiz_1_5

Setup :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.478ns (18.268%)  route 2.139ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 3.230 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.139     1.432    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y175        FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.523     3.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                         clock pessimism              0.552     3.782    
                         clock uncertainty           -0.067     3.714    
    SLICE_X42Y175        FDSE (Setup_fdse_C_S)       -0.695     3.019    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.478ns (18.268%)  route 2.139ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 3.230 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.139     1.432    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.523     3.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
                         clock pessimism              0.552     3.782    
                         clock uncertainty           -0.067     3.714    
    SLICE_X42Y175        FDRE (Setup_fdre_C_R)       -0.695     3.019    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.478ns (18.268%)  route 2.139ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 3.230 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.139     1.432    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.523     3.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                         clock pessimism              0.552     3.782    
                         clock uncertainty           -0.067     3.714    
    SLICE_X42Y175        FDRE (Setup_fdre_C_R)       -0.695     3.019    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.478ns (18.268%)  route 2.139ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 3.230 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.139     1.432    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.523     3.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                         clock pessimism              0.552     3.782    
                         clock uncertainty           -0.067     3.714    
    SLICE_X42Y175        FDRE (Setup_fdre_C_R)       -0.695     3.019    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.019    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.773ns (24.581%)  route 2.372ns (75.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 3.230 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.372     1.665    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X43Y175        LUT4 (Prop_lut4_I3_O)        0.295     1.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     1.960    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X43Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.523     3.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.552     3.782    
                         clock uncertainty           -0.067     3.714    
    SLICE_X43Y175        FDRE (Setup_fdre_C_D)        0.029     3.743    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.773ns (24.597%)  route 2.370ns (75.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.770ns = ( 3.230 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.370     1.663    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X43Y175        LUT5 (Prop_lut5_I4_O)        0.295     1.958 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     1.958    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X43Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.523     3.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism              0.552     3.782    
                         clock uncertainty           -0.067     3.714    
    SLICE_X43Y175        FDRE (Setup_fdre_C_D)        0.031     3.745    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          3.745    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.478ns (21.181%)  route 1.779ns (78.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 3.231 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.779     1.073    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X44Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.524     3.231    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/C
                         clock pessimism              0.552     3.783    
                         clock uncertainty           -0.067     3.715    
    SLICE_X44Y175        FDRE (Setup_fdre_C_R)       -0.695     3.020    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.773ns (32.206%)  route 1.627ns (67.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.046     0.340    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X43Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.635 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.581     1.216    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.526     3.233    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X44Y176        FDRE (Setup_fdre_C_R)       -0.524     3.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.773ns (32.206%)  route 1.627ns (67.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.046     0.340    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X43Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.635 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.581     1.216    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.526     3.233    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X44Y176        FDRE (Setup_fdre_C_R)       -0.524     3.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@5.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.773ns (32.206%)  route 1.627ns (67.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.184ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.635    -1.184    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.706 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.046     0.340    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X43Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.635 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.581     1.216    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.526     3.233    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X44Y176        FDRE (Setup_fdre_C_R)       -0.524     3.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.979ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.567    -0.733    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.569 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056    -0.513    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.834    -0.979    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.246    -0.733    
    SLICE_X62Y176        FDRE (Hold_fdre_C_D)         0.060    -0.673    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.478    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.838    -0.975    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.260    -0.715    
    SLICE_X51Y176        FDRE (Hold_fdre_C_D)         0.075    -0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.473    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.838    -0.975    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism              0.260    -0.715    
    SLICE_X51Y176        FDRE (Hold_fdre_C_D)         0.070    -0.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/Q
                         net (fo=6, routed)           0.121    -0.465    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
    SLICE_X42Y176        LUT6 (Prop_lut6_I2_O)        0.045    -0.420 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.420    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X42Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.839    -0.974    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.259    -0.715    
    SLICE_X42Y176        FDRE (Hold_fdre_C_D)         0.120    -0.595    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.799%)  route 0.074ns (26.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.565 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.074    -0.490    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X43Y175        LUT4 (Prop_lut4_I2_O)        0.045    -0.445 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.445    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X43Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.838    -0.975    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.259    -0.716    
    SLICE_X43Y175        FDRE (Hold_fdre_C_D)         0.091    -0.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.990%)  route 0.147ns (51.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.976ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.147    -0.441    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X50Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.837    -0.976    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism              0.280    -0.696    
    SLICE_X50Y174        FDRE (Hold_fdre_C_D)         0.070    -0.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X44Y176        LUT6 (Prop_lut6_I1_O)        0.045    -0.406 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.406    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.839    -0.974    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.259    -0.715    
    SLICE_X44Y176        FDRE (Hold_fdre_C_D)         0.121    -0.594    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.595    -0.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/CLK
    SLICE_X137Y143       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y143       FDPE (Prop_fdpe_C_Q)         0.141    -0.564 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.104    -0.460    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][0]
    SLICE_X137Y143       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.866    -0.948    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/CLK
    SLICE_X137Y143       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                         clock pessimism              0.243    -0.705    
    SLICE_X137Y143       FDPE (Hold_fdpe_C_D)         0.047    -0.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.499%)  route 0.162ns (53.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X47Y175        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.162    -0.425    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.838    -0.975    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism              0.280    -0.695    
    SLICE_X50Y176        FDRE (Hold_fdre_C_D)         0.066    -0.629    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.795%)  route 0.148ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.595    -0.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/CLK
    SLICE_X138Y143       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y143       FDPE (Prop_fdpe_C_Q)         0.141    -0.564 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.148    -0.416    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X139Y143       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.866    -0.948    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/CLK
    SLICE_X139Y143       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism              0.256    -0.692    
    SLICE_X139Y143       FDPE (Hold_fdpe_C_D)         0.070    -0.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lab4_design_clk_wiz_1_5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    lab4_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X62Y176    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X50Y174    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X51Y174    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X51Y174    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X50Y174    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X51Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X51Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y176    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y176    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y3        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.250       0.001      PHASER_REF_X1Y3       lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y3       lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y3        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y15   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y15   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y14   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y14   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y176  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y176  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y178  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y178  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y179  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y179  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y180  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y180  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y183  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y183  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        7.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D8[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y185        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y185        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.175 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.684     2.860    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d8[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D8[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D8[2])
                                                     -0.494    10.748    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.748    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.170 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.699    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    10.671    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.170 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.698    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    10.671    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.170 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.698    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    10.671    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.170 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.698    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    10.671    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             8.016ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.175 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.704    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    10.720    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  8.016    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.175 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.703    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    10.720    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.175 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.703    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    10.720    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.175 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.703    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    10.720    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     1.743    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.168 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.697    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    10.721    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  8.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     0.897 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     0.897    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.826    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.126 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.336    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.803    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.126 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.336    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.803    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.126 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.337    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.803    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.126 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.337    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.803    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.124 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.334    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.793    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.124 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.334    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.793    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.124 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.335    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.793    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.124 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.335    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.793    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     0.993    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.123 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.333    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.791    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y176  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y178  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y179  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y180  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y183  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y184  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y185  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y186  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y187  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y187  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y188  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y188  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y191  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y191  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y192  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y192  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y195  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y195  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        7.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.472     1.757    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.182 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.684     2.867    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    10.710    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                          -2.867    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.706    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    10.661    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    10.661    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    10.661    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    10.661    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.706    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    10.688    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    10.688    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    10.688    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.177 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.705    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    10.688    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.472     1.757    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.182 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.711    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    10.710    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  7.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     0.891 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     0.891    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.820    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.125 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.335    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.797    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.125 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.335    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.797    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.125 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.336    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.797    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.125 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.336    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.797    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.123 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.333    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.787    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.123 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.333    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.787    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.123 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.334    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.787    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.123 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.334    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.787    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     0.992    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.122 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.332    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.785    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y187  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y188  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y191  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y192  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y195  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y196  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y197  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y198  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 1.515 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.356    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.737    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     1.515    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.629     2.144    
                         clock uncertainty           -0.057     2.087    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.076    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.076    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  1.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.449    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.136 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.010    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.671    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.222    -0.449    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.326    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y3      lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y3        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y3        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y15   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y15   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y14   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y14   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y151  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y150  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y152  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y153  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y154  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y155  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y156  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y159  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y160  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y161  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.674ns (40.111%)  route 1.006ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           1.006     3.610    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.660    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.674ns (40.179%)  route 1.003ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           1.003     3.607    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.660    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.674ns (41.405%)  route 0.954ns (58.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           0.954     3.558    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.660    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.674ns (45.206%)  route 0.817ns (54.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.817     3.421    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.660    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.489     3.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.660    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.071    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y155        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.340    
                         clock uncertainty           -0.057    12.283    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.739    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.649    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.649    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.649    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.648    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y151   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y150   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y152   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y153   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y154   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y155   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y156   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y159   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y160   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y172  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y173  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y174  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y163  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y169  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y170  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y164  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y165  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y166  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y167  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     3.060    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.633    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.731    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.731    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.731    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.732    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y172   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y173   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y174   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y163   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y169   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y170   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y164   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y165   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y166   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.014 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.490    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.885     4.410    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.410    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.002 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     3.471    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.834     4.461    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.002 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     3.471    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.834     4.461    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.014 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.490    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.788     4.507    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  1.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.252 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.402    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.093     1.989    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.252 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.403    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     1.989    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.257 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.417    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.113     1.969    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.257 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.417    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.113     1.969    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y176  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y177  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y178  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y179  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y180  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y183  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y184  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y185  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y186  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y181  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.678     3.282    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.336    
                         clock uncertainty           -0.057     7.279    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.654    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.651    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.651    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.651    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.071    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.651    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.653    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.653    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.653    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y180        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.653    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     2.604 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.072    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y180        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.653    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.739    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.647    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.647    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     1.591 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.150     1.741    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y184        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y184        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y176   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y177   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y178   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y179   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y180   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y183   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y184   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y185   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y186   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.003 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.479    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.885     4.415    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.415    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     2.991 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     3.460    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.834     4.466    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.466    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     2.991 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     3.460    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.834     4.466    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.466    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.003 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.479    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -2.607 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -0.884    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.793 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     0.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.788     4.512    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.512    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.245 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.395    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.093     1.987    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.245 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.396    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     1.987    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.250 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.410    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.113     1.967    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.250 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.410    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.113     1.967    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y187  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y188  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y189  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y191  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y192  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y195  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y196  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y197  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y198  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y193  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[0]
                         net (fo=1, routed)           0.489     3.082    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[28]
    OLOGIC_X1Y197        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.341    
                         clock uncertainty           -0.057     7.284    
    OLOGIC_X1Y197        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.659    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.060    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.656    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y192        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     2.593 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.061    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y192        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.658    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.731    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.731    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.731    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.581 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.732    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.584 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.734    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y187   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y188   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y189   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y191   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y192   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y195   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y196   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y197   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y198   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         10.000      7.845      BUFHCE_X1Y36     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.212ns (17.535%)  route 5.700ns (82.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 10.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.939     8.582    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.618    10.707    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]/C
                         clock pessimism              0.653    11.360    
                         clock uncertainty           -0.060    11.299    
    SLICE_X144Y162       FDRE (Setup_fdre_C_CE)      -0.377    10.922    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.212ns (17.535%)  route 5.700ns (82.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 10.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.939     8.582    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.618    10.707    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]/C
                         clock pessimism              0.653    11.360    
                         clock uncertainty           -0.060    11.299    
    SLICE_X144Y162       FDRE (Setup_fdre_C_CE)      -0.377    10.922    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.212ns (17.535%)  route 5.700ns (82.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 10.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.939     8.582    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.618    10.707    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[23]/C
                         clock pessimism              0.653    11.360    
                         clock uncertainty           -0.060    11.299    
    SLICE_X144Y162       FDRE (Setup_fdre_C_CE)      -0.377    10.922    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[23]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.212ns (17.535%)  route 5.700ns (82.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 10.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.939     8.582    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.618    10.707    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/C
                         clock pessimism              0.653    11.360    
                         clock uncertainty           -0.060    11.299    
    SLICE_X144Y162       FDRE (Setup_fdre_C_CE)      -0.377    10.922    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.212ns (17.535%)  route 5.700ns (82.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 10.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.939     8.582    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.618    10.707    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]/C
                         clock pessimism              0.653    11.360    
                         clock uncertainty           -0.060    11.299    
    SLICE_X144Y162       FDRE (Setup_fdre_C_CE)      -0.377    10.922    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.212ns (17.535%)  route 5.700ns (82.465%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.707ns = ( 10.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.939     8.582    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.618    10.707    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y162       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[27]/C
                         clock pessimism              0.653    11.360    
                         clock uncertainty           -0.060    11.299    
    SLICE_X144Y162       FDRE (Setup_fdre_C_CE)      -0.377    10.922    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[27]
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.212ns (17.855%)  route 5.576ns (82.145%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.713ns = ( 10.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.815     8.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X152Y152       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.624    10.713    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X152Y152       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.653    11.366    
                         clock uncertainty           -0.060    11.305    
    SLICE_X152Y152       FDRE (Setup_fdre_C_CE)      -0.377    10.928    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.212ns (17.865%)  route 5.572ns (82.135%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.712ns = ( 10.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.811     8.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X152Y153       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.623    10.712    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X152Y153       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.653    11.365    
                         clock uncertainty           -0.060    11.304    
    SLICE_X152Y153       FDRE (Setup_fdre_C_CE)      -0.377    10.927    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.927    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.212ns (17.897%)  route 5.560ns (82.103%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 10.708 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.799     8.442    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y161       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.619    10.708    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y161       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.653    11.361    
                         clock uncertainty           -0.060    11.300    
    SLICE_X144Y161       FDRE (Setup_fdre_C_CE)      -0.377    10.923    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.212ns (17.897%)  route 5.560ns (82.103%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 10.708 - 10.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.936     1.670    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X142Y212       FDSE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y212       FDSE (Prop_fdse_C_Q)         0.518     2.188 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/Q
                         net (fo=136, routed)         1.414     3.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]
    SLICE_X149Y200       LUT4 (Prop_lut4_I0_O)        0.124     3.727 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/app_addr_r1[27]_i_9/O
                         net (fo=1, routed)           1.404     5.130    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/r_push_reg
    SLICE_X149Y173       LUT6 (Prop_lut6_I0_O)        0.124     5.254 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.010     6.265    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X153Y161       LUT3 (Prop_lut3_I1_O)        0.119     6.384 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          0.932     7.316    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X149Y154       LUT5 (Prop_lut5_I1_O)        0.327     7.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.799     8.442    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X144Y161       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.619    10.708    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X144Y161       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]/C
                         clock pessimism              0.653    11.361    
                         clock uncertainty           -0.060    11.300    
    SLICE_X144Y161       FDRE (Setup_fdre_C_CE)      -0.377    10.923    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  2.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/gen_mux_rd[3].mux_rd_rise3_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.644%)  route 0.322ns (63.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.160ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.644     0.160    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/CLK
    SLICE_X161Y194       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.141     0.301 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]/Q
                         net (fo=6, routed)           0.322     0.623    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Q[58]
    SLICE_X161Y207       LUT5 (Prop_lut5_I0_O)        0.045     0.668 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/gen_mux_rd[3].mux_rd_rise3_r1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/gen_mux_rd[3].mux_rd_rise3_r1_reg[3]_0
    SLICE_X161Y207       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/gen_mux_rd[3].mux_rd_rise3_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.012     0.311    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/CLK
    SLICE_X161Y207       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/gen_mux_rd[3].mux_rd_rise3_r1_reg[3]/C
                         clock pessimism              0.212     0.524    
    SLICE_X161Y207       FDRE (Hold_fdre_C_D)         0.092     0.616    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/gen_mux_rd[3].mux_rd_rise3_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.446%)  route 0.127ns (43.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.187ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.706     0.223    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/CLK
    SLICE_X140Y200       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y200       FDRE (Prop_fdre_C_Q)         0.164     0.387 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[106]/Q
                         net (fo=2, routed)           0.127     0.513    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[104]
    SLICE_X142Y199       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.888     0.187    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/CLK
    SLICE_X142Y199       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[103]/C
                         clock pessimism              0.212     0.399    
    SLICE_X142Y199       FDRE (Hold_fdre_C_D)         0.059     0.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB_D1/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMD32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC_D1/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMS32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMS32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.283ns
    Source Clock Delay      (SCD):    0.125ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.609     0.125    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X151Y181       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y181       FDRE (Prop_fdre_C_Q)         0.141     0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[1]/Q
                         net (fo=178, routed)         0.600     0.866    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/ADDRD0
    SLICE_X148Y202       RAMS32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.984     0.283    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/WCLK
    SLICE_X148Y202       RAMS32                                       r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD_D1/CLK
                         clock pessimism              0.212     0.496    
    SLICE_X148Y202       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.806    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y15     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y15    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y14     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y14    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y176     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y178     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y179     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y3   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y3  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y3        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y3        lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y15   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y14   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y13  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y15   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y15  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y14   lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y14  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lab4_design_clk_wiz_1_5
  To Clock:  clkfbout_lab4_design_clk_wiz_1_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lab4_design_clk_wiz_1_5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    lab4_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_lab4_design_clk_wiz_1_5

Setup :            0  Failing Endpoints,  Worst Slack       27.803ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.803ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.408%)  route 1.674ns (78.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y216                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X147Y216       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           1.674     2.130    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X129Y188       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X129Y188       FDRE (Setup_fdre_C_D)       -0.067    29.933    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                 27.803    

Slack (MET) :             27.879ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.200%)  route 1.598ns (77.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y213                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X145Y213       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.598     2.054    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[20]
    SLICE_X133Y187       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X133Y187       FDRE (Setup_fdre_C_D)       -0.067    29.933    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 27.879    

Slack (MET) :             27.939ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.025%)  route 1.524ns (76.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y215                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X145Y215       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           1.524     1.980    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X133Y187       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X133Y187       FDRE (Setup_fdre_C_D)       -0.081    29.919    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                 27.939    

Slack (MET) :             27.943ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.976ns  (logic 0.456ns (23.082%)  route 1.520ns (76.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y213                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X145Y213       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           1.520     1.976    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[21]
    SLICE_X129Y188       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X129Y188       FDRE (Setup_fdre_C_D)       -0.081    29.919    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                 27.943    

Slack (MET) :             27.952ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.328%)  route 1.499ns (76.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y216                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X147Y216       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.499     1.955    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X130Y192       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X130Y192       FDRE (Setup_fdre_C_D)       -0.093    29.907    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 27.952    

Slack (MET) :             28.020ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y215                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X143Y215       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.466     1.922    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X130Y191       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X130Y191       FDRE (Setup_fdre_C_D)       -0.058    29.942    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                 28.020    

Slack (MET) :             28.034ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.905ns  (logic 0.518ns (27.192%)  route 1.387ns (72.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y199                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X148Y199       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           1.387     1.905    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X130Y187       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X130Y187       FDRE (Setup_fdre_C_D)       -0.061    29.939    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.905    
  -------------------------------------------------------------------
                         slack                                 28.034    

Slack (MET) :             28.041ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.901ns  (logic 0.518ns (27.251%)  route 1.383ns (72.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y199                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X148Y199       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.383     1.901    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X130Y187       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X130Y187       FDRE (Setup_fdre_C_D)       -0.058    29.942    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 28.041    

Slack (MET) :             28.069ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.884ns  (logic 0.456ns (24.210%)  route 1.428ns (75.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y215                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X145Y215       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           1.428     1.884    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X131Y191       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X131Y191       FDRE (Setup_fdre_C_D)       -0.047    29.953    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.953    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                 28.069    

Slack (MET) :             28.074ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.864ns  (logic 0.518ns (27.787%)  route 1.346ns (72.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y209                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X142Y209       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           1.346     1.864    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X129Y191       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X129Y191       FDRE (Setup_fdre_C_D)       -0.062    29.938    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 28.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out2_lab4_design_clk_wiz_1_5

Setup :            0  Failing Endpoints,  Worst Slack       15.547ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_lab4_design_clk_wiz_1_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.406ns  (logic 0.456ns (10.350%)  route 3.950ns (89.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y182                                    0.000     0.000 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X129Y182       FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          3.950     4.406    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X62Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y176        FDRE (Setup_fdre_C_D)       -0.047    19.953    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                 15.547    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 3.867ns (64.331%)  route 2.144ns (35.669%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.144     4.063    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.659 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.659    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.474 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.474    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.211    15.005    
    ILOGIC_X1Y186        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.840    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 3.867ns (66.869%)  route 1.916ns (33.131%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.916     3.835    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.431 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.431    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.246 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.246    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.211    15.005    
    ILOGIC_X1Y185        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.840    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 3.867ns (67.931%)  route 1.826ns (32.069%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.826     3.744    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.340 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.340    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.155 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.155    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.211    15.005    
    ILOGIC_X1Y184        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.840    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 3.867ns (70.767%)  route 1.597ns (29.233%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 2.116 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.597     3.516    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.112 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.112    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.927 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.927    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    14.616    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.213    
                         clock uncertainty           -0.211    15.003    
    ILOGIC_X1Y183        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.838    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  7.910    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 3.867ns (72.655%)  route 1.455ns (27.345%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 2.115 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.455     3.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.970 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.970    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.785 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.785    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    14.615    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.212    
                         clock uncertainty           -0.211    15.002    
    ILOGIC_X1Y176        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.837    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 3.867ns (75.614%)  route 1.247ns (24.386%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.247     3.166    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.762    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.577 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.577    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.211    15.001    
    ILOGIC_X1Y178        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.836    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  8.259    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 3.867ns (79.326%)  route 1.008ns (20.674%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.008     2.927    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.523    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.338 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.338    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.211    15.001    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.836    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 3.867ns (81.861%)  route 0.857ns (18.139%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.857     2.776    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.372 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.372    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.187 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.187    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.211    15.001    
    ILOGIC_X1Y179        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.836    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  8.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.907ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.520ns  (logic 1.068ns (70.269%)  route 0.452ns (29.731%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.452    50.716    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.400 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.400    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    13.227    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y179        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.211    13.680    
    ILOGIC_X1Y179        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.736    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.736    
                         arrival time                          51.643    
  -------------------------------------------------------------------
                         slack                                 37.907    

Slack (MET) :             37.972ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.585ns  (logic 1.068ns (67.391%)  route 0.517ns (32.609%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.517    50.781    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.465 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.465    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.708 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.708    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    13.227    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y180        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.211    13.680    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.736    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.736    
                         arrival time                          51.708    
  -------------------------------------------------------------------
                         slack                                 37.972    

Slack (MET) :             38.038ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.652ns  (logic 1.068ns (64.645%)  route 0.584ns (35.355%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.584    50.848    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.532    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.775 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.775    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    13.228    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y178        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.211    13.681    
    ILOGIC_X1Y178        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.737    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.737    
                         arrival time                          51.775    
  -------------------------------------------------------------------
                         slack                                 38.038    

Slack (MET) :             38.121ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.735ns  (logic 1.068ns (61.541%)  route 0.667ns (38.459%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.667    50.932    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.616 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.616    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.859 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.859    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    13.228    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y176        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.211    13.681    
    ILOGIC_X1Y176        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.737    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.737    
                         arrival time                          51.859    
  -------------------------------------------------------------------
                         slack                                 38.121    

Slack (MET) :             38.214ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.829ns  (logic 1.068ns (58.380%)  route 0.761ns (41.620%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.761    51.026    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.710 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.710    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.953 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.953    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    13.229    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y183        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y183        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          51.953    
  -------------------------------------------------------------------
                         slack                                 38.214    

Slack (MET) :             38.316ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.932ns  (logic 1.068ns (55.292%)  route 0.864ns (44.708%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.864    51.128    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.812 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.812    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.055 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.055    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y184        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.211    13.683    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.739    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          52.055    
  -------------------------------------------------------------------
                         slack                                 38.316    

Slack (MET) :             38.362ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.978ns  (logic 1.068ns (53.994%)  route 0.910ns (46.006%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.910    51.174    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.858 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.858    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.101 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.101    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y185        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.211    13.683    
    ILOGIC_X1Y185        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.739    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          52.101    
  -------------------------------------------------------------------
                         slack                                 38.362    

Slack (MET) :             38.464ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.080ns  (logic 1.068ns (51.343%)  route 1.012ns (48.657%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.012    51.276    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.960    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.203 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.203    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y186        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.211    13.683    
    ILOGIC_X1Y186        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.739    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          52.203    
  -------------------------------------------------------------------
                         slack                                 38.464    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 3.867ns (50.099%)  route 3.852ns (49.901%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.852     5.771    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.367    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.182 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.182    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y198        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.211    15.012    
    ILOGIC_X1Y198        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.847    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 3.867ns (51.557%)  route 3.633ns (48.443%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.633     5.552    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.148 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.148    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.963 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.963    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y197        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.211    15.012    
    ILOGIC_X1Y197        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.847    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 3.867ns (52.186%)  route 3.543ns (47.814%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.543     5.462    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.058 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.058    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.873 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.873    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y196        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.211    15.012    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.847    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 3.867ns (53.844%)  route 3.315ns (46.156%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 2.123 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.315     5.234    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.830 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.830    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.645 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    14.623    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.220    
                         clock uncertainty           -0.211    15.010    
    ILOGIC_X1Y195        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.845    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 3.867ns (57.021%)  route 2.915ns (42.979%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 2.121 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.915     4.834    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.430 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.430    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.245 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.245    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    14.621    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.218    
                         clock uncertainty           -0.211    15.008    
    ILOGIC_X1Y192        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 3.867ns (57.180%)  route 2.896ns (42.820%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 2.121 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.896     4.815    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.411 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.411    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.226 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.226    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    14.621    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y191        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.218    
                         clock uncertainty           -0.211    15.008    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.843    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 3.867ns (61.188%)  route 2.453ns (38.812%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 2.122 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.453     4.372    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.968 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.968    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.783 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.783    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    14.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.219    
                         clock uncertainty           -0.211    15.009    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.844    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 3.867ns (63.377%)  route 2.235ns (36.623%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 2.122 - 1.250 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.729     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.456     1.919 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.235     4.153    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    E3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.749 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.749    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.564 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.564    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     8.643 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.366    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    12.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    14.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.219    
                         clock uncertainty           -0.211    15.009    
    ILOGIC_X1Y187        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.844    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.515ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.127ns  (logic 1.068ns (50.222%)  route 1.059ns (49.778%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.059    51.323    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    E3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.007 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.007    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.250 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.250    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y187        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.211    13.679    
    ILOGIC_X1Y187        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.735    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          52.250    
  -------------------------------------------------------------------
                         slack                                 38.515    

Slack (MET) :             38.606ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.219ns  (logic 1.068ns (48.134%)  route 1.151ns (51.866%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.151    51.415    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.099 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.099    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.342 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.342    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    13.227    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y188        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.211    13.680    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.736    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.736    
                         arrival time                          52.342    
  -------------------------------------------------------------------
                         slack                                 38.606    

Slack (MET) :             38.795ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.407ns  (logic 1.068ns (44.374%)  route 1.339ns (55.626%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.339    51.603    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.287 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.287    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.530 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.530    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y191        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.211    13.679    
    ILOGIC_X1Y191        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.735    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          52.530    
  -------------------------------------------------------------------
                         slack                                 38.795    

Slack (MET) :             38.816ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.428ns  (logic 1.068ns (43.992%)  route 1.360ns (56.008%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.360    51.624    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.308    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.551 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.551    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y192        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.211    13.679    
    ILOGIC_X1Y192        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.735    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          52.551    
  -------------------------------------------------------------------
                         slack                                 38.816    

Slack (MET) :             39.000ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.614ns  (logic 1.068ns (40.859%)  route 1.546ns (59.141%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.546    51.810    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.494 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.494    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.737 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.737    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    13.228    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y195        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.211    13.681    
    ILOGIC_X1Y195        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.737    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.737    
                         arrival time                          52.737    
  -------------------------------------------------------------------
                         slack                                 39.000    

Slack (MET) :             39.101ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.716ns  (logic 1.068ns (39.323%)  route 1.648ns (60.677%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.648    51.912    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.596 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.596    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.839 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.839    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y196        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          52.839    
  -------------------------------------------------------------------
                         slack                                 39.101    

Slack (MET) :             39.147ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.762ns  (logic 1.068ns (38.662%)  route 1.694ns (61.338%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.694    51.959    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.643 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.886    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y197        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y197        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          52.886    
  -------------------------------------------------------------------
                         slack                                 39.147    

Slack (MET) :             39.240ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.855ns  (logic 1.068ns (37.412%)  route 1.787ns (62.588%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    48.144 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    48.675    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.701 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    49.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.607    50.123    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X151Y179       FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y179       FDRE (Prop_fdre_C_Q)         0.141    50.264 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.787    52.051    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.735 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.735    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.978 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.978    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    10.079 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    10.657    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.686 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    11.561    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y198        ISERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y198        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          52.978    
  -------------------------------------------------------------------
                         slack                                 39.240    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 4.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 2.617 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    R4                                                0.000     3.594 f  sys_clock (IN)
                         net (fo=0)                   0.000     3.594    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.069 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.302    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -1.130 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     0.679    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.775 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     2.529    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.617 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     3.238    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     4.015    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.597     4.612    
                         clock uncertainty           -0.206     4.406    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     4.224    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@2.500ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 2.144 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.574ns = ( 2.020 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    R4                                                0.000     3.594 f  sys_clock (IN)
                         net (fo=0)                   0.000     3.594    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.998 f  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.160    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -1.513 f  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     0.210    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.301 f  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     1.937    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     2.020 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     2.609    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.144    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.597     1.547    
                         clock uncertainty            0.206     1.753    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     1.927    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.682    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 11.232 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     2.776 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.585    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.681 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     6.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     6.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     7.137    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     9.273 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.611 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.611    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    11.232    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.688    11.921    
                         clock uncertainty           -0.057    11.864    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.213    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.995ns  (logic 0.517ns (17.261%)  route 2.478ns (82.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.478     9.768    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.854ns  (logic 0.517ns (18.113%)  route 2.337ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.337     9.627    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y151        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y151        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y151        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.704ns  (logic 0.517ns (19.123%)  route 2.187ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.187     9.476    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.553ns  (logic 0.517ns (20.252%)  route 2.036ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.036     9.326    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y153        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.402ns  (logic 0.517ns (21.523%)  route 1.885ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.885     9.175    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y154        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.400ns  (logic 0.517ns (21.545%)  route 1.883ns (78.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.883     9.172    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.331    
                         clock uncertainty           -0.057    12.274    
    OLOGIC_X1Y156        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.425    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.332ns  (logic 0.517ns (22.169%)  route 1.815ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.815     9.105    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.411    11.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.332    
                         clock uncertainty           -0.057    12.275    
    OLOGIC_X1Y160        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.426    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.517ns (22.864%)  route 1.744ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.744     9.034    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.331    
                         clock uncertainty           -0.057    12.274    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.425    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.179ns  (logic 0.517ns (23.722%)  route 1.662ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.662     8.952    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.329    
                         clock uncertainty           -0.057    12.272    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.423    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.539 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.539    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.278    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.177     1.455    
    OUT_FIFO_X1Y12       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.020%)  route 0.665ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.665     2.304    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.635    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.194    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.272ns (28.475%)  route 0.683ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.683     2.322    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y161        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y161        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.635    
    OLOGIC_X1Y161        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.194    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.053%)  route 0.733ns (72.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     2.372    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.272ns (25.851%)  route 0.780ns (74.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.780     2.419    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y155        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.272ns (25.658%)  route 0.788ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.788     2.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y160        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.592%)  route 0.834ns (75.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.473    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y154        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.602%)  route 0.834ns (75.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.472    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y156        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.272ns (23.252%)  route 0.898ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.898     2.537    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.272ns (22.050%)  route 0.962ns (77.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.962     2.600    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 11.222 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     2.776 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.585    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.681 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     6.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     6.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     7.126    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     9.262 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.600 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.600    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    11.222    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.687    11.910    
                         clock uncertainty           -0.057    11.853    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.202    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.851ns  (logic 0.517ns (18.131%)  route 2.334ns (81.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.334     9.613    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y163        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y163        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y163        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.074%)  route 2.194ns (80.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.194     9.472    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y164        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.560ns  (logic 0.517ns (20.197%)  route 2.043ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.043     9.322    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y165        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.409ns  (logic 0.517ns (21.461%)  route 1.892ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.892     9.171    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y166        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.401ns  (logic 0.517ns (21.536%)  route 1.884ns (78.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.884     9.162    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.057    12.252    
    OLOGIC_X1Y174        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.403    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.517ns (22.854%)  route 1.745ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.745     9.024    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.057    12.252    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.403    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.258ns  (logic 0.517ns (22.893%)  route 1.741ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.741     9.020    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.620    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.308    
                         clock uncertainty           -0.057    12.251    
    OLOGIC_X1Y167        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.402    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.114ns  (logic 0.517ns (24.457%)  route 1.597ns (75.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.597     8.876    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.057    12.252    
    OLOGIC_X1Y172        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.403    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.517ns (24.531%)  route 1.591ns (75.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432     0.276 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808     2.085    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.181 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     3.935    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.591     8.869    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.620    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.308    
                         clock uncertainty           -0.057    12.251    
    OLOGIC_X1Y168        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.402    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  2.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.532    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.269    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.179     1.448    
    OUT_FIFO_X1Y13       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.437    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.943%)  route 0.668ns (71.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.668     2.300    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y169        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.759%)  route 0.674ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.674     2.306    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y170        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.272ns (28.612%)  route 0.679ns (71.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.679     2.310    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y171        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.104%)  route 0.732ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.732     2.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y168        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.272ns (26.826%)  route 0.742ns (73.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.742     2.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.623    
    OLOGIC_X1Y172        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.182    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.272ns (25.485%)  route 0.795ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.795     2.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y167        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.272ns (25.250%)  route 0.805ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.805     2.437    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.624    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.183    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.057%)  route 0.859ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.490    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.624    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.183    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.049%)  route 0.859ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.491    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.623    
    OLOGIC_X1Y166        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.182    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.517ns (14.782%)  route 2.980ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.980     5.270    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.057     7.270    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.421    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.517ns (15.050%)  route 2.918ns (84.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.918     5.208    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y185        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.057     7.270    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.421    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.517ns (15.682%)  route 2.780ns (84.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.780     5.070    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y184        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.057     7.270    
    OLOGIC_X1Y184        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.421    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.517ns (16.420%)  route 2.632ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.632     4.921    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.418    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.418    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 6.232 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     4.611 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.611    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.232    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.688     6.921    
                         clock uncertainty           -0.057     6.864    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     6.213    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.517ns (18.144%)  route 2.332ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.332     4.622    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.418    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.418    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.543 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.018    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     6.882    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.543 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.018    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     6.882    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.543 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.018    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     6.882    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.543 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.018    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     6.882    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.539 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.539    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.278    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.177     1.455    
    OUT_FIFO_X1Y14       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.504 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.664    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.543    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.504 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.664    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.543    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.504 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.664    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.543    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.504 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.664    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.543    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.272ns (25.800%)  route 0.782ns (74.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.782     2.421    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.272ns (24.766%)  route 0.826ns (75.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.826     2.465    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.272ns (24.339%)  route 0.846ns (75.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.846     2.484    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y178        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y178        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y178        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.272ns (23.035%)  route 0.909ns (76.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.909     2.548    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y179        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.272ns (21.863%)  route 0.972ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.972     2.611    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y180        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y180        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 6.222 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     4.600 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.600    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.222    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.687     6.910    
                         clock uncertainty           -0.057     6.853    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     6.202    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.007    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     6.887    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.007    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     6.887    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.007    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     6.887    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.224 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.415    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.319 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754     1.435    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.007    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     6.887    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.068%)  route 2.194ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.194     4.473    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.057     7.275    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.426    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.156%)  route 2.182ns (80.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.182     4.461    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.331    
                         clock uncertainty           -0.057     7.274    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.425    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.517ns (20.093%)  route 2.056ns (79.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.056     4.335    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y197        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.057     7.275    
    OLOGIC_X1Y197        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.426    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.517ns (20.268%)  route 2.034ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.034     4.313    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423     6.645    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y189        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.427    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.517ns (21.322%)  route 1.908ns (78.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.908     4.186    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y196        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -0.107 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     1.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     3.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y196        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.057     7.275    
    OLOGIC_X1Y196        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.426    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.532 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.532    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.269    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.179     1.448    
    OUT_FIFO_X1Y15       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.437    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.272ns (28.959%)  route 0.667ns (71.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.667     2.299    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.497 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.657    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.542    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.497 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.657    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.542    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.497 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.657    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.542    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.497 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.657    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.542    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.272ns (26.684%)  route 0.747ns (73.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.747     2.379    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y187        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y187        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y187        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.272ns (26.050%)  route 0.772ns (73.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.772     2.404    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y192        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y192        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.272ns (25.699%)  route 0.786ns (74.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.786     2.418    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y195        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.272ns (25.090%)  route 0.812ns (74.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.812     2.444    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lab4_design_clk_wiz_1_5
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       28.517ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.517ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.250ns  (logic 0.419ns (33.529%)  route 0.831ns (66.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y179                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X129Y179       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.831     1.250    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[9]
    SLICE_X133Y182       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X133Y182       FDRE (Setup_fdre_C_D)       -0.233    29.767    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 28.517    

Slack (MET) :             28.550ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.231ns  (logic 0.419ns (34.027%)  route 0.812ns (65.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y179                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X129Y179       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.812     1.231    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[3]
    SLICE_X137Y183       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X137Y183       FDRE (Setup_fdre_C_D)       -0.219    29.781    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         29.781    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 28.550    

Slack (MET) :             28.550ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.119%)  route 0.964ns (67.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y177                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X130Y177       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.964     1.420    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X136Y184       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X136Y184       FDRE (Setup_fdre_C_D)       -0.030    29.970    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.970    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                 28.550    

Slack (MET) :             28.559ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.391%)  route 0.836ns (66.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y155                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X138Y155       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.836     1.255    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[8]
    SLICE_X140Y156       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X140Y156       FDRE (Setup_fdre_C_D)       -0.186    29.814    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 28.559    

Slack (MET) :             28.580ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.234ns  (logic 0.419ns (33.963%)  route 0.815ns (66.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y179                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X129Y179       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.815     1.234    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X136Y184       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X136Y184       FDRE (Setup_fdre_C_D)       -0.186    29.814    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 28.580    

Slack (MET) :             28.641ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.278ns  (logic 0.456ns (35.678%)  route 0.822ns (64.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y179                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X130Y179       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.822     1.278    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[1]
    SLICE_X138Y181       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X138Y181       FDRE (Setup_fdre_C_D)       -0.081    29.919    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 28.641    

Slack (MET) :             28.677ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.121ns  (logic 0.419ns (37.381%)  route 0.702ns (62.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y155                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X138Y155       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.702     1.121    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[7]
    SLICE_X140Y156       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X140Y156       FDRE (Setup_fdre_C_D)       -0.202    29.798    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         29.798    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 28.677    

Slack (MET) :             28.679ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.278ns  (logic 0.456ns (35.689%)  route 0.822ns (64.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y177                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X131Y177       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.822     1.278    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[17]
    SLICE_X136Y184       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X136Y184       FDRE (Setup_fdre_C_D)       -0.043    29.957    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.957    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 28.679    

Slack (MET) :             28.680ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.022%)  route 0.713ns (62.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y155                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X138Y155       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.713     1.132    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[9]
    SLICE_X140Y156       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X140Y156       FDRE (Setup_fdre_C_D)       -0.188    29.812    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.812    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                 28.680    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.853%)  route 0.816ns (64.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y164                                    0.000     0.000 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X135Y164       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.816     1.272    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[16]
    SLICE_X140Y164       FDRE                                         r  lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X140Y164       FDRE (Setup_fdre_C_D)       -0.047    29.953    lab4_design_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         29.953    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                 28.681    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lab4_design_clk_wiz_1_5
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.358ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.651ns  (logic 0.456ns (9.804%)  route 4.195ns (90.196%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.639    -1.180    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.724 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           4.195     3.471    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X80Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.494    20.583    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X80Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.474    21.057    
                         clock uncertainty           -0.212    20.845    
    SLICE_X80Y174        FDRE (Setup_fdre_C_D)       -0.016    20.829    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         20.829    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 17.358    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.549ns  (logic 0.456ns (10.024%)  route 4.093ns (89.976%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.722 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           4.093     3.371    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X79Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.496    20.585    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X79Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.474    21.059    
                         clock uncertainty           -0.212    20.847    
    SLICE_X79Y176        FDRE (Setup_fdre_C_D)       -0.047    20.800    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         20.800    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.571ns  (logic 0.456ns (9.976%)  route 4.115ns (90.024%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.722 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           4.115     3.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X80Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.496    20.585    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X80Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.474    21.059    
                         clock uncertainty           -0.212    20.847    
    SLICE_X80Y176        FDRE (Setup_fdre_C_D)       -0.016    20.831    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         20.831    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 17.438    

Slack (MET) :             17.462ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.517ns  (logic 0.456ns (10.096%)  route 4.061ns (89.904%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.639    -1.180    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.724 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           4.061     3.336    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X81Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.494    20.583    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X81Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.474    21.057    
                         clock uncertainty           -0.212    20.845    
    SLICE_X81Y174        FDRE (Setup_fdre_C_D)       -0.047    20.798    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.798    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                 17.462    

Slack (MET) :             17.791ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.015ns  (logic 0.419ns (10.437%)  route 3.596ns (89.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.419    -0.759 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.596     2.837    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X79Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.499    20.588    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X79Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.474    21.062    
                         clock uncertainty           -0.212    20.850    
    SLICE_X79Y178        FDRE (Setup_fdre_C_D)       -0.222    20.628    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         20.628    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 17.791    

Slack (MET) :             17.849ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.129ns  (logic 0.456ns (11.044%)  route 3.673ns (88.956%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.722 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.673     2.951    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X78Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.496    20.585    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X78Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.474    21.059    
                         clock uncertainty           -0.212    20.847    
    SLICE_X78Y176        FDRE (Setup_fdre_C_D)       -0.047    20.800    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.800    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 17.849    

Slack (MET) :             17.860ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.152ns  (logic 0.456ns (10.983%)  route 3.696ns (89.017%))
  Logic Levels:           0  
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.722 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.696     2.974    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X80Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.499    20.588    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X80Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.474    21.062    
                         clock uncertainty           -0.212    20.850    
    SLICE_X80Y178        FDRE (Setup_fdre_C_D)       -0.016    20.834    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.834    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                 17.860    

Slack (MET) :             17.873ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.109ns  (logic 0.456ns (11.099%)  route 3.653ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.722 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.653     2.930    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X81Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.499    20.588    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X81Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.474    21.062    
                         clock uncertainty           -0.212    20.850    
    SLICE_X81Y178        FDRE (Setup_fdre_C_D)       -0.047    20.803    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         20.803    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 17.873    

Slack (MET) :             17.893ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.088ns  (logic 0.456ns (11.153%)  route 3.632ns (88.847%))
  Logic Levels:           0  
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -1.180ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.639    -1.180    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.724 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.632     2.908    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X81Y172        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.497    20.586    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X81Y172        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.474    21.060    
                         clock uncertainty           -0.212    20.848    
    SLICE_X81Y172        FDRE (Setup_fdre_C_D)       -0.047    20.801    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                 17.893    

Slack (MET) :             17.941ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.033ns  (logic 0.456ns (11.308%)  route 3.577ns (88.692%))
  Logic Levels:           0  
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    -1.178ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.641    -1.178    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.456    -0.722 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.577     2.854    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X83Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    14.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    16.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636    18.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.491    20.580    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X83Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.474    21.054    
                         clock uncertainty           -0.212    20.842    
    SLICE_X83Y176        FDRE (Setup_fdre_C_D)       -0.047    20.795    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                 17.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.141ns (8.022%)  route 1.617ns (91.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.617     1.030    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X83Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.816     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X83Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.514     0.629    
                         clock uncertainty            0.212     0.841    
    SLICE_X83Y176        FDRE (Hold_fdre_C_D)         0.075     0.916    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.141ns (8.011%)  route 1.619ns (91.989%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.619     1.032    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X82Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.816     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X82Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.514     0.629    
                         clock uncertainty            0.212     0.841    
    SLICE_X82Y176        FDRE (Hold_fdre_C_D)         0.075     0.916    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.141ns (7.966%)  route 1.629ns (92.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.629     1.042    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X78Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.817     0.117    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X78Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.514     0.631    
                         clock uncertainty            0.212     0.843    
    SLICE_X78Y176        FDRE (Hold_fdre_C_D)         0.075     0.918    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.141ns (7.915%)  route 1.640ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.119ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.640     1.053    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X81Y172        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.819     0.119    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X81Y172        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.514     0.633    
                         clock uncertainty            0.212     0.845    
    SLICE_X81Y172        FDRE (Hold_fdre_C_D)         0.075     0.920    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.141ns (7.761%)  route 1.676ns (92.239%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.676     1.088    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X79Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.817     0.116    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X79Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.514     0.630    
                         clock uncertainty            0.212     0.842    
    SLICE_X79Y174        FDRE (Hold_fdre_C_D)         0.075     0.917    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.141ns (7.706%)  route 1.689ns (92.294%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.689     1.102    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X81Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.821     0.120    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X81Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.514     0.634    
                         clock uncertainty            0.212     0.846    
    SLICE_X81Y178        FDRE (Hold_fdre_C_D)         0.075     0.921    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.141ns (7.472%)  route 1.746ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.746     1.159    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X80Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.821     0.120    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X80Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.514     0.634    
                         clock uncertainty            0.212     0.846    
    SLICE_X80Y178        FDRE (Hold_fdre_C_D)         0.060     0.906    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.128ns (6.886%)  route 1.731ns (93.114%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.600 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.731     1.131    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X79Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.821     0.120    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X79Y178        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.514     0.634    
                         clock uncertainty            0.212     0.846    
    SLICE_X79Y178        FDRE (Hold_fdre_C_D)         0.021     0.867    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.141ns (7.096%)  route 1.846ns (92.904%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.571    -0.729    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X51Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.846     1.258    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X80Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.817     0.116    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X80Y174        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.514     0.630    
                         clock uncertainty            0.212     0.842    
    SLICE_X80Y174        FDRE (Hold_fdre_C_D)         0.060     0.902    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.141ns (7.037%)  route 1.863ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.572    -0.728    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X50Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.587 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.863     1.276    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X80Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.817     0.117    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X80Y176        FDRE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.514     0.631    
                         clock uncertainty            0.212     0.843    
    SLICE_X80Y176        FDRE (Hold_fdre_C_D)         0.060     0.903    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_lab4_design_clk_wiz_1_5
  To Clock:  clk_out1_lab4_design_clk_wiz_1_5

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_old_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.580ns (9.555%)  route 5.490ns (90.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.791     4.918    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/rst
    SLICE_X113Y171       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.251    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/s00_axi_aclk
    SLICE_X113Y171       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_old_reg/C
                         clock pessimism              0.567     8.818    
                         clock uncertainty           -0.074     8.743    
    SLICE_X113Y171       FDCE (Recov_fdce_C_CLR)     -0.405     8.338    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_old_reg
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_press_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.580ns (9.555%)  route 5.490ns (90.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.791     4.918    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/rst
    SLICE_X113Y171       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_press_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.251    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/s00_axi_aclk
    SLICE_X113Y171       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_press_reg/C
                         clock pessimism              0.567     8.818    
                         clock uncertainty           -0.074     8.743    
    SLICE_X113Y171       FDCE (Recov_fdce_C_CLR)     -0.405     8.338    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_press_reg
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.580ns (9.555%)  route 5.490ns (90.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.791     4.918    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/rst
    SLICE_X112Y171       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.251    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/s00_axi_aclk
    SLICE_X112Y171       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff1_reg/C
                         clock pessimism              0.567     8.818    
                         clock uncertainty           -0.074     8.743    
    SLICE_X112Y171       FDCE (Recov_fdce_C_CLR)     -0.361     8.382    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff1_reg
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_current_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.580ns (9.555%)  route 5.490ns (90.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.791     4.918    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/rst
    SLICE_X112Y171       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_current_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.251    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/s00_axi_aclk
    SLICE_X112Y171       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_current_reg/C
                         clock pessimism              0.567     8.818    
                         clock uncertainty           -0.074     8.743    
    SLICE_X112Y171       FDCE (Recov_fdce_C_CLR)     -0.319     8.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/btn_current_reg
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.580ns (9.555%)  route 5.490ns (90.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 8.251 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.791     4.918    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/rst
    SLICE_X112Y171       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.544     8.251    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/s00_axi_aclk
    SLICE_X112Y171       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff2_reg/C
                         clock pessimism              0.567     8.818    
                         clock uncertainty           -0.074     8.743    
    SLICE_X112Y171       FDCE (Recov_fdce_C_CLR)     -0.319     8.424    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_cntr_btn/ff2_reg
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_old_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.580ns (10.222%)  route 5.094ns (89.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.395     4.522    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/rst
    SLICE_X117Y179       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.546     8.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/s00_axi_aclk
    SLICE_X117Y179       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_old_reg/C
                         clock pessimism              0.552     8.805    
                         clock uncertainty           -0.074     8.730    
    SLICE_X117Y179       FDCE (Recov_fdce_C_CLR)     -0.405     8.325    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_old_reg
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.580ns (10.222%)  route 5.094ns (89.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.395     4.522    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/rst
    SLICE_X116Y179       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.546     8.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/s00_axi_aclk
    SLICE_X116Y179       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff1_reg/C
                         clock pessimism              0.552     8.805    
                         clock uncertainty           -0.074     8.730    
    SLICE_X116Y179       FDCE (Recov_fdce_C_CLR)     -0.361     8.369    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff1_reg
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.580ns (10.222%)  route 5.094ns (89.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.395     4.522    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/rst
    SLICE_X116Y179       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.546     8.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/s00_axi_aclk
    SLICE_X116Y179       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff2_reg/C
                         clock pessimism              0.552     8.805    
                         clock uncertainty           -0.074     8.730    
    SLICE_X116Y179       FDCE (Recov_fdce_C_CLR)     -0.361     8.369    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/ff2_reg
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_current_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.580ns (10.222%)  route 5.094ns (89.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.395     4.522    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/rst
    SLICE_X116Y179       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_current_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.546     8.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/s00_axi_aclk
    SLICE_X116Y179       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_current_reg/C
                         clock pessimism              0.552     8.805    
                         clock uncertainty           -0.074     8.730    
    SLICE_X116Y179       FDCE (Recov_fdce_C_CLR)     -0.319     8.411    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_current_reg
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_press_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@10.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.580ns (10.222%)  route 5.094ns (89.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 8.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.152ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.667    -1.152    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.456    -0.696 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.699     3.003    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.124     3.127 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         1.395     4.522    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/rst
    SLICE_X116Y179       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_press_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        1.546     8.253    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/s00_axi_aclk
    SLICE_X116Y179       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_press_reg/C
                         clock pessimism              0.552     8.805    
                         clock uncertainty           -0.074     8.730    
    SLICE_X116Y179       FDCE (Recov_fdce_C_CLR)     -0.319     8.411    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_left_btn/btn_press_reg
  -------------------------------------------------------------------
                         required time                          8.411    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  3.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.004ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_old_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.186ns (9.443%)  route 1.784ns (90.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.163     1.256    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/rst
    SLICE_X108Y183       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.852    -0.961    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/s00_axi_aclk
    SLICE_X108Y183       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_old_reg/C
                         clock pessimism              0.280    -0.681    
    SLICE_X108Y183       FDCE (Remov_fdce_C_CLR)     -0.067    -0.748    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_old_reg
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.004ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_press_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.186ns (9.443%)  route 1.784ns (90.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.163     1.256    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/rst
    SLICE_X108Y183       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_press_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.852    -0.961    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/s00_axi_aclk
    SLICE_X108Y183       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_press_reg/C
                         clock pessimism              0.280    -0.681    
    SLICE_X108Y183       FDCE (Remov_fdce_C_CLR)     -0.067    -0.748    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_press_reg
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_current_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.186ns (9.379%)  route 1.797ns (90.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.176     1.269    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/rst
    SLICE_X109Y184       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_current_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.853    -0.960    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/s00_axi_aclk
    SLICE_X109Y184       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_current_reg/C
                         clock pessimism              0.280    -0.680    
    SLICE_X109Y184       FDCE (Remov_fdce_C_CLR)     -0.092    -0.772    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/btn_current_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff2_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.186ns (9.379%)  route 1.797ns (90.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.176     1.269    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/rst
    SLICE_X109Y184       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.853    -0.960    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/s00_axi_aclk
    SLICE_X109Y184       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff2_reg/C
                         clock pessimism              0.280    -0.680    
    SLICE_X109Y184       FDCE (Remov_fdce_C_CLR)     -0.092    -0.772    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff2_reg
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.062ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff1_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.186ns (9.176%)  route 1.841ns (90.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.220     1.313    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/rst
    SLICE_X104Y184       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.851    -0.962    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/s00_axi_aclk
    SLICE_X104Y184       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff1_reg/C
                         clock pessimism              0.280    -0.682    
    SLICE_X104Y184       FDCE (Remov_fdce_C_CLR)     -0.067    -0.749    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_down_btn/ff1_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_current_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.186ns (9.102%)  route 1.857ns (90.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.237     1.330    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/rst
    SLICE_X108Y182       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_current_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.851    -0.962    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/s00_axi_aclk
    SLICE_X108Y182       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_current_reg/C
                         clock pessimism              0.280    -0.682    
    SLICE_X108Y182       FDCE (Remov_fdce_C_CLR)     -0.067    -0.749    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_current_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_old_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.186ns (9.102%)  route 1.857ns (90.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.237     1.330    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/rst
    SLICE_X108Y182       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.851    -0.962    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/s00_axi_aclk
    SLICE_X108Y182       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_old_reg/C
                         clock pessimism              0.280    -0.682    
    SLICE_X108Y182       FDCE (Remov_fdce_C_CLR)     -0.067    -0.749    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_old_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_press_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.186ns (9.102%)  route 1.857ns (90.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.237     1.330    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/rst
    SLICE_X108Y182       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_press_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.851    -0.962    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/s00_axi_aclk
    SLICE_X108Y182       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_press_reg/C
                         clock pessimism              0.280    -0.682    
    SLICE_X108Y182       FDCE (Remov_fdce_C_CLR)     -0.067    -0.749    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/btn_press_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/ff2_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.186ns (9.102%)  route 1.857ns (90.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.237     1.330    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/rst
    SLICE_X108Y182       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.851    -0.962    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/s00_axi_aclk
    SLICE_X108Y182       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/ff2_reg/C
                         clock pessimism              0.280    -0.682    
    SLICE_X108Y182       FDCE (Remov_fdce_C_CLR)     -0.067    -0.749    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_up_btn/ff2_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/ff1_reg/CLR
                            (removal check against rising-edge clock clk_out1_lab4_design_clk_wiz_1_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns - clk_out1_lab4_design_clk_wiz_1_5 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.186ns (8.862%)  route 1.913ns (91.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.714ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.586    -0.714    lab4_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X113Y165       FDRE                                         r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y165       FDRE (Prop_fdre_C_Q)         0.141    -0.573 r  lab4_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.621     1.048    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/s00_axi_aresetn
    SLICE_X109Y184       LUT1 (Prop_lut1_I0_O)        0.045     1.093 f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/phase_ampl_inst/BCLK_int_i_1/O
                         net (fo=199, routed)         0.292     1.385    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/rst
    SLICE_X106Y183       FDCE                                         f  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lab4_design_clk_wiz_1_5 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out1_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2031, routed)        0.850    -0.963    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/s00_axi_aclk
    SLICE_X106Y183       FDCE                                         r  lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/ff1_reg/C
                         clock pessimism              0.280    -0.683    
    SLICE_X106Y183       FDCE (Remov_fdce_C_CLR)     -0.092    -0.775    lab4_design_i/lab4_ip_0/U0/lab4_ip_v1_0_S00_AXI_inst/inst_right_btn/ff1_reg
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  2.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        6.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.105%)  route 2.777ns (85.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.773ns = ( 10.773 - 10.000 ) 
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.668     1.402    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK
    SLICE_X129Y182       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y182       FDPE (Prop_fdpe_C_Q)         0.456     1.858 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          2.777     4.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X159Y177       FDCE                                         f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.684    10.773    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X159Y177       FDCE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.724    11.497    
                         clock uncertainty           -0.060    11.436    
    SLICE_X159Y177       FDCE (Recov_fdce_C_CLR)     -0.405    11.031    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.456ns (23.317%)  route 1.500ns (76.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 10.635 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.754    -1.065    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.672     1.406    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y189       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y189       FDPE (Prop_fdpe_C_Q)         0.456     1.862 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          1.500     3.361    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]_0[0]
    SLICE_X132Y180       FDCE                                         f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     6.616    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          1.636     8.343    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        1.546    10.635    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X132Y180       FDCE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.724    11.359    
                         clock uncertainty           -0.060    11.298    
    SLICE_X132Y180       FDCE (Recov_fdce_C_CLR)     -0.319    10.979    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  7.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.512%)  route 0.621ns (81.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.151ns
    Source Clock Delay      (SCD):    0.103ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.587     0.103    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK
    SLICE_X122Y189       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y189       FDPE (Prop_fdpe_C_Q)         0.141     0.244 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          0.621     0.865    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]_0[0]
    SLICE_X132Y180       FDCE                                         f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.851     0.151    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X132Y180       FDCE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.017     0.134    
    SLICE_X132Y180       FDCE (Remov_fdce_C_CLR)     -0.067     0.067    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.141ns (9.718%)  route 1.310ns (90.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.202ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.606    -0.694    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.584     0.100    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/CLK
    SLICE_X129Y182       FDPE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y182       FDPE (Prop_fdpe_C_Q)         0.141     0.241 f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          1.310     1.551    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X159Y177       FDCE                                         f  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    lab4_design_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  lab4_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    lab4_design_i/clk_wiz_1/inst/clk_in1_lab4_design_clk_wiz_1_5
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  lab4_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    lab4_design_i/clk_wiz_1/inst/clk_out2_lab4_design_clk_wiz_1_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  lab4_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=63, routed)          0.875    -0.939    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6994, routed)        0.903     0.202    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X159Y177       FDCE                                         r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.017     0.185    
    SLICE_X159Y177       FDCE (Remov_fdce_C_CLR)     -0.092     0.093    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  1.458    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.677ns  (logic 0.456ns (12.400%)  route 3.221ns (87.600%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y182                                    0.000     0.000 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X129Y182       FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          3.221     3.677    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    lab4_design_i/mig_7series_0/u_lab4_design_mig_7series_0_7_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  1.323    





