\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a49017ceff4cda919c8058e9b192bfa08}{I\+S\+ER} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_abf174b542f11f026eabdc8a74c93ab6e}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a2cfb5b93103f658e0521d45bde6f84fd}{I\+C\+ER} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_af3ae867e627035f400558623045ee69c}{R\+S\+E\+R\+V\+E\+D1} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_ab7aef74794b43a7df880e19ed50b6257}{I\+S\+PR} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a8e5857c94d765a0855eeec1e6bec1006}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a850acda355b0d6a404feb2be9df69b2d}{I\+C\+PR} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a37554ccda2b131e7528232e9150b1c4f}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}{I\+A\+BR} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a8e4a797aa0743ebeba14962c77d2e7ab}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}56\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_n_v_i_c___type_a3ca7b7ff6aa6094772e524887739bf37}{IP} \mbox{[}240\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 132 of file core\+\_\+cm3.\+h.



\subsection{Member Data Documentation}
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+A\+BR}{IABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR}\hypertarget{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}{}\label{struct_n_v_i_c___type_ac86c5bac0af593beb8004ab0ff9097bc}
Offset\+: 0x200 Interrupt Active bit Register 

Definition at line 142 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+ER}{ICER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER}\hypertarget{struct_n_v_i_c___type_a2cfb5b93103f658e0521d45bde6f84fd}{}\label{struct_n_v_i_c___type_a2cfb5b93103f658e0521d45bde6f84fd}
Offset\+: 0x080 Interrupt Clear Enable Register 

Definition at line 136 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+PR}{ICPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR}\hypertarget{struct_n_v_i_c___type_a850acda355b0d6a404feb2be9df69b2d}{}\label{struct_n_v_i_c___type_a850acda355b0d6a404feb2be9df69b2d}
Offset\+: 0x180 Interrupt Clear Pending Register 

Definition at line 140 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint8\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+IP}\hypertarget{struct_n_v_i_c___type_a3ca7b7ff6aa6094772e524887739bf37}{}\label{struct_n_v_i_c___type_a3ca7b7ff6aa6094772e524887739bf37}
Offset\+: 0x300 Interrupt Priority Register (8\+Bit wide) 

Definition at line 144 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+ER}{ISER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER}\hypertarget{struct_n_v_i_c___type_a49017ceff4cda919c8058e9b192bfa08}{}\label{struct_n_v_i_c___type_a49017ceff4cda919c8058e9b192bfa08}
Offset\+: 0x000 Interrupt Set Enable Register 

Definition at line 134 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+PR}{ISPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR}\hypertarget{struct_n_v_i_c___type_ab7aef74794b43a7df880e19ed50b6257}{}\label{struct_n_v_i_c___type_ab7aef74794b43a7df880e19ed50b6257}
Offset\+: 0x100 Interrupt Set Pending Register 

Definition at line 138 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_n_v_i_c___type_abf174b542f11f026eabdc8a74c93ab6e}{}\label{struct_n_v_i_c___type_abf174b542f11f026eabdc8a74c93ab6e}


Definition at line 135 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_n_v_i_c___type_a8e5857c94d765a0855eeec1e6bec1006}{}\label{struct_n_v_i_c___type_a8e5857c94d765a0855eeec1e6bec1006}


Definition at line 139 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_n_v_i_c___type_a37554ccda2b131e7528232e9150b1c4f}{}\label{struct_n_v_i_c___type_a37554ccda2b131e7528232e9150b1c4f}


Definition at line 141 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_n_v_i_c___type_a8e4a797aa0743ebeba14962c77d2e7ab}{}\label{struct_n_v_i_c___type_a8e4a797aa0743ebeba14962c77d2e7ab}


Definition at line 143 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}{}\label{struct_n_v_i_c___type_ad0598b9cd851203ff328a9c7c347f1b6}


Definition at line 145 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+R\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_n_v_i_c___type_af3ae867e627035f400558623045ee69c}{}\label{struct_n_v_i_c___type_af3ae867e627035f400558623045ee69c}


Definition at line 137 of file core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+T\+IR}{STIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} {\bf uint32\+\_\+t} N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}\hypertarget{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{}\label{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}
Offset\+: 0x\+E00 Software Trigger Interrupt Register 

Definition at line 146 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/iot-\/lab\+\_\+\+A8-\/\+M3/library/\+S\+T\+M32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Lib\+\_\+\+V3.\+5.\+0/\+Libraries/\+C\+M\+S\+I\+S/\+C\+M3/\+Core\+Support/\hyperlink{iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_241d01c0ea18c1090ebeb06e5ef0ea5eb}{core\+\_\+cm3.\+h}\end{DoxyCompactItemize}
