<!--
Devices using this peripheral: 
      MK10D5
      MK10D7
      MK10D10
      MK10DZ10
      MK10F12
      MK11D5
      MK12D5
      MK20D5
      MK20D7
      MK20D10
      MK20DZ10
      MK20F12
      MK21D5
      MK21F12
      MK21FA12
      MK22D5
      MK22F12
      MK22F51212
      MK22FA12
      MK24F12
      MK24F25612
      MK30D7
      MK30D10
      MK30DZ10
      MK40D7
      MK40D10
      MK40DZ10
      MK50D7
      MK50D10
      MK50DZ10
      MK51D7
      MK51D10
      MK51DZ10
      MK52D10
      MK52DZ10
      MK53D10
      MK53DZ10
      MK60D10
      MK60DZ10
      MK60F12
      MK60F15
      MK61F15
      MK63F12
      MK64F12
      MK65F18
      MK66F18
      MK70F15
-->
      <peripheral>
         <?sourceFile "DWT_CM4" ?>
         <name>DWT</name>
         <description>Data Watchpoint and Trace Unit</description>
         <groupName>DWT</groupName>
         <headerStructName>DWT</headerStructName>
         <baseAddress>0xE0001000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x2C</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x30</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x40</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x50</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFD0</offset>
            <size>0x30</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>CTRL</name>
               <description>Control Register</description>
               <addressOffset>0x0</addressOffset>
               <fields>
                  <field>
                     <name>CYCCNTENA</name>
                     <description>CYCCNTENA bit. Enables CYCCNT.\n
This bit is UNK/SBZP if the NOCYCCNT bit is RAO</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>POSTPRESET</name>
                     <description>Reload value for the POSTCNT counter. \n
This field is UNK/SBZP if the NOCYCCNT bit is RAO</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>POSTINIT</name>
                     <description>Initial value for the POSTCNT counter. \n
This field is UNK/SBZP if the NOCYCCNT bit is RAO</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>CYCTAP</name>
                     <description>Selects the position of the POSTCNT tap on the CYCCNT counter.\n
This bit is UNK/SBZP if the NOCYCCNT bit is RAO</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>POSTCNT tap at CYCCNT[6]</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>POSTCNT tap at CYCCNT[10]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SYNCTAP</name>
                     <description>Selects the position of the synchronization packet counter tap on the CYCCNT counter. This determines the Synchronization packet rate</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Disabled. No Synchronization packets</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Synchronization counter tap at CYCCNT[24]</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Synchronization counter tap at CYCCNT[26]</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Synchronization counter tap at CYCCNT[28]</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PCSAMPLENA</name>
                     <description>Enables use of POSTCNT counter as a timer for Periodic PC sample packet generation.\n
This bit is UNK/SBZP if the NOTRCPKT bit is RAO or the NOCYCCNT bit is RAO</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>No Periodic PC sample packets generated</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Periodic PC sample packets generated</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="CYCCNTENA" > <name>EXCTRCENA</name> <description>Enables generation of exception trace.\n
This bit is UNK/SBZP if the NOTRCPKT bit is RAO</description> <bitOffset>16</bitOffset> </field>
                  <field derivedFrom="CYCCNTENA" > <name>CPIEVTENA</name> <description>Enables generation of the CPI counter overflow event.\n
This bit is UNK/SBZP if the NOPRFCNT bit is RAO</description> <bitOffset>17</bitOffset> </field>
                  <field derivedFrom="CYCCNTENA" > <name>EXCEVTENA</name> <description>Enables generation of the Exception overhead counter overflow event.\n
This bit is UNK/SBZP if the NOPRFCNT bit is RAO</description> <bitOffset>18</bitOffset> </field>
                  <field derivedFrom="CYCCNTENA" > <name>SLEEPEVTENA</name> <description>Enables generation of the Sleep counter overflow event.\n
This bit is UNK/SBZP if the NOPRFCNT bit is RAO</description> <bitOffset>19</bitOffset> </field>
                  <field derivedFrom="CYCCNTENA" > <name>LSUEVTENA</name> <description>Enables generation of the LSU counter overflow event.\n
This bit is UNK/SBZP if the NOPRFCNT bit is RAO</description> <bitOffset>20</bitOffset> </field>
                  <field derivedFrom="CYCCNTENA" > <name>FOLDEVTENA</name> <description>Enables generation of the Folded-instruction counter overflow event.\n
This bit is UNK/SBZP if the NOPRFCNT bit is RAO</description> <bitOffset>21</bitOffset> </field>
                  <field>
                     <name>CYCEVTENA</name>
                     <description>Enables POSTCNT underflow Event counter packets generation.\n
This bit is UNK/SBZP if the NOTRCPKT bit is RAO or the NOCYCCNT bit is RAO</description>
                     <bitOffset>22</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>No POSTCNT underflow packets generated</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>POSTCNT underflow packets generated, if PCSAMPLENA set to 0</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>NOPFRCNT</name>
                     <description>Shows whether the implementation supports the profiling counters</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Supported</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Not supported</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>NOCYCCNT</name>
                     <description>Shows whether the implementation supports a cycle counter</description>
                     <bitOffset>25</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Cycle counter supported</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cycle counter not supported</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>NOEXTTRIG</name>
                     <description>Shows whether the implementation includes external match signals, CMPMATCH[N]</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>CMPMATCH[N] supported</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>CMPMATCH[N] not supported</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>NOTRCPKT</name>
                     <description>Shows whether the implementation supports trace sampling and exception tracing.\n
If this bit is RAZ, the NOCYCCNT bit must also RAZ</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Trace sampling and exception tracing supported</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Trace sampling and exception tracing not supported</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>NUMCOMP</name>
                     <description>Number of comparators implemented.\n
A value of zero indicates no comparator support</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                  </field>
               </fields>
            </register>
            <register>
               <name>CYCCNT</name>
               <description>Cycle Count Register</description>
               <addressOffset>0x4</addressOffset>
               <fields>
                  <field>
                     <name>CYCCNT</name>
                     <description>Incrementing cycle counter value. When enabled, CYCCNT increments on each processor clock cycle. On overflow, CYCCNT wraps to zero</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>CPICNT</name>
               <description>CPI Count Register</description>
               <addressOffset>0x8</addressOffset>
               <fields>
                  <field>
                     <name>CPICNT</name>
                     <description>The base CPI counter. Counts additional cycles required to execute multi-cycle instructions, except those recorded by DWT_LSUCNT, and counts any instruction fetch stalls</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>EXCCNT</name>
               <description>Exception Overhead Count Register</description>
               <addressOffset>0xC</addressOffset>
               <fields>
                  <field>
                     <name>EXCCNT</name>
                     <description>The exception overhead counter. Counts the total cycles spent in exception processing</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SLEEPCNT</name>
               <description>Sleep Count Register</description>
               <addressOffset>0x10</addressOffset>
               <fields>
                  <field>
                     <name>SLEEPCNT</name>
                     <description>Sleep counter. Counts the total number of cycles that the processor is sleeping</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>LSUCNT</name>
               <description>LSU Count Register</description>
               <addressOffset>0x14</addressOffset>
               <fields>
                  <field>
                     <name>LSUCNT</name>
                     <description>Load-store counter. Increments on any additional cycles required to execute load or store instructions</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FOLDCNT</name>
               <description>Folded-instruction Count Register</description>
               <addressOffset>0x18</addressOffset>
               <fields>
                  <field>
                     <name>FOLDCNT</name>
                     <description>Folded-instruction counter. Increments on each instruction that takes 0 cycles</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PCSR</name>
               <description>Program Counter Sample Register</description>
               <addressOffset>0x1C</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>EIASAMPLE</name>
                     <description>Executed Instruction Address sample value</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <cluster>
               <dim>4</dim>
               <dimIncrement>16</dimIncrement>
               <dimIndex>0,1,2,3</dimIndex>
               <name>COMPARATOR,@p@f@i</name>
               <addressOffset>0x20</addressOffset>
               <register>
                  <name>COMP</name>
                  <description>Comparator Register %c</description>
                  <addressOffset>0x0</addressOffset>
                  <fields>
                     <field>
                        <name>COMP</name>
                        <description>Reference value for comparison</description>
                        <bitOffset>0</bitOffset>
                     </field>
                  </fields>
               </register>
               <register>
                  <name>MASK</name>
                  <description>Mask Register %c</description>
                  <addressOffset>0x4</addressOffset>
                  <fields>
                     <field>
                        <name>MASK</name>
                        <description>The size of the ignore mask, 0-31 bits, applied to address range matching.\n
The maximum mask size is IMPLEMENTATION DEFINED. A debugger can write 0b11111 to this field and then read the register back to determine the maximum mask size supported</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>5</bitWidth>
                     </field>
                  </fields>
               </register>
               <register>
                  <name>FUNCTION</name>
                  <description>Function Register %c</description>
                  <addressOffset>0x8</addressOffset>
                  <fields>
                     <field>
                        <name>FUNCTION</name>
                        <description>Selects action taken on comparator match.\n
This field resets to zero</description>
                        <bitOffset>0</bitOffset>
                        <bitWidth>4</bitWidth>
                     </field>
                     <field>
                        <name>EMITRANGE</name>
                        <description>If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0].\n
If DWT_CTRL.NOTRCPKT is RAZ then this bit is UNK/SBZP</description>
                        <bitOffset>5</bitOffset>
                        <bitWidth>1</bitWidth>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b0</name>
                              <description>Data trace address offset packets disabled</description>
                              <value>0b0</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b1</name>
                              <description>Enable Data trace address offset packet generation</description>
                              <value>0b1</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                     <field>
                        <name>CYCMATCH</name>
                        <description>If the implementation supports cycle counting, enable cycle count comparison for comparator 0.\n
If DWT_CTRL.NOCYCCNT is RAZ then this bit is UNK/SBZP</description>
                        <bitOffset>7</bitOffset>
                        <bitWidth>1</bitWidth>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b0</name>
                              <description>No comparison is performed</description>
                              <value>0b0</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b1</name>
                              <description>Compare DWT_COMP0 with the cycle counter, DWT_CYCCNT</description>
                              <value>0b1</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                     <field>
                        <name>DATAVMATCH</name>
                        <description>Enables data value comparison, if supported.\n
For comparator 0, when the CYCMATCH is set to 1, DATAVMATCH must be set to 0 for it to perform cycle count comparison.\n
See LNK1ENA, DATAVSIZE, DATAVADDR0 and DATAVADDR1 for related information.\n
If the implementation does not support data value comparison this bit is RAZ/WI</description>
                        <bitOffset>8</bitOffset>
                        <bitWidth>1</bitWidth>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b0</name>
                              <description>Perform address comparison</description>
                              <value>0b0</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b1</name>
                              <description>Perform data value comparison</description>
                              <value>0b1</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                     <field>
                        <name>LNK1ENA</name>
                        <description>Indicates whether the implementation supports use of a second linked comparator.\n
When LNK1ENA is RAO, the DATAVADDR1 field specifies the comparator to use as the second linked comparator</description>
                        <bitOffset>9</bitOffset>
                        <bitWidth>1</bitWidth>
                        <access>read-only</access>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b0</name>
                              <description>Second linked comparator not supported</description>
                              <value>0b0</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b1</name>
                              <description>Second linked comparator supported</description>
                              <value>0b1</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                     <field>
                        <name>DATAVSIZE</name>
                        <description>For data value matching, specifies the size of the required data comparison</description>
                        <bitOffset>10</bitOffset>
                        <bitWidth>2</bitWidth>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b00</name>
                              <description>Byte</description>
                              <value>0b00</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b01</name>
                              <description>Halfword</description>
                              <value>0b01</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b10</name>
                              <description>Word</description>
                              <value>0b10</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b11</name>
                              <description>Reserved. Using this value means behaviour is UNPREDICTABLE</description>
                              <value>0b11</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                     <field>
                        <name>DATAVADDR0</name>
                        <description>When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison. \n
The DWT unit ignores the value of this field if the DATAVMATCH bit is set to 0</description>
                        <bitOffset>12</bitOffset>
                        <bitWidth>4</bitWidth>
                     </field>
                     <field>
                        <name>DATAVADDR1</name>
                        <description>When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison. \n
The DWT unit ignores the value of this field unless the LNK1ENA bit is RAO and the DATAVMATCH bit is set to 1.\n
If LNK1ENA is RAZ, this field is RAZ/WI</description>
                        <bitOffset>16</bitOffset>
                        <bitWidth>4</bitWidth>
                     </field>
                     <field>
                        <name>MATCHED</name>
                        <description>Comparator match.\n
A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register.\n
Reading the register clears this bit to 0</description>
                        <bitOffset>24</bitOffset>
                        <bitWidth>1</bitWidth>
                        <access>read-only</access>
                        <enumeratedValues>
                           <enumeratedValue>
                              <name>0b0</name>
                              <description>No match</description>
                              <value>0b0</value>
                           </enumeratedValue>
                           <enumeratedValue>
                              <name>0b1</name>
                              <description>Match</description>
                              <value>0b1</value>
                           </enumeratedValue>
                        </enumeratedValues>
                     </field>
                  </fields>
               </register>
            </cluster>
            <register>
               <name>PID4</name>
               <description>Peripheral Identification Register 4</description>
               <addressOffset>0xFD0</addressOffset>
               <access>read-only</access>
               <resetValue>0x4</resetValue>
               <fields>
                  <field>
                     <name>JEP106</name>
                     <description>JEP106 continuation code</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>c4KB</name>
                     <description>4KB Count</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID5</name>
               <description>Peripheral Identification Register 5</description>
               <addressOffset>0xFD4</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID6</name>
               <description>Peripheral Identification Register 6</description>
               <addressOffset>0xFD8</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID7</name>
               <description>Peripheral Identification Register 7</description>
               <addressOffset>0xFDC</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID0</name>
               <description>Peripheral Identification Register 0</description>
               <addressOffset>0xFE0</addressOffset>
               <access>read-only</access>
               <resetValue>0x2</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [7:0]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID1</name>
               <description>Peripheral Identification Register 1</description>
               <addressOffset>0xFE4</addressOffset>
               <access>read-only</access>
               <resetValue>0xB0</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [11:8]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [3:0]</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID2</name>
               <description>Peripheral Identification Register 2</description>
               <addressOffset>0xFE8</addressOffset>
               <access>read-only</access>
               <resetValue>0x3B</resetValue>
               <fields>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [6:4]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>Revision</name>
                     <description>Revision</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID3</name>
               <description>Peripheral Identification Register 3</description>
               <addressOffset>0xFEC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>CustomerModified</name>
                     <description>Customer Modified</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>RevAnd</name>
                     <description>RevAnd</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID0</name>
               <description>Component Identification Register 0</description>
               <addressOffset>0xFF0</addressOffset>
               <access>read-only</access>
               <resetValue>0xD</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID1</name>
               <description>Component Identification Register 1</description>
               <addressOffset>0xFF4</addressOffset>
               <access>read-only</access>
               <resetValue>0xE0</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ComponentClass</name>
                     <description>Component class</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>ROM table</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>CoreSight component</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>PrimeCell of system component with no standardized register layout, for backward compatibility</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID2</name>
               <description>Component Identification Register 2</description>
               <addressOffset>0xFF8</addressOffset>
               <access>read-only</access>
               <resetValue>0x5</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID3</name>
               <description>Component Identification Register 3</description>
               <addressOffset>0xFFC</addressOffset>
               <access>read-only</access>
               <resetValue>0xB1</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
