ABADIR, M. S., AND REGH~ATI, H. K. 1983. LSI testing techniques. IEEE Micro. 3, I (Feb.), 34- 51.
AKER$, S. B. 1980. Test generation techniques. IEEE Computer 13, 3 (Mar.), 9-16.
BARRACLAUGH, W., CHIANG, A. C. L., AND SOHL, W. 1976. Techniques for testing the microcomputer family. Proc. IEEE 64, 6 (June), 943-950.
BREUER, M. A., AND FRIEDMAN, A. D. 1976. Diagnosts and Rehable Design o{ Digital Systems. Computer Science Press, Potomac, Md.
BREUER, M. A., AND FRIEDMAN, A. D. 1980. Functional level primitives in test generation. IEEE Trans. Comput. C-29, 3 (Mar.), 223-235.
DEMILLO, R. A., LIPTON, R. J., AND SAYWARD, F. G. 1978. Hints on test data selection: Help for the practicing programmer. IEEE Comput. 11, 4 (Apr.), 34-41.
HAYES, J. P. 1975. Detection of pattern-sensitive faults in random access memories. IEEE Trans Comput. C-24, 2 (Feb.), 150-157.
HAYES, J. P. 1980. Testing memories for single-cell pattern-sensitive faults. IEEE Trans. Comput. C- 29, 3 (Mar.), 249-254.
HOYT, P. M. 1977. The Navy Fortran validation system. In Proceedings of AFiPS National Computer Conference (Dallas, Tex., June 13-16), vol. 46. AFIPS Press, Reston, Va., pp. 529-537.
INTEL 1975. Memory Destgn Handbook. Intel Corp., Santa Clara, Calif.
Alan Roger Klayton, Fault analysis for computer memory systems and combinatorial logic networks, 1971
KNAIZUK, J., Jr., AND HARTMANN, C R. P. 1977a. An algorithm for testing random access memories. IEEE Trans. Comput C-26, 4 (Apr.), 414- 416.
KNAIZUK, J., Jr., AND HARTMANN, C. R. P. 1977b. An optimal algorithm for testing stuck-at faults in random access memories. IEEE Trans. Cornput. C-26, 11 (Nov.), 1141-1144.
MUEHLDORF, E. I., AND 8AVKAR, A. D. 1981. LSI logic testing--An overview. IEEE Trans. Comput 3, 1 (Jan.), 1-17.
NAIR, R. 1979. Comments on anfoptimal algorithm for testing stuck-at faults in random access mere- Dries. IEEE Trans. Comput. C-28, 3 (Mar.), 258- 261.
NAIR, R., THATTE, 8. M., AND ABRAHAM, J. A. 1978. Efficient algorithms for testing semiconductor random-access memories. IEEE Trans Comput. C-27, 6 (June), 572-576.
RAvl, C. V. 1969. Fault locatwn in memory systems by program. In Proceedings o{ AFIPS Spring Joint Computer Conference (Boston, Mass., May 14-16), vol. 34. AFIPS Press, Reston, Va., pp. 393-401.
SETH, S. C., AND NARAYANSWAMY, K. 1981. A graph model for pattern-sensitive faults in random access memories. IEEE Trans Comput. C-30, 12 (Dec.), 973-977.
SOHL, W. E. 1977. Selecting test patterns for 4K RAMs. IEEE Trans Manuf. Technol MFT-6, 1, 51-60.
SUK, D. S., AND REDDY, S. M. 1980. Test procedures for a class of pattern-sensitive faults m semiconductor random-access memories, iEEE Trans. Comput C-29, 6 (June), 419-429.
SUK, D. 8., AND REDDY, S. M. 1981. A march test for functional faults in semiconductor random access memories. IEEE Trans. Comput. C-30, 12 (Dec.), 982-985.
THATTE, 8. M., AND ABRAHAM, J. A. 1977. Testing of semiconductor random access memories. In Proceedings of the 7th Annual International Conference on Fault-Tolerant Computing, pp. 81-87.
