# Lab5 - RISCV CPU
## Control Block

### Register Unit

### Extension Unit

### Control Unit

### Top-Level Control Block

## Testing

## Level 2: also dk


> Extension: Pipelining

> Challenge: Add a data cache

> Challenge 2: Mul/Div units

> Challenge 3: Wishbone Bus for memory interface

TODO:\
1. 
2. 
3. 
4. 
5. 
âœ”
