module cpu_test();
	parameter cycle = 50;

	reg T3;
	reg [3:1] W;
	reg C,Z;
	

	always begin
		
	end
	
endmodule