

================================================================
== Vitis HLS Report for 'Layer_norm_1'
================================================================
* Date:           Sat Sep  2 22:11:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    56254|    56254|  0.563 ms|  0.563 ms|  56254|  56254|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125  |Layer_norm_1_Pipeline_VITIS_LOOP_223_1  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131  |Layer_norm_1_Pipeline_VITIS_LOOP_227_2  |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137    |Layer_norm_1_Pipeline_l_mean_var_i13    |       40|       40|   0.400 us|   0.400 us|    40|    40|       no|
        |grp_Layer_norm_1_Pipeline_l_j12_fu_144             |Layer_norm_1_Pipeline_l_j12             |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
        |grp_Layer_norm_1_Pipeline_l_j13_fu_156             |Layer_norm_1_Pipeline_l_j13             |      801|      801|   8.010 us|   8.010 us|   801|   801|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_sum_i12   |    46224|    46224|      3852|          -|          -|    12|        no|
        |- l_norm_i14  |     9972|     9972|       831|          -|          -|    12|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1389|    737|    -|
|Memory           |        0|    -|     160|     18|    0|
|Multiplexer      |        -|    -|       -|    655|    -|
|Register         |        -|    -|     326|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1875|   1490|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125  |Layer_norm_1_Pipeline_VITIS_LOOP_223_1  |        0|   0|    6|   49|    0|
    |grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131  |Layer_norm_1_Pipeline_VITIS_LOOP_227_2  |        0|   0|    6|   49|    0|
    |grp_Layer_norm_1_Pipeline_l_j12_fu_144             |Layer_norm_1_Pipeline_l_j12             |        0|   0|  333|  276|    0|
    |grp_Layer_norm_1_Pipeline_l_j13_fu_156             |Layer_norm_1_Pipeline_l_j13             |        0|   0|  525|  175|    0|
    |grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137    |Layer_norm_1_Pipeline_l_mean_var_i13    |        0|   0|  519|  188|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                        |        0|   0| 1389|  737|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mean_U   |Layer_norm_mean_RAM_AUTO_1R1W  |        0|  64|   6|    0|    12|   32|     1|          384|
    |mean2_U  |Layer_norm_mean_RAM_AUTO_1R1W  |        0|  64|   6|    0|    12|   32|     1|          384|
    |var_U    |Layer_norm_var_RAM_AUTO_1R1W   |        0|  32|   6|    0|    12|   32|     1|          384|
    +---------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                               |        0| 160|  18|    0|    36|   96|     3|         1152|
    +---------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln231_fu_208_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln257_fu_264_p2              |         +|   0|  0|  13|           4|           1|
    |sub_ln233_fu_248_p2              |         -|   0|  0|  17|          14|          14|
    |sub_ln260_fu_299_p2              |         -|   0|  0|  17|          14|          14|
    |icmp_ln231_fu_202_p2             |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln257_fu_258_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  80|          45|          39|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  168|         38|    1|         38|
    |grp_fu_399_ce      |   20|          4|    1|          4|
    |grp_fu_399_opcode  |   20|          4|    2|          8|
    |grp_fu_399_p0      |   20|          4|   32|        128|
    |grp_fu_399_p1      |   20|          4|   32|        128|
    |grp_fu_403_ce      |   20|          4|    1|          4|
    |grp_fu_403_p0      |   20|          4|   32|        128|
    |grp_fu_403_p1      |   20|          4|   32|        128|
    |grp_fu_407_ce      |   14|          3|    1|          3|
    |grp_fu_407_p0      |   14|          3|   32|         96|
    |grp_fu_407_p1      |   14|          3|   32|         96|
    |grp_fu_411_ce      |    9|          2|    1|          2|
    |grp_fu_415_ce      |    9|          2|    1|          2|
    |i12_fu_62          |    9|          2|    4|          8|
    |i14_fu_78          |    9|          2|    4|          8|
    |mean2_address0     |   25|          5|    4|         20|
    |mean2_ce0          |   25|          5|    1|          5|
    |mean2_ce1          |    9|          2|    1|          2|
    |mean2_d0           |   20|          4|   32|        128|
    |mean2_we0          |   20|          4|    1|          4|
    |mean_address0      |   31|          6|    4|         24|
    |mean_ce0           |   25|          5|    1|          5|
    |mean_ce1           |    9|          2|    1|          2|
    |mean_d0            |   20|          4|   32|        128|
    |mean_we0           |   20|          4|    1|          4|
    |v111_address0      |   14|          3|   14|         42|
    |v111_ce0           |   14|          3|    1|          3|
    |var_address0       |   14|          3|    4|         12|
    |var_ce0            |   14|          3|    1|          3|
    |var_we0            |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  655|        138|  307|       1165|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_reg_379                                                     |  64|   0|   64|          0|
    |ap_CS_fsm                                                       |  37|   0|   37|          0|
    |conv_reg_374                                                    |  64|   0|   64|          0|
    |grp_Layer_norm_1_Pipeline_VITIS_LOOP_223_1_fu_125_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm_1_Pipeline_VITIS_LOOP_227_2_fu_131_ap_start_reg  |   1|   0|    1|          0|
    |grp_Layer_norm_1_Pipeline_l_j12_fu_144_ap_start_reg             |   1|   0|    1|          0|
    |grp_Layer_norm_1_Pipeline_l_j13_fu_156_ap_start_reg             |   1|   0|    1|          0|
    |grp_Layer_norm_1_Pipeline_l_mean_var_i13_fu_137_ap_start_reg    |   1|   0|    1|          0|
    |i12_1_reg_313                                                   |   4|   0|    4|          0|
    |i12_fu_62                                                       |   4|   0|    4|          0|
    |i14_1_reg_350                                                   |   4|   0|    4|          0|
    |i14_fu_78                                                       |   4|   0|    4|          0|
    |mean2_load_reg_340                                              |  32|   0|   32|          0|
    |reg_188                                                         |  32|   0|   32|          0|
    |sub_ln233_reg_345                                               |   6|   0|   14|          8|
    |sub_ln260_reg_394                                               |   6|   0|   14|          8|
    |v1_reg_389                                                      |  32|   0|   32|          0|
    |v_reg_384                                                       |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 326|   0|  342|         16|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1158_p_din0    |  out|   64|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1158_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1158_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1161_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1161_p_dout0   |   in|   64|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1161_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1164_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1164_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1164_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1164_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1168_p_din0    |  out|   64|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1168_p_din1    |  out|   64|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1168_p_opcode  |  out|    2|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1168_p_dout0   |   in|   64|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1168_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1134_p_opcode  |  out|    2|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1142_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1142_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1142_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1142_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1150_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1150_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1150_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1150_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1154_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1154_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1154_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1154_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1138_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1138_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1138_p_opcode  |  out|    2|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1138_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1|  return value|
|grp_fu_1138_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1|  return value|
|v111_address0         |  out|   14|   ap_memory|          v111|         array|
|v111_ce0              |  out|    1|   ap_memory|          v111|         array|
|v111_q0               |   in|   32|   ap_memory|          v111|         array|
|v217_address0         |  out|   10|   ap_memory|          v217|         array|
|v217_ce0              |  out|    1|   ap_memory|          v217|         array|
|v217_q0               |   in|   32|   ap_memory|          v217|         array|
|v218_address0         |  out|   10|   ap_memory|          v218|         array|
|v218_ce0              |  out|    1|   ap_memory|          v218|         array|
|v218_q0               |   in|   32|   ap_memory|          v218|         array|
|v219_address0         |  out|   14|   ap_memory|          v219|         array|
|v219_ce0              |  out|    1|   ap_memory|          v219|         array|
|v219_we0              |  out|    1|   ap_memory|          v219|         array|
|v219_d0               |  out|   32|   ap_memory|          v219|         array|
+----------------------+-----+-----+------------+--------------+--------------+

