Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Oct  1 14:49:46 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLKDIV/slowclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.168        0.000                      0                  115        0.113        0.000                      0                  115        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.168        0.000                      0                  115        0.113        0.000                      0                  115        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 BUTTON0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.800ns (43.670%)  route 2.322ns (56.330%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.620     5.171    BUTTON0/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  BUTTON0/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456     5.627 f  BUTTON0/counter_reg[10]/Q
                         net (fo=3, routed)           0.860     6.487    BUTTON0/counter_reg[10]
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.124     6.611 r  BUTTON0/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.611    BUTTON0/geqOp_carry__0_i_5_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  BUTTON0/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    BUTTON0/geqOp_carry__0_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.432 r  BUTTON0/geqOp_carry__1/CO[0]
                         net (fo=3, routed)           0.917     8.349    BUTTON0/max
    SLICE_X62Y60         LUT3 (Prop_lut3_I1_O)        0.399     8.748 r  BUTTON0/run_i_1/O
                         net (fo=1, routed)           0.545     9.293    deb_state
    SLICE_X61Y60         FDRE                                         r  run_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.503    14.874    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  run_reg/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y60         FDRE (Setup_fdre_C_R)       -0.637    14.461    run_reg
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 1.349ns (35.416%)  route 2.460ns (64.584%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.286     8.985    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y49         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 1.349ns (35.416%)  route 2.460ns (64.584%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.286     8.985    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[11]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y49         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 1.349ns (35.416%)  route 2.460ns (64.584%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.286     8.985    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[8]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y49         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 1.349ns (35.416%)  route 2.460ns (64.584%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.286     8.985    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[9]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y49         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 RGBLED0_R/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBLED2_R/pwm_state_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.937ns (22.589%)  route 3.211ns (77.411%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.617     5.168    RGBLED0_R/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  RGBLED0_R/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  RGBLED0_R/pwm_counter_reg[0]/Q
                         net (fo=8, routed)           0.719     6.344    RGBLED0_R/RGBLED3_B/pwm_counter_reg[0]
    SLICE_X63Y65         LUT3 (Prop_lut3_I1_O)        0.149     6.493 f  RGBLED0_R/pwm_counter[7]_i_2/O
                         net (fo=3, routed)           0.845     7.337    RGBLED0_R/pwm_counter[7]_i_2_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.332     7.669 r  RGBLED0_R/pwm_state_i_1/O
                         net (fo=4, routed)           1.647     9.316    RGBLED2_R/pwm_counter_reg[6]
    SLICE_X65Y55         FDRE                                         r  RGBLED2_R/pwm_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    RGBLED2_R/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  RGBLED2_R/pwm_state_reg/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y55         FDRE (Setup_fdre_C_R)       -0.429    14.686    RGBLED2_R/pwm_state_reg
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 RGBLED0_R/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBLED3_R/pwm_state_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.937ns (23.369%)  route 3.073ns (76.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.617     5.168    RGBLED0_R/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  RGBLED0_R/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  RGBLED0_R/pwm_counter_reg[0]/Q
                         net (fo=8, routed)           0.719     6.344    RGBLED0_R/RGBLED3_B/pwm_counter_reg[0]
    SLICE_X63Y65         LUT3 (Prop_lut3_I1_O)        0.149     6.493 f  RGBLED0_R/pwm_counter[7]_i_2/O
                         net (fo=3, routed)           0.845     7.337    RGBLED0_R/pwm_counter[7]_i_2_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I5_O)        0.332     7.669 r  RGBLED0_R/pwm_state_i_1/O
                         net (fo=4, routed)           1.509     9.178    RGBLED3_R/pwm_counter_reg[6]
    SLICE_X64Y54         FDRE                                         r  RGBLED3_R/pwm_state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.877    RGBLED3_R/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  RGBLED3_R/pwm_state_reg/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.591    RGBLED3_R/pwm_state_reg
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.349ns (36.751%)  route 2.322ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.147     8.847    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y48         FDRE                                         r  CLKDIV/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  CLKDIV/counter_reg[4]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y48         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.349ns (36.751%)  route 2.322ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.147     8.847    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y48         FDRE                                         r  CLKDIV/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  CLKDIV/counter_reg[5]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y48         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 CLKDIV/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.349ns (36.751%)  route 2.322ns (63.249%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.625     5.176    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     5.694 f  CLKDIV/counter_reg[19]/Q
                         net (fo=5, routed)           1.174     6.868    CLKDIV/counter_reg[19]
    SLICE_X65Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.992 r  CLKDIV/geqOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.992    CLKDIV/geqOp_carry__1_i_3_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.542 r  CLKDIV/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.543    CLKDIV/geqOp_carry__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.700 r  CLKDIV/geqOp_carry__2/CO[1]
                         net (fo=27, routed)          1.147     8.847    CLKDIV/geqOp_carry__2_n_2
    SLICE_X64Y48         FDRE                                         r  CLKDIV/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.523    14.895    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  CLKDIV/counter_reg[6]/C
                         clock pessimism              0.180    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X64Y48         FDRE (Setup_fdre_C_R)       -0.729    14.310    CLKDIV/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  5.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.803%)  route 0.139ns (27.197%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  CLKDIV/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.024    CLKDIV/counter_reg[12]_i_1__0_n_7
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.476%)  route 0.139ns (26.524%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  CLKDIV/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.037    CLKDIV/counter_reg[12]_i_1__0_n_5
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[14]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.588%)  route 0.139ns (25.412%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  CLKDIV/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.060    CLKDIV/counter_reg[12]_i_1__0_n_6
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[13]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.681%)  route 0.139ns (25.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  CLKDIV/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.062    CLKDIV/counter_reg[12]_i_1__0_n_4
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  CLKDIV/counter_reg[15]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.772%)  route 0.139ns (25.227%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.011    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  CLKDIV/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.064    CLKDIV/counter_reg[16]_i_1__0_n_7
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.353%)  route 0.139ns (24.647%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.011    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.077 r  CLKDIV/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.077    CLKDIV/counter_reg[16]_i_1__0_n_5
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.449ns (76.316%)  route 0.139ns (23.684%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.011    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.100 r  CLKDIV/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.100    CLKDIV/counter_reg[16]_i_1__0_n_6
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.451ns (76.396%)  route 0.139ns (23.604%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.011    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.102 r  CLKDIV/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.102    CLKDIV/counter_reg[16]_i_1__0_n_4
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  CLKDIV/counter_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CLKDIV/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLKDIV/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.453ns (76.476%)  route 0.139ns (23.524%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.511    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  CLKDIV/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  CLKDIV/counter_reg[10]/Q
                         net (fo=4, routed)           0.139     1.814    CLKDIV/counter_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  CLKDIV/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.971    CLKDIV/counter_reg[8]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  CLKDIV/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.011    CLKDIV/counter_reg[12]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.051 r  CLKDIV/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.051    CLKDIV/counter_reg[16]_i_1__0_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.104 r  CLKDIV/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.104    CLKDIV/counter_reg[20]_i_1_n_7
    SLICE_X64Y52         FDRE                                         r  CLKDIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.863     2.021    CLKDIV/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  CLKDIV/counter_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.910    CLKDIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 RGBLED0_R/pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBLED0_R/pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.587     1.500    RGBLED0_R/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  RGBLED0_R/pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  RGBLED0_R/pwm_counter_reg[0]/Q
                         net (fo=8, routed)           0.130     1.772    RGBLED0_R/RGBLED3_B/pwm_counter_reg[0]
    SLICE_X63Y65         LUT3 (Prop_lut3_I1_O)        0.048     1.820 r  RGBLED0_R/pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    RGBLED0_R/plusOp__0[2]
    SLICE_X63Y65         FDRE                                         r  RGBLED0_R/pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.855     2.014    RGBLED0_R/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  RGBLED0_R/pwm_counter_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.107     1.620    RGBLED0_R/pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y60    BUTTON0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y62    BUTTON0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y62    BUTTON0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    BUTTON0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    BUTTON0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    BUTTON0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63    BUTTON0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64    BUTTON0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y64    BUTTON0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    BUTTON0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    BUTTON0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    BUTTON0/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63    BUTTON0/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64    BUTTON0/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y64    BUTTON0/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67    BUTTON0/sync0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y63    BUTTON0/sync1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47    CLKDIV/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y49    CLKDIV/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67    BUTTON0/sync0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLKDIV/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLKDIV/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLKDIV/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    CLKDIV/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLKDIV/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLKDIV/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLKDIV/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y51    CLKDIV/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y52    CLKDIV/counter_reg[20]/C



