12:53:09 INFO  : Registering command handlers for Vitis TCF services
12:53:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_s\ConvolutionAccel_s.vitis\temp_xsdb_launch_script.tcl
12:53:11 INFO  : XSCT server has started successfully.
12:53:11 INFO  : Successfully done setting XSCT server connection channel  
12:53:11 INFO  : plnx-install-location is set to ''
12:53:11 INFO  : Platform repository initialization has completed.
12:53:11 INFO  : Successfully done setting workspace for the tool. 
12:53:11 INFO  : Successfully done query RDI_DATADIR 
12:54:00 INFO  : Result from executing command 'getProjects': conv_accel_hw
12:54:00 INFO  : Result from executing command 'getPlatforms': 
12:54:07 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:54:13 INFO  : (SwPlatform)  Successfully done add_library 
12:54:15 INFO  : (SwPlatform) Successfully done update_mss 
12:54:16 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:54:52 INFO  : Result from executing command 'getProjects': conv_accel_hw
12:54:52 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
12:55:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:45 INFO  : 'jtag frequency' command is executed.
12:55:45 INFO  : Context for 'APU' is selected.
12:55:45 INFO  : System reset is completed.
12:55:48 INFO  : 'after 3000' command is executed.
12:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:55:51 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
12:55:51 INFO  : Context for 'APU' is selected.
12:55:51 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:51 INFO  : Context for 'APU' is selected.
12:55:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:55:51 INFO  : 'ps7_init' command is executed.
12:55:52 INFO  : 'ps7_post_config' command is executed.
12:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:52 INFO  : 'con' command is executed.
12:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_s\ConvolutionAccel_s.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:56:04 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:56:18 INFO  : Disconnected from the channel tcfchan#3.
12:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:19 INFO  : 'jtag frequency' command is executed.
12:56:19 INFO  : Context for 'APU' is selected.
12:56:19 INFO  : System reset is completed.
12:56:22 INFO  : 'after 3000' command is executed.
12:56:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:56:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
12:56:24 INFO  : Context for 'APU' is selected.
12:56:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:24 INFO  : Context for 'APU' is selected.
12:56:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:56:25 INFO  : 'ps7_init' command is executed.
12:56:25 INFO  : 'ps7_post_config' command is executed.
12:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:25 INFO  : 'con' command is executed.
12:56:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_s\ConvolutionAccel_s.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:56:30 INFO  : Disconnected from the channel tcfchan#5.
12:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:30 INFO  : 'jtag frequency' command is executed.
12:56:30 INFO  : Context for 'APU' is selected.
12:56:30 INFO  : System reset is completed.
12:56:33 INFO  : 'after 3000' command is executed.
12:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:56:36 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
12:56:36 INFO  : Context for 'APU' is selected.
12:56:36 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:36 INFO  : Context for 'APU' is selected.
12:56:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:56:36 INFO  : 'ps7_init' command is executed.
12:56:36 INFO  : 'ps7_post_config' command is executed.
12:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:37 INFO  : 'con' command is executed.
12:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_s\ConvolutionAccel_s.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:56:46 INFO  : Disconnected from the channel tcfchan#6.
12:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:47 INFO  : 'jtag frequency' command is executed.
12:56:47 INFO  : Context for 'APU' is selected.
12:56:47 INFO  : System reset is completed.
12:56:50 INFO  : 'after 3000' command is executed.
12:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:56:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
12:56:52 INFO  : Context for 'APU' is selected.
12:56:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:52 INFO  : Context for 'APU' is selected.
12:56:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:56:53 INFO  : 'ps7_init' command is executed.
12:56:53 INFO  : 'ps7_post_config' command is executed.
12:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:53 INFO  : 'con' command is executed.
12:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_s\ConvolutionAccel_s.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:58:03 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:58:16 INFO  : Disconnected from the channel tcfchan#7.
12:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:16 INFO  : 'jtag frequency' command is executed.
12:58:16 INFO  : Context for 'APU' is selected.
12:58:16 INFO  : System reset is completed.
12:58:19 INFO  : 'after 3000' command is executed.
12:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:58:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
12:58:22 INFO  : Context for 'APU' is selected.
12:58:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:22 INFO  : Context for 'APU' is selected.
12:58:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:58:22 INFO  : 'ps7_init' command is executed.
12:58:22 INFO  : 'ps7_post_config' command is executed.
12:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:22 INFO  : 'con' command is executed.
12:58:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_s\ConvolutionAccel_s.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:59:15 INFO  : Disconnected from the channel tcfchan#9.
