#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 22 00:19:45 2019
# Process ID: 14682
# Current directory: /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex
# Command line: vivado -notrace -source /home/alex/GitHub/zynq-ip-cores/aes_1.0/src/axis_dwidth_converter_1_1/axis_dwidth_converter_1_ex.tcl
# Log file: /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/vivado.log
# Journal file: /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
source /home/alex/GitHub/zynq-ip-cores/aes_1.0/src/axis_dwidth_converter_1_1/axis_dwidth_converter_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/zynq-ip-cores'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.shs:user:zycap:1.0'. The one found in IP location '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap' will take precedence over the same IP in location /home/alex/GitHub/zynq-ip-cores/zycap
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 6227.070 ; gain = 112.238 ; free physical = 828 ; free virtual = 23090
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'proc_sys_reset_0'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/xsim/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/modelsim/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/questa/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/ies/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/vcs/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/riviera/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/axis_dwidth_converter_1/activehdl/axis_dwidth_converter_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/xsim/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/modelsim/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/questa/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/ies/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/vcs/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/riviera/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/proc_sys_reset_0/activehdl/proc_sys_reset_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/ies/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.ip_user_files/sim_scripts/clk_wiz_0/activehdl/clk_wiz_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'exdes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj exdes_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/axis_dwidth_converter_1_example_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1_example_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/axis_dwidth_converter_1_example_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1_example_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/exdes_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exdes_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/exdes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj exdes_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.srcs/sources_1/ip/proc_sys_reset_0/sim/proc_sys_reset_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc_sys_reset_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 9eb296d174324a5f8202c48258fa66ca --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot exdes_tb_behav xil_defaultlib.exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture proc_sys_reset_0_arch of entity xil_defaultlib.proc_sys_reset_0 [proc_sys_reset_0_default]
Compiling module xil_defaultlib.axis_dwidth_converter_1_example_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.axis_dwidth_converter_1_example_...
Compiling module xil_defaultlib.exdes_top
Compiling module xil_defaultlib.exdes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot exdes_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim/xsim.dir/exdes_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 00:21:25 2019...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 6304.676 ; gain = 5.004 ; free physical = 773 ; free virtual = 23059
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/axis_dwidth_converter_1_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "exdes_tb_behav -key {Behavioral:sim_1:Functional:exdes_tb} -tclbatch {exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    0.00ns: exdes_tb: Waiting for clock to lock
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 6391.195 ; gain = 95.941 ; free physical = 734 ; free virtual = 23022
run all
 1442.60ns: exdes_tb: Starting testbench
 1522.60ns: exdes_tb: Asserting reset for 16 cycles
 1602.60ns: exdes_tb: Reset complete
43175.00ns: exdes_tb: SIMULATION PASSED
43175.00ns: exdes_tb: Test Completed Successfully
$finish called at time : 43175 ns : File "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/axis_dwidth_converter_1_ex/imports/exdes_tb.v" Line 101
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6428.391 ; gain = 0.000 ; free physical = 2820 ; free virtual = 25197
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 10:09:52 2019...
