{"vcs1":{"timestamp_begin":1728737454.942055066, "rt":2.11, "ut":0.86, "st":0.26}}
{"vcselab":{"timestamp_begin":1728737457.128095199, "rt":1.32, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1728737458.513178464, "rt":0.28, "ut":0.10, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728737454.352801474}
{"VCS_COMP_START_TIME": 1728737454.352801474}
{"VCS_COMP_END_TIME": 1728737460.294084276}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332444}}
{"stitch_vcselab": {"peak_mem": 231556}}
