// Seed: 124261685
module module_0 (
    input wand id_0
);
  wire id_2, id_3;
  tri0 id_4, id_5, id_6;
  wire id_7;
  wire id_8, id_9, id_10;
  tri id_11, id_12;
  assign id_11 = 1;
  assign id_11 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wire id_6,
    input wire id_7,
    output wor id_8
);
  logic [7:0] id_10;
  assign id_6 = id_7;
  module_0 modCall_1 (id_5);
  id_11(
      .id_0(id_5)
  );
  initial id_10[~-1'b0] <= -1;
  generate
    wire id_12;
  endgenerate
  wire id_13, id_14;
  id_15(
      1'b0
  );
  wire id_16, id_17;
endmodule
