// Seed: 1869338451
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3 = (id_2);
  wire id_4, id_5, id_6, id_7;
  assign id_1 = 1'b0;
  id_8(
      1
  );
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  tri1 id_15 = 1;
  wire id_16;
  wire id_17;
  assign id_10 = id_11;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9, id_10, id_11;
  always id_11.id_2 = id_1;
  wire id_12;
  wire id_13;
  module_0(
      id_12
  );
  assign id_4 = {1{1}};
endmodule
