{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520881360330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520881360351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 15:02:39 2018 " "Processing started: Mon Mar 12 15:02:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520881360351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1520881360351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc finalprojectverilog -c finalprojectverilog " "Command: quartus_drc finalprojectverilog -c finalprojectverilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1520881360351 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "finalprojectverilog EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"finalprojectverilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1520881361238 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1520881362319 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Design Assistant" 0 -1 1520881362319 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a5 " "Atom \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1520881362350 "|project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a5"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Design Assistant" 0 -1 1520881362350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1520881363400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "finalprojectverilog.sdc " "Synopsys Design Constraints File file not found: 'finalprojectverilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1520881366015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1520881366020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1520881366025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1520881366026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1520881366034 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1520881366034 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "project.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/project.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366362 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1520881366362 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 " "Node  \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366366 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366366 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1520881366366 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 " "Node  \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|Equal0~2 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|Equal0~2\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\|result_node\[1\]~3 " "Node  \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\|result_node\[1\]~3\"" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/db/mux_0nb.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|always1~2 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|always1~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\|result_node\[0\]~5 " "Node  \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\|result_node\[0\]~5\"" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/db/mux_0nb.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\|result_node\[2\]~1 " "Node  \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\|result_node\[2\]~1\"" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/db/mux_0nb.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~8 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~8\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~4 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~4\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~2 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~2\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~10 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~10\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~6 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~6\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~12 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~12\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~0 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~0\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|out_address_reg_b\[1\] " "Node  \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|out_address_reg_b\[1\]\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/db/altsyncram_60g1.tdf" 45 19 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[4\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[5\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~14 " "Node  \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[12\]~14\"" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[3\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[3\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[7\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[7\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[8\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[6\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_NODES_INFO" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\] " "Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/vga_adapter/vga_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/buzzcut/Desktop/schoolwork/spring_2018/b58/final project/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1520881366373 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1520881366373 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1520881366373 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "52 1 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 52 information messages and 1 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1520881366385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520881366629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 15:02:46 2018 " "Processing ended: Mon Mar 12 15:02:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520881366629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520881366629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520881366629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1520881366629 ""}
