// MIR for `state::order_operations::<impl at programs\klend\src\state\order_operations.rs:29:21: 29:23>::assert_receiver_is_total_eq` before PreCodegen

fn state::order_operations::<impl at programs\klend\src\state\order_operations.rs:29:21: 29:23>::assert_receiver_is_total_eq(_1: &ConditionType) -> () {
    debug self => _1;
    let mut _0: ();

    bb0: {
        _0 = const ();
        return;
    }
}
