

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Mar 26 21:35:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        LABA1
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    5|    5|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   18|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    369|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    189|    -|
|Register         |        -|    -|     632|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|     632|    560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U4  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U5  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U6  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U7  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U8  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_16_1_1_U9  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 369|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U18  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U19  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U20  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U22  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U23  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U24  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U25  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U26  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U27  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U10   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U11   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U12   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U13   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U14   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U15   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U16   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U17   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U21   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  14|          3|    2|          6|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_address0               |  14|          3|    2|          6|
    |res_address0             |  31|          6|    4|         24|
    |res_address1             |  25|          5|    4|         20|
    |res_d0                   |  31|          6|   16|         96|
    |res_d1                   |  25|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         38|   47|        242|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln60_10_reg_799          |  16|   0|   16|          0|
    |add_ln60_11_reg_834          |  16|   0|   16|          0|
    |add_ln60_12_reg_804          |  16|   0|   16|          0|
    |add_ln60_13_reg_839          |  16|   0|   16|          0|
    |add_ln60_14_reg_809          |  16|   0|   16|          0|
    |add_ln60_15_reg_844          |  16|   0|   16|          0|
    |add_ln60_16_reg_824          |  16|   0|   16|          0|
    |add_ln60_17_reg_849          |  16|   0|   16|          0|
    |add_ln60_2_reg_750           |  16|   0|   16|          0|
    |add_ln60_5_reg_819           |  16|   0|   16|          0|
    |add_ln60_6_reg_762           |  16|   0|   16|          0|
    |add_ln60_8_reg_767           |  16|   0|   16|          0|
    |add_ln60_9_reg_829           |  16|   0|   16|          0|
    |add_ln60_reg_745             |  16|   0|   16|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |mul_ln60_15_reg_740          |  16|   0|   16|          0|
    |mul_ln60_3_reg_612           |  16|   0|   16|          0|
    |mul_ln60_6_reg_662           |  16|   0|   16|          0|
    |mul_ln60_9_reg_685           |  16|   0|   16|          0|
    |mul_ln60_reg_577             |  16|   0|   16|          0|
    |sext_ln60_10_reg_728         |  16|   0|   16|          0|
    |sext_ln60_11_reg_672         |  16|   0|   16|          0|
    |sext_ln60_12_reg_679         |  16|   0|   16|          0|
    |sext_ln60_14_reg_644         |  16|   0|   16|          0|
    |sext_ln60_15_reg_772         |  16|   0|   16|          0|
    |sext_ln60_16_reg_782         |  16|   0|   16|          0|
    |sext_ln60_17_reg_700         |  16|   0|   16|          0|
    |sext_ln60_1_reg_571          |  16|   0|   16|          0|
    |sext_ln60_3_reg_714          |  16|   0|   16|          0|
    |sext_ln60_4_reg_592          |  16|   0|   16|          0|
    |sext_ln60_5_reg_599          |  16|   0|   16|          0|
    |sext_ln60_6_reg_606          |  16|   0|   16|          0|
    |sext_ln60_7_reg_721          |  16|   0|   16|          0|
    |sext_ln60_8_reg_622          |  16|   0|   16|          0|
    |sext_ln60_9_reg_656          |  16|   0|   16|          0|
    |sext_ln60_reg_566            |  16|   0|   16|          0|
    |tmp_10_reg_695               |   8|   0|    8|          0|
    |tmp_2_reg_582                |   8|   0|    8|          0|
    |tmp_3_reg_587                |   8|   0|    8|          0|
    |tmp_6_reg_639                |   8|   0|    8|          0|
    |tmp_7_reg_617                |   8|   0|    8|          0|
    |tmp_s_reg_667                |   8|   0|    8|          0|
    |trunc_ln60_4_reg_634         |   8|   0|    8|          0|
    |trunc_ln60_5_reg_690         |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 632|   0|  632|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0         |  out|    2|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_q0               |   in|   24|   ap_memory|             a|         array|
|a_address1         |  out|    2|   ap_memory|             a|         array|
|a_ce1              |  out|    1|   ap_memory|             a|         array|
|a_q1               |   in|   24|   ap_memory|             a|         array|
|b_address0         |  out|    2|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|   24|   ap_memory|             b|         array|
|b_address1         |  out|    2|   ap_memory|             b|         array|
|b_ce1              |  out|    1|   ap_memory|             b|         array|
|b_q1               |   in|   24|   ap_memory|             b|         array|
|res_address0       |  out|    4|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   16|   ap_memory|           res|         array|
|res_address1       |  out|    4|   ap_memory|           res|         array|
|res_ce1            |  out|    1|   ap_memory|           res|         array|
|res_we1            |  out|    1|   ap_memory|           res|         array|
|res_d1             |  out|   16|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 12 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%a_load = load i2 %a_addr" [matrixmul.cpp:60]   --->   Operation 13 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i24 %b, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 14 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%b_load = load i2 %b_addr" [matrixmul.cpp:60]   --->   Operation 15 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i24 %b, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 16 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%b_load_1 = load i2 %b_addr_1" [matrixmul.cpp:60]   --->   Operation 17 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i24 %a, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 18 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%a_load_1 = load i2 %a_addr_1" [matrixmul.cpp:60]   --->   Operation 19 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%a_load = load i2 %a_addr" [matrixmul.cpp:60]   --->   Operation 20 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %a_load" [matrixmul.cpp:60]   --->   Operation 21 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%b_load = load i2 %b_addr" [matrixmul.cpp:60]   --->   Operation 22 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i24 %b_load" [matrixmul.cpp:60]   --->   Operation 23 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60" [matrixmul.cpp:60]   --->   Operation 24 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %trunc_ln60_1" [matrixmul.cpp:60]   --->   Operation 25 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (4.17ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, i16 %sext_ln60" [matrixmul.cpp:60]   --->   Operation 26 'mul' 'mul_ln60' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [matrixmul.cpp:60]   --->   Operation 27 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load, i32 8, i32 15" [matrixmul.cpp:60]   --->   Operation 28 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [matrixmul.cpp:60]   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load, i32 16, i32 23" [matrixmul.cpp:60]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_4" [matrixmul.cpp:60]   --->   Operation 31 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_5" [matrixmul.cpp:60]   --->   Operation 32 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 33 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%b_load_1 = load i2 %b_addr_1" [matrixmul.cpp:60]   --->   Operation 34 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i24 %b_load_1" [matrixmul.cpp:60]   --->   Operation 35 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %trunc_ln60_2" [matrixmul.cpp:60]   --->   Operation 36 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (4.17ns)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_6, i16 %sext_ln60" [matrixmul.cpp:60]   --->   Operation 37 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load_1, i32 8, i32 15" [matrixmul.cpp:60]   --->   Operation 38 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load_1, i32 16, i32 23" [matrixmul.cpp:60]   --->   Operation 39 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %tmp_8" [matrixmul.cpp:60]   --->   Operation 40 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 41 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i24 %b, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 42 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%b_load_2 = load i2 %b_addr_2" [matrixmul.cpp:60]   --->   Operation 43 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%a_load_1 = load i2 %a_addr_1" [matrixmul.cpp:60]   --->   Operation 44 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i24 %a_load_1" [matrixmul.cpp:60]   --->   Operation 45 'trunc' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 8, i32 15" [matrixmul.cpp:60]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 16, i32 23" [matrixmul.cpp:60]   --->   Operation 47 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i8 %tmp_9" [matrixmul.cpp:60]   --->   Operation 48 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 49 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 50 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i24 %a, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 51 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%a_load_2 = load i2 %a_addr_2" [matrixmul.cpp:60]   --->   Operation 52 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 6.49>
ST_3 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 53 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 54 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%b_load_2 = load i2 %b_addr_2" [matrixmul.cpp:60]   --->   Operation 55 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = trunc i24 %b_load_2" [matrixmul.cpp:60]   --->   Operation 56 'trunc' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i8 %trunc_ln60_3" [matrixmul.cpp:60]   --->   Operation 57 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.17ns)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_9, i16 %sext_ln60" [matrixmul.cpp:60]   --->   Operation 58 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load_2, i32 8, i32 15" [matrixmul.cpp:60]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %b_load_2, i32 16, i32 23" [matrixmul.cpp:60]   --->   Operation 60 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i8 %tmp_1" [matrixmul.cpp:60]   --->   Operation 61 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i8 %trunc_ln60_4" [matrixmul.cpp:60]   --->   Operation 63 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (4.17ns)   --->   "%mul_ln60_9 = mul i16 %sext_ln60_12, i16 %sext_ln60_1" [matrixmul.cpp:60]   --->   Operation 64 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 65 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 66 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [matrixmul.cpp:60]   --->   Operation 67 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%a_load_2 = load i2 %a_addr_2" [matrixmul.cpp:60]   --->   Operation 68 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = trunc i24 %a_load_2" [matrixmul.cpp:60]   --->   Operation 69 'trunc' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_2, i32 8, i32 15" [matrixmul.cpp:60]   --->   Operation 70 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_2, i32 16, i32 23" [matrixmul.cpp:60]   --->   Operation 71 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %tmp_11" [matrixmul.cpp:60]   --->   Operation 72 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 73 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 74 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_2" [matrixmul.cpp:60]   --->   Operation 75 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %tmp_3" [matrixmul.cpp:60]   --->   Operation 76 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 77 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 78 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 79 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %tmp_7" [matrixmul.cpp:60]   --->   Operation 80 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 81 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 82 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_3, i16 %mul_ln60_5" [matrixmul.cpp:60]   --->   Operation 83 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i8 %tmp_s" [matrixmul.cpp:60]   --->   Operation 84 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 85 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 86 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 87 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_9, i16 %mul_ln60_11" [matrixmul.cpp:60]   --->   Operation 88 'add' 'add_ln60_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (4.17ns)   --->   "%mul_ln60_12 = mul i16 %sext_ln60_12, i16 %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 89 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_12, i16 %mul_ln60_14" [matrixmul.cpp:60]   --->   Operation 91 'add' 'add_ln60_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (4.17ns)   --->   "%mul_ln60_15 = mul i16 %sext_ln60_12, i16 %sext_ln60_9" [matrixmul.cpp:60]   --->   Operation 92 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [matrixmul.cpp:60]   --->   Operation 93 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 94 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 95 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [matrixmul.cpp:60]   --->   Operation 96 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 97 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 98 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 99 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_3, i16 %mul_ln60_5" [matrixmul.cpp:60]   --->   Operation 100 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 101 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 102 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_6, i16 %mul_ln60_8" [matrixmul.cpp:60]   --->   Operation 103 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i8 %tmp_6" [matrixmul.cpp:60]   --->   Operation 104 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 105 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_9, i16 %mul_ln60_11" [matrixmul.cpp:60]   --->   Operation 106 'add' 'add_ln60_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 107 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_12, i16 %mul_ln60_14" [matrixmul.cpp:60]   --->   Operation 108 'add' 'add_ln60_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 109 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [matrixmul.cpp:60]   --->   Operation 110 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_15, i16 %mul_ln60_17" [matrixmul.cpp:60]   --->   Operation 111 'add' 'add_ln60_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i8 %trunc_ln60_5" [matrixmul.cpp:60]   --->   Operation 112 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (4.17ns)   --->   "%mul_ln60_18 = mul i16 %sext_ln60_15, i16 %sext_ln60_1" [matrixmul.cpp:60]   --->   Operation 113 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i8 %tmp_10" [matrixmul.cpp:60]   --->   Operation 114 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 115 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [matrixmul.cpp:60]   --->   Operation 116 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_18, i16 %mul_ln60_20" [matrixmul.cpp:60]   --->   Operation 117 'add' 'add_ln60_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (4.17ns)   --->   "%mul_ln60_21 = mul i16 %sext_ln60_15, i16 %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 118 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 119 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_21, i16 %mul_ln60_23" [matrixmul.cpp:60]   --->   Operation 120 'add' 'add_ln60_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [matrixmul.cpp:60]   --->   Operation 121 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 122 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 122 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 123 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 124 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %add_ln60_2, i16 %mul_ln60_4" [matrixmul.cpp:60]   --->   Operation 125 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 126 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_6, i16 %mul_ln60_8" [matrixmul.cpp:60]   --->   Operation 127 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %add_ln60_4, i16 %mul_ln60_7" [matrixmul.cpp:60]   --->   Operation 128 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 129 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 129 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 130 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 131 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_15, i16 %mul_ln60_17" [matrixmul.cpp:60]   --->   Operation 132 'add' 'add_ln60_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 133 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_18, i16 %mul_ln60_20" [matrixmul.cpp:60]   --->   Operation 134 'add' 'add_ln60_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 135 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_21, i16 %mul_ln60_23" [matrixmul.cpp:60]   --->   Operation 136 'add' 'add_ln60_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (4.17ns)   --->   "%mul_ln60_24 = mul i16 %sext_ln60_15, i16 %sext_ln60_9" [matrixmul.cpp:60]   --->   Operation 137 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 138 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [matrixmul.cpp:60]   --->   Operation 139 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_24, i16 %mul_ln60_26" [matrixmul.cpp:60]   --->   Operation 140 'add' 'add_ln60_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 141 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 142 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 143 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [matrixmul.cpp:60]   --->   Operation 144 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 145 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %add_ln60_2, i16 %mul_ln60_4" [matrixmul.cpp:60]   --->   Operation 145 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_3, i4 %res_addr_1" [matrixmul.cpp:60]   --->   Operation 146 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 147 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %add_ln60_4, i16 %mul_ln60_7" [matrixmul.cpp:60]   --->   Operation 147 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 148 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %add_ln60_6, i16 %mul_ln60_10" [matrixmul.cpp:60]   --->   Operation 149 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 150 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %add_ln60_8, i16 %mul_ln60_13" [matrixmul.cpp:60]   --->   Operation 151 'add' 'add_ln60_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 152 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %add_ln60_10, i16 %mul_ln60_16" [matrixmul.cpp:60]   --->   Operation 153 'add' 'add_ln60_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [matrixmul.cpp:60]   --->   Operation 154 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %add_ln60_12, i16 %mul_ln60_19" [matrixmul.cpp:60]   --->   Operation 155 'add' 'add_ln60_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 156 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 156 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 157 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_24, i16 %mul_ln60_26" [matrixmul.cpp:60]   --->   Operation 158 'add' 'add_ln60_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 159 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr i16 %res, i64 0, i64 3" [matrixmul.cpp:60]   --->   Operation 160 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_5, i4 %res_addr_2" [matrixmul.cpp:60]   --->   Operation 161 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 162 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %add_ln60_6, i16 %mul_ln60_10" [matrixmul.cpp:60]   --->   Operation 162 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_7, i4 %res_addr_3" [matrixmul.cpp:60]   --->   Operation 163 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %add_ln60_8, i16 %mul_ln60_13" [matrixmul.cpp:60]   --->   Operation 164 'add' 'add_ln60_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %add_ln60_10, i16 %mul_ln60_16" [matrixmul.cpp:60]   --->   Operation 165 'add' 'add_ln60_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %add_ln60_12, i16 %mul_ln60_19" [matrixmul.cpp:60]   --->   Operation 166 'add' 'add_ln60_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [matrixmul.cpp:60]   --->   Operation 167 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %add_ln60_14, i16 %mul_ln60_22" [matrixmul.cpp:60]   --->   Operation 168 'add' 'add_ln60_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 169 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 169 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %add_ln60_16, i16 %mul_ln60_25" [matrixmul.cpp:60]   --->   Operation 170 'add' 'add_ln60_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr i16 %res, i64 0, i64 4" [matrixmul.cpp:60]   --->   Operation 171 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr i16 %res, i64 0, i64 5" [matrixmul.cpp:60]   --->   Operation 172 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_9, i4 %res_addr_4" [matrixmul.cpp:60]   --->   Operation 173 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_11, i4 %res_addr_5" [matrixmul.cpp:60]   --->   Operation 174 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %add_ln60_14, i16 %mul_ln60_22" [matrixmul.cpp:60]   --->   Operation 175 'add' 'add_ln60_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %add_ln60_16, i16 %mul_ln60_25" [matrixmul.cpp:60]   --->   Operation 176 'add' 'add_ln60_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr i16 %res, i64 0, i64 6" [matrixmul.cpp:60]   --->   Operation 177 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr i16 %res, i64 0, i64 7" [matrixmul.cpp:60]   --->   Operation 178 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_13, i4 %res_addr_6" [matrixmul.cpp:60]   --->   Operation 179 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_15, i4 %res_addr_7" [matrixmul.cpp:60]   --->   Operation 180 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr i16 %res, i64 0, i64 8" [matrixmul.cpp:60]   --->   Operation 181 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 183 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %b"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_17, i4 %res_addr_8" [matrixmul.cpp:60]   --->   Operation 190 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [matrixmul.cpp:65]   --->   Operation 191 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr            (getelementptr) [ 001000000000]
b_addr            (getelementptr) [ 001000000000]
b_addr_1          (getelementptr) [ 001000000000]
a_addr_1          (getelementptr) [ 001000000000]
a_load            (load         ) [ 000000000000]
trunc_ln60        (trunc        ) [ 000000000000]
b_load            (load         ) [ 000000000000]
trunc_ln60_1      (trunc        ) [ 000000000000]
sext_ln60         (sext         ) [ 000100000000]
sext_ln60_1       (sext         ) [ 000111000000]
mul_ln60          (mul          ) [ 000111000000]
tmp_2             (partselect   ) [ 000110000000]
tmp_3             (partselect   ) [ 000110000000]
tmp_4             (partselect   ) [ 000000000000]
tmp_5             (partselect   ) [ 000000000000]
sext_ln60_4       (sext         ) [ 000111000000]
sext_ln60_5       (sext         ) [ 000111000000]
b_load_1          (load         ) [ 000000000000]
trunc_ln60_2      (trunc        ) [ 000000000000]
sext_ln60_6       (sext         ) [ 000111000000]
mul_ln60_3        (mul          ) [ 000111000000]
tmp_7             (partselect   ) [ 000110000000]
tmp_8             (partselect   ) [ 000000000000]
sext_ln60_8       (sext         ) [ 000111000000]
b_addr_2          (getelementptr) [ 000100000000]
a_load_1          (load         ) [ 000000000000]
trunc_ln60_4      (trunc        ) [ 000100000000]
tmp_6             (partselect   ) [ 000111000000]
tmp_9             (partselect   ) [ 000000000000]
sext_ln60_14      (sext         ) [ 000111000000]
a_addr_2          (getelementptr) [ 000100000000]
b_load_2          (load         ) [ 000000000000]
trunc_ln60_3      (trunc        ) [ 000000000000]
sext_ln60_9       (sext         ) [ 010011100000]
mul_ln60_6        (mul          ) [ 010011100000]
tmp_s             (partselect   ) [ 000010000000]
tmp_1             (partselect   ) [ 000000000000]
sext_ln60_11      (sext         ) [ 010011100000]
sext_ln60_12      (sext         ) [ 000010000000]
mul_ln60_9        (mul          ) [ 000011000000]
a_load_2          (load         ) [ 000000000000]
trunc_ln60_5      (trunc        ) [ 000011000000]
tmp_10            (partselect   ) [ 000011000000]
tmp_11            (partselect   ) [ 000000000000]
sext_ln60_17      (sext         ) [ 010011100000]
sext_ln60_2       (sext         ) [ 010001100000]
sext_ln60_3       (sext         ) [ 011001110000]
mul_ln60_2        (mul          ) [ 000001000000]
sext_ln60_7       (sext         ) [ 011101111000]
mul_ln60_5        (mul          ) [ 000001000000]
sext_ln60_10      (sext         ) [ 011101111000]
mul_ln60_11       (mul          ) [ 000001000000]
mul_ln60_12       (mul          ) [ 000001000000]
mul_ln60_14       (mul          ) [ 000001000000]
mul_ln60_15       (mul          ) [ 010001100000]
add_ln60          (add          ) [ 011000110000]
add_ln60_2        (add          ) [ 011000110000]
mul_ln60_8        (mul          ) [ 010000100000]
sext_ln60_13      (sext         ) [ 011000110000]
add_ln60_6        (add          ) [ 011100111000]
add_ln60_8        (add          ) [ 011100111000]
mul_ln60_17       (mul          ) [ 010000100000]
sext_ln60_15      (sext         ) [ 010000100000]
mul_ln60_18       (mul          ) [ 010000100000]
sext_ln60_16      (sext         ) [ 011100111000]
mul_ln60_20       (mul          ) [ 010000100000]
mul_ln60_21       (mul          ) [ 010000100000]
mul_ln60_23       (mul          ) [ 010000100000]
mul_ln60_1        (mul          ) [ 001000010000]
mul_ln60_4        (mul          ) [ 001000010000]
mul_ln60_7        (mul          ) [ 001000010000]
add_ln60_4        (add          ) [ 001000010000]
add_ln60_10       (add          ) [ 001100011000]
add_ln60_12       (add          ) [ 001100011000]
add_ln60_14       (add          ) [ 001110011100]
mul_ln60_24       (mul          ) [ 001000010000]
mul_ln60_26       (mul          ) [ 001000010000]
res_addr          (getelementptr) [ 000000000000]
res_addr_1        (getelementptr) [ 000000000000]
add_ln60_1        (add          ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_3        (add          ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_5        (add          ) [ 000100001000]
mul_ln60_10       (mul          ) [ 000100001000]
mul_ln60_13       (mul          ) [ 000100001000]
mul_ln60_16       (mul          ) [ 000100001000]
mul_ln60_19       (mul          ) [ 000100001000]
add_ln60_16       (add          ) [ 000110001100]
res_addr_2        (getelementptr) [ 000000000000]
res_addr_3        (getelementptr) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_7        (add          ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_9        (add          ) [ 000010000100]
add_ln60_11       (add          ) [ 000010000100]
add_ln60_13       (add          ) [ 000011000110]
mul_ln60_22       (mul          ) [ 000010000100]
mul_ln60_25       (mul          ) [ 000010000100]
res_addr_4        (getelementptr) [ 000000000000]
res_addr_5        (getelementptr) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_15       (add          ) [ 000001000010]
add_ln60_17       (add          ) [ 010001000011]
res_addr_6        (getelementptr) [ 000000000000]
res_addr_7        (getelementptr) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
res_addr_8        (getelementptr) [ 000000000000]
specpipeline_ln0  (specpipeline ) [ 000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
ret_ln65          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="a_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="24" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="65" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="66" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="67" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="24" slack="0"/>
<pin id="68" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 a_load_2/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="24" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="24" slack="0"/>
<pin id="86" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/1 b_load_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="a_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="a_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="res_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="res_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="4" slack="0"/>
<pin id="146" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="148" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/7 store_ln60/7 store_ln60/8 store_ln60/8 store_ln60/9 store_ln60/9 store_ln60/10 store_ln60/10 store_ln60/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="res_addr_2_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="res_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="res_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="res_addr_5_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="res_addr_6_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="res_addr_7_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="res_addr_8_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="5" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 tmp_s/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="24" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 tmp_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="24" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 tmp_10/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln60_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln60_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln60_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln60_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln60_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="24" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="5" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln60_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln60_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln60_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln60_6_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_6/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mul_ln60_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_3/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln60_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_8/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln60_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_4/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln60_14_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_14/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln60_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="24" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_3/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln60_9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_9/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mul_ln60_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_6/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln60_11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_11/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln60_12_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_12/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mul_ln60_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="1"/>
<pin id="373" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_9/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln60_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="24" slack="0"/>
<pin id="377" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_5/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln60_17_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_17/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln60_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="2"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln60_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="2"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sext_ln60_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="2"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_7/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln60_10_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_10/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln60_12_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="0" index="1" bw="8" slack="2"/>
<pin id="398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_12/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln60_15_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="0" index="1" bw="8" slack="1"/>
<pin id="402" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_15/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln60_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="3"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_13/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln60_15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_15/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="mul_ln60_18_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="3"/>
<pin id="412" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_18/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln60_16_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_16/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul_ln60_21_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="3"/>
<pin id="420" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_21/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln60_24_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="0" index="1" bw="8" slack="3"/>
<pin id="425" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_24/6 "/>
</bind>
</comp>

<comp id="426" class="1007" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="433" class="1007" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_5/2 add_ln60_2/4 "/>
</bind>
</comp>

<comp id="440" class="1007" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_11/2 add_ln60_6/4 "/>
</bind>
</comp>

<comp id="447" class="1007" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="0" index="2" bw="16" slack="0"/>
<pin id="451" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_14/2 add_ln60_8/4 "/>
</bind>
</comp>

<comp id="455" class="1007" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="1"/>
<pin id="458" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_8/3 add_ln60_4/5 "/>
</bind>
</comp>

<comp id="461" class="1007" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_17/3 add_ln60_10/5 "/>
</bind>
</comp>

<comp id="467" class="1007" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="1"/>
<pin id="470" dir="0" index="2" bw="16" slack="0"/>
<pin id="471" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_20/3 add_ln60_12/5 "/>
</bind>
</comp>

<comp id="474" class="1007" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="1"/>
<pin id="477" dir="0" index="2" bw="16" slack="0"/>
<pin id="478" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_23/3 add_ln60_14/5 "/>
</bind>
</comp>

<comp id="481" class="1007" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/4 add_ln60_1/6 "/>
</bind>
</comp>

<comp id="489" class="1007" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="493" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_4/4 add_ln60_3/6 "/>
</bind>
</comp>

<comp id="497" class="1007" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="0" index="2" bw="16" slack="0"/>
<pin id="501" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_7/4 add_ln60_5/6 "/>
</bind>
</comp>

<comp id="505" class="1007" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="1"/>
<pin id="507" dir="0" index="1" bw="8" slack="1"/>
<pin id="508" dir="0" index="2" bw="16" slack="0"/>
<pin id="509" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_26/4 add_ln60_16/6 "/>
</bind>
</comp>

<comp id="511" class="1007" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="1"/>
<pin id="514" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="515" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_10/5 add_ln60_7/7 "/>
</bind>
</comp>

<comp id="518" class="1007" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="1"/>
<pin id="521" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_13/5 add_ln60_9/7 "/>
</bind>
</comp>

<comp id="524" class="1007" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="1"/>
<pin id="527" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_16/5 add_ln60_11/7 "/>
</bind>
</comp>

<comp id="530" class="1007" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="1"/>
<pin id="533" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_19/5 add_ln60_13/7 "/>
</bind>
</comp>

<comp id="536" class="1007" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="0" index="1" bw="8" slack="2"/>
<pin id="539" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_22/6 add_ln60_15/8 "/>
</bind>
</comp>

<comp id="541" class="1007" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="0" index="1" bw="8" slack="2"/>
<pin id="544" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="545" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_25/6 add_ln60_17/8 "/>
</bind>
</comp>

<comp id="546" class="1005" name="a_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="1"/>
<pin id="548" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="b_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="1"/>
<pin id="553" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="b_addr_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="1"/>
<pin id="558" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="a_addr_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="1"/>
<pin id="563" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="sext_ln60_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sext_ln60_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="mul_ln60_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="2"/>
<pin id="579" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="2"/>
<pin id="584" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="2"/>
<pin id="589" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sext_ln60_4_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="1"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="599" class="1005" name="sext_ln60_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="606" class="1005" name="sext_ln60_6_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="2"/>
<pin id="608" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="mul_ln60_3_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="2"/>
<pin id="614" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln60_3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_7_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="2"/>
<pin id="619" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sext_ln60_8_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="1"/>
<pin id="624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_8 "/>
</bind>
</comp>

<comp id="629" class="1005" name="b_addr_2_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="1"/>
<pin id="631" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln60_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_6_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="3"/>
<pin id="641" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="644" class="1005" name="sext_ln60_14_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_14 "/>
</bind>
</comp>

<comp id="651" class="1005" name="a_addr_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="1"/>
<pin id="653" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="656" class="1005" name="sext_ln60_9_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_9 "/>
</bind>
</comp>

<comp id="662" class="1005" name="mul_ln60_6_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="2"/>
<pin id="664" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln60_6 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_s_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="672" class="1005" name="sext_ln60_11_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_11 "/>
</bind>
</comp>

<comp id="679" class="1005" name="sext_ln60_12_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_12 "/>
</bind>
</comp>

<comp id="685" class="1005" name="mul_ln60_9_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_9 "/>
</bind>
</comp>

<comp id="690" class="1005" name="trunc_ln60_5_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="2"/>
<pin id="692" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60_5 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_10_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="2"/>
<pin id="697" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="700" class="1005" name="sext_ln60_17_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_17 "/>
</bind>
</comp>

<comp id="707" class="1005" name="sext_ln60_2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="1"/>
<pin id="709" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="sext_ln60_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="sext_ln60_7_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="1"/>
<pin id="723" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_7 "/>
</bind>
</comp>

<comp id="728" class="1005" name="sext_ln60_10_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="1"/>
<pin id="730" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_10 "/>
</bind>
</comp>

<comp id="735" class="1005" name="mul_ln60_12_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_12 "/>
</bind>
</comp>

<comp id="740" class="1005" name="mul_ln60_15_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_15 "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln60_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="1"/>
<pin id="747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln60_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="1"/>
<pin id="752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sext_ln60_13_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_13 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln60_6_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="2"/>
<pin id="764" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_6 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln60_8_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="2"/>
<pin id="769" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_8 "/>
</bind>
</comp>

<comp id="772" class="1005" name="sext_ln60_15_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_15 "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul_ln60_18_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_18 "/>
</bind>
</comp>

<comp id="782" class="1005" name="sext_ln60_16_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_16 "/>
</bind>
</comp>

<comp id="789" class="1005" name="mul_ln60_21_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_21 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln60_4_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_4 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln60_10_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_10 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln60_12_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_12 "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln60_14_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="2"/>
<pin id="811" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_14 "/>
</bind>
</comp>

<comp id="814" class="1005" name="mul_ln60_24_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_24 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln60_5_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_5 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln60_16_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_16 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln60_9_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="1"/>
<pin id="831" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_9 "/>
</bind>
</comp>

<comp id="834" class="1005" name="add_ln60_11_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_11 "/>
</bind>
</comp>

<comp id="839" class="1005" name="add_ln60_13_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="2"/>
<pin id="841" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_13 "/>
</bind>
</comp>

<comp id="844" class="1005" name="add_ln60_15_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="1"/>
<pin id="846" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_15 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln60_17_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="2"/>
<pin id="851" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="69"><net_src comp="52" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="87"><net_src comp="70" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="88" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="149"><net_src comp="124" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="150"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="168"><net_src comp="159" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="169" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="186"><net_src comp="177" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="204"><net_src comp="195" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="78" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="78" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="60" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="60" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="60" pin="7"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="78" pin="7"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="254" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="258" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="60" pin="7"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="78" pin="7"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="60" pin="7"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="78" pin="7"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="296" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="306" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="78" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="262" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="224" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="60" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="244" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="78" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="224" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="60" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="244" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="406" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="431"><net_src comp="320" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="316" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="338" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="316" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="346" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="320" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="346" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="338" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="395" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="363" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="363" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="379" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="409" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="379" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="417" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="386" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="383" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="481" pin="3"/><net_sink comp="140" pin=4"/></net>

<net id="494"><net_src comp="389" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="383" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="489" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="502"><net_src comp="392" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="383" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="455" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="422" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="403" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="511" pin="3"/><net_sink comp="140" pin=4"/></net>

<net id="523"><net_src comp="403" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="403" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="414" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="549"><net_src comp="52" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="554"><net_src comp="70" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="559"><net_src comp="88" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="564"><net_src comp="97" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="569"><net_src comp="262" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="574"><net_src comp="266" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="580"><net_src comp="270" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="585"><net_src comp="276" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="590"><net_src comp="286" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="595"><net_src comp="316" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="602"><net_src comp="320" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="609"><net_src comp="328" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="615"><net_src comp="332" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="620"><net_src comp="214" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="625"><net_src comp="338" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="632"><net_src comp="106" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="637"><net_src comp="342" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="642"><net_src comp="234" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="647"><net_src comp="346" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="654"><net_src comp="115" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="659"><net_src comp="354" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="665"><net_src comp="358" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="670"><net_src comp="214" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="675"><net_src comp="363" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="682"><net_src comp="367" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="688"><net_src comp="370" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="693"><net_src comp="375" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="698"><net_src comp="234" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="703"><net_src comp="379" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="710"><net_src comp="383" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="717"><net_src comp="386" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="724"><net_src comp="389" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="731"><net_src comp="392" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="738"><net_src comp="395" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="743"><net_src comp="399" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="748"><net_src comp="426" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="753"><net_src comp="433" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="758"><net_src comp="403" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="765"><net_src comp="440" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="770"><net_src comp="447" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="775"><net_src comp="406" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="780"><net_src comp="409" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="785"><net_src comp="414" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="792"><net_src comp="417" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="797"><net_src comp="455" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="802"><net_src comp="461" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="807"><net_src comp="467" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="812"><net_src comp="474" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="817"><net_src comp="422" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="822"><net_src comp="497" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="827"><net_src comp="505" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="832"><net_src comp="518" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="837"><net_src comp="524" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="842"><net_src comp="530" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="847"><net_src comp="536" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="852"><net_src comp="541" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 8 9 10 11 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
		b_load_1 : 1
		a_load_1 : 1
	State 2
		trunc_ln60 : 1
		trunc_ln60_1 : 1
		sext_ln60 : 2
		sext_ln60_1 : 2
		mul_ln60 : 3
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		sext_ln60_4 : 2
		sext_ln60_5 : 2
		mul_ln60_2 : 3
		trunc_ln60_2 : 1
		sext_ln60_6 : 2
		mul_ln60_3 : 3
		tmp_7 : 1
		tmp_8 : 1
		sext_ln60_8 : 2
		mul_ln60_5 : 3
		b_load_2 : 1
		trunc_ln60_4 : 1
		tmp_6 : 1
		tmp_9 : 1
		sext_ln60_14 : 2
		mul_ln60_11 : 3
		mul_ln60_14 : 3
		a_load_2 : 1
	State 3
		trunc_ln60_3 : 1
		sext_ln60_9 : 2
		mul_ln60_6 : 3
		tmp_s : 1
		tmp_1 : 1
		sext_ln60_11 : 2
		mul_ln60_8 : 3
		mul_ln60_9 : 1
		mul_ln60_17 : 3
		trunc_ln60_5 : 1
		tmp_10 : 1
		tmp_11 : 1
		sext_ln60_17 : 2
		mul_ln60_20 : 3
		mul_ln60_23 : 3
	State 4
		mul_ln60_1 : 1
		add_ln60 : 1
		mul_ln60_4 : 1
		add_ln60_2 : 1
		mul_ln60_7 : 1
		add_ln60_6 : 1
		add_ln60_8 : 1
	State 5
		add_ln60_4 : 1
		mul_ln60_10 : 1
		mul_ln60_13 : 1
		mul_ln60_16 : 1
		add_ln60_10 : 1
		mul_ln60_18 : 1
		mul_ln60_19 : 1
		add_ln60_12 : 2
		mul_ln60_21 : 1
		add_ln60_14 : 2
	State 6
		add_ln60_1 : 1
		add_ln60_3 : 1
		add_ln60_5 : 1
		add_ln60_16 : 1
	State 7
		store_ln60 : 1
		store_ln60 : 1
		add_ln60_7 : 1
		add_ln60_9 : 1
		add_ln60_11 : 1
		add_ln60_13 : 1
	State 8
		store_ln60 : 1
		store_ln60 : 1
		add_ln60_15 : 1
		add_ln60_17 : 1
	State 9
		store_ln60 : 1
		store_ln60 : 1
	State 10
		store_ln60 : 1
		store_ln60 : 1
	State 11
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln60_fu_270   |    0    |    0    |    41   |
|          |  mul_ln60_3_fu_332  |    0    |    0    |    41   |
|          |  mul_ln60_6_fu_358  |    0    |    0    |    41   |
|          |  mul_ln60_9_fu_370  |    0    |    0    |    41   |
|    mul   |  mul_ln60_12_fu_395 |    0    |    0    |    41   |
|          |  mul_ln60_15_fu_399 |    0    |    0    |    41   |
|          |  mul_ln60_18_fu_409 |    0    |    0    |    41   |
|          |  mul_ln60_21_fu_417 |    0    |    0    |    41   |
|          |  mul_ln60_24_fu_422 |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_426     |    1    |    0    |    0    |
|          |      grp_fu_433     |    1    |    0    |    0    |
|          |      grp_fu_440     |    1    |    0    |    0    |
|          |      grp_fu_447     |    1    |    0    |    0    |
|          |      grp_fu_455     |    1    |    0    |    0    |
|          |      grp_fu_461     |    1    |    0    |    0    |
|          |      grp_fu_467     |    1    |    0    |    0    |
|          |      grp_fu_474     |    1    |    0    |    0    |
|  muladd  |      grp_fu_481     |    1    |    0    |    0    |
|          |      grp_fu_489     |    1    |    0    |    0    |
|          |      grp_fu_497     |    1    |    0    |    0    |
|          |      grp_fu_505     |    1    |    0    |    0    |
|          |      grp_fu_511     |    1    |    0    |    0    |
|          |      grp_fu_518     |    1    |    0    |    0    |
|          |      grp_fu_524     |    1    |    0    |    0    |
|          |      grp_fu_530     |    1    |    0    |    0    |
|          |      grp_fu_536     |    1    |    0    |    0    |
|          |      grp_fu_541     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_214     |    0    |    0    |    0    |
|          |      grp_fu_224     |    0    |    0    |    0    |
|          |      grp_fu_234     |    0    |    0    |    0    |
|partselect|      grp_fu_244     |    0    |    0    |    0    |
|          |     tmp_2_fu_276    |    0    |    0    |    0    |
|          |     tmp_3_fu_286    |    0    |    0    |    0    |
|          |     tmp_4_fu_296    |    0    |    0    |    0    |
|          |     tmp_5_fu_306    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln60_fu_254  |    0    |    0    |    0    |
|          | trunc_ln60_1_fu_258 |    0    |    0    |    0    |
|   trunc  | trunc_ln60_2_fu_324 |    0    |    0    |    0    |
|          | trunc_ln60_4_fu_342 |    0    |    0    |    0    |
|          | trunc_ln60_3_fu_350 |    0    |    0    |    0    |
|          | trunc_ln60_5_fu_375 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln60_fu_262  |    0    |    0    |    0    |
|          |  sext_ln60_1_fu_266 |    0    |    0    |    0    |
|          |  sext_ln60_4_fu_316 |    0    |    0    |    0    |
|          |  sext_ln60_5_fu_320 |    0    |    0    |    0    |
|          |  sext_ln60_6_fu_328 |    0    |    0    |    0    |
|          |  sext_ln60_8_fu_338 |    0    |    0    |    0    |
|          | sext_ln60_14_fu_346 |    0    |    0    |    0    |
|          |  sext_ln60_9_fu_354 |    0    |    0    |    0    |
|   sext   | sext_ln60_11_fu_363 |    0    |    0    |    0    |
|          | sext_ln60_12_fu_367 |    0    |    0    |    0    |
|          | sext_ln60_17_fu_379 |    0    |    0    |    0    |
|          |  sext_ln60_2_fu_383 |    0    |    0    |    0    |
|          |  sext_ln60_3_fu_386 |    0    |    0    |    0    |
|          |  sext_ln60_7_fu_389 |    0    |    0    |    0    |
|          | sext_ln60_10_fu_392 |    0    |    0    |    0    |
|          | sext_ln60_13_fu_403 |    0    |    0    |    0    |
|          | sext_ln60_15_fu_406 |    0    |    0    |    0    |
|          | sext_ln60_16_fu_414 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |    0    |   369   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_1_reg_561  |    2   |
|  a_addr_2_reg_651  |    2   |
|   a_addr_reg_546   |    2   |
| add_ln60_10_reg_799|   16   |
| add_ln60_11_reg_834|   16   |
| add_ln60_12_reg_804|   16   |
| add_ln60_13_reg_839|   16   |
| add_ln60_14_reg_809|   16   |
| add_ln60_15_reg_844|   16   |
| add_ln60_16_reg_824|   16   |
| add_ln60_17_reg_849|   16   |
| add_ln60_2_reg_750 |   16   |
| add_ln60_4_reg_794 |   16   |
| add_ln60_5_reg_819 |   16   |
| add_ln60_6_reg_762 |   16   |
| add_ln60_8_reg_767 |   16   |
| add_ln60_9_reg_829 |   16   |
|  add_ln60_reg_745  |   16   |
|  b_addr_1_reg_556  |    2   |
|  b_addr_2_reg_629  |    2   |
|   b_addr_reg_551   |    2   |
| mul_ln60_12_reg_735|   16   |
| mul_ln60_15_reg_740|   16   |
| mul_ln60_18_reg_777|   16   |
| mul_ln60_21_reg_789|   16   |
| mul_ln60_24_reg_814|   16   |
| mul_ln60_3_reg_612 |   16   |
| mul_ln60_6_reg_662 |   16   |
| mul_ln60_9_reg_685 |   16   |
|  mul_ln60_reg_577  |   16   |
|sext_ln60_10_reg_728|   16   |
|sext_ln60_11_reg_672|   16   |
|sext_ln60_12_reg_679|   16   |
|sext_ln60_13_reg_755|   16   |
|sext_ln60_14_reg_644|   16   |
|sext_ln60_15_reg_772|   16   |
|sext_ln60_16_reg_782|   16   |
|sext_ln60_17_reg_700|   16   |
| sext_ln60_1_reg_571|   16   |
| sext_ln60_2_reg_707|   16   |
| sext_ln60_3_reg_714|   16   |
| sext_ln60_4_reg_592|   16   |
| sext_ln60_5_reg_599|   16   |
| sext_ln60_6_reg_606|   16   |
| sext_ln60_7_reg_721|   16   |
| sext_ln60_8_reg_622|   16   |
| sext_ln60_9_reg_656|   16   |
|  sext_ln60_reg_566 |   16   |
|   tmp_10_reg_695   |    8   |
|    tmp_2_reg_582   |    8   |
|    tmp_3_reg_587   |    8   |
|    tmp_6_reg_639   |    8   |
|    tmp_7_reg_617   |    8   |
|    tmp_s_reg_667   |    8   |
|trunc_ln60_4_reg_634|    8   |
|trunc_ln60_5_reg_690|    8   |
+--------------------+--------+
|        Total       |   748  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_60 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_60 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_78 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_140 |  p0  |   5  |   4  |   20   ||    25   |
| grp_access_fu_140 |  p1  |   5  |  16  |   80   ||    25   |
| grp_access_fu_140 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_140 |  p4  |   4  |   4  |   16   ||    20   |
|     grp_fu_426    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_426    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_433    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_433    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_440    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_440    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_447    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_447    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_455    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_461    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_461    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_467    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_474    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_481    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_481    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_489    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_489    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_497    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_497    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_505    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_511    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_518    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_524    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_530    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_536    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_541    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   660  || 57.3324 ||   452   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   57   |    -   |   452  |
|  Register |    -   |    -   |   748  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   57   |   748  |   821  |
+-----------+--------+--------+--------+--------+
