
Starting:    D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    YOGA
Date:        Wed Feb 27 17:37:40 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Top_0_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr"

Running: synthesis in foreground



Running Top_0_syn|synthesis


Running: compile (Compile) on Top_0_syn|synthesis
# Wed Feb 27 17:37:40 2019


Running: compile_flow (Compile Process) on Top_0_syn|synthesis
# Wed Feb 27 17:37:40 2019


Running: compiler (Compile Input) on Top_0_syn|synthesis
# Wed Feb 27 17:37:40 2019

Copied D:\FPGA\a3p1000_FIBER\synthesis\synwork\Top_0_comp.srs to D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srs


compiler completed
# Wed Feb 27 17:37:42 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on Top_0_syn|synthesis
# Wed Feb 27 17:37:42 2019


multi_srs_gen completed
# Wed Feb 27 17:37:42 2019

Return Code: 0
Run Time:00h:00m:00s

Copied D:\FPGA\a3p1000_FIBER\synthesis\synwork\Top_0_mult.srs to D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srs

Complete: Compile Process on Top_0_syn|synthesis


Running: premap (Pre-mapping) on Top_0_syn|synthesis
# Wed Feb 27 17:37:42 2019


premap completed with warnings
# Wed Feb 27 17:37:44 2019

Return Code: 1
Run Time:00h:00m:02s

Complete: Compile on Top_0_syn|synthesis


Running: map (Map) on Top_0_syn|synthesis
# Wed Feb 27 17:37:44 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Top_0_syn|synthesis
# Wed Feb 27 17:37:44 2019

Copied D:\FPGA\a3p1000_FIBER\synthesis\synwork\Top_0_m.srm to D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srm


fpga_mapper completed with warnings
# Wed Feb 27 17:37:45 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on Top_0_syn|synthesis

Complete: Logic Synthesis on Top_0_syn|synthesis

Copied D:\FPGA\a3p1000_FIBER\synthesis\Top_0.srr to D:\FPGA\a3p1000_FIBER\synthesis\backup\Top_0.srr

TCL script complete: "Top_0_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

