Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Sep 17 13:05:44 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.185        0.000                      0                  137        0.179        0.000                      0                  137        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.185        0.000                      0                  137        0.179        0.000                      0                  137        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.193ns (24.798%)  route 3.618ns (75.202%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.518     9.790    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I1_O)        0.328    10.118 r  DEBOUNDER/count_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    10.118    DEBOUNDER/count_next[23]
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[23]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.031    15.303    DEBOUNDER/count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 1.193ns (24.812%)  route 3.615ns (75.188%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.515     9.788    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I1_O)        0.328    10.116 r  DEBOUNDER/count_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    10.116    DEBOUNDER/count_next[21]
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[21]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.029    15.301    DEBOUNDER/count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.221ns (25.234%)  route 3.618ns (74.766%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.518     9.790    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I1_O)        0.356    10.146 r  DEBOUNDER/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000    10.146    DEBOUNDER/count_next[26]
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.075    15.347    DEBOUNDER/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.221ns (25.248%)  route 3.615ns (74.752%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.515     9.788    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I1_O)        0.356    10.144 r  DEBOUNDER/count_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    10.144    DEBOUNDER/count_next[25]
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[25]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.075    15.347    DEBOUNDER/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.193ns (25.768%)  route 3.437ns (74.232%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.337     9.610    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.328     9.938 r  DEBOUNDER/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.938    DEBOUNDER/count_next[17]
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[17]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.029    15.263    DEBOUNDER/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.221ns (26.214%)  route 3.437ns (73.786%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.337     9.610    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.356     9.966 r  DEBOUNDER/count_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.966    DEBOUNDER/count_next[19]
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[19]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.075    15.309    DEBOUNDER/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.193ns (26.689%)  route 3.277ns (73.311%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.177     9.450    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.328     9.778 r  DEBOUNDER/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.778    DEBOUNDER/count_next[13]
    SLICE_X0Y73          FDRE                                         r  DEBOUNDER/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.590    15.013    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  DEBOUNDER/count_reg_reg[13]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.029    15.265    DEBOUNDER/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.221ns (27.145%)  route 3.277ns (72.855%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.177     9.450    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.356     9.806 r  DEBOUNDER/count_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.806    DEBOUNDER/count_next[15]
    SLICE_X0Y73          FDRE                                         r  DEBOUNDER/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.590    15.013    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  DEBOUNDER/count_reg_reg[15]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.075    15.311    DEBOUNDER/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.193ns (26.851%)  route 3.250ns (73.149%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.150     9.423    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.328     9.751 r  DEBOUNDER/count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.751    DEBOUNDER/count_next[18]
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[18]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.031    15.265    DEBOUNDER/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 DEBOUNDER/count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.188ns (26.769%)  route 3.250ns (73.231%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.705     5.308    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  DEBOUNDER/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  DEBOUNDER/count_reg_reg[26]/Q
                         net (fo=2, routed)           1.276     7.003    DEBOUNDER/count_reg[26]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.296     7.299 f  DEBOUNDER/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.824     8.123    DEBOUNDER/count_reg[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.150     8.273 f  DEBOUNDER/count_reg[26]_i_3/O
                         net (fo=27, routed)          1.150     9.423    DEBOUNDER/count_reg[26]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.323     9.746 r  DEBOUNDER/count_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.746    DEBOUNDER/count_next[22]
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.588    15.011    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  DEBOUNDER/count_reg_reg[22]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.075    15.309    DEBOUNDER/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TRANS/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.510    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  TRANS/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  TRANS/state_reg[2]/Q
                         net (fo=14, routed)          0.134     1.785    TRANS/Q[2]
    SLICE_X2Y75          LUT5 (Prop_lut5_I2_O)        0.048     1.833 r  TRANS/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    TRANS/next[3]
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.026    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.131     1.654    TRANS/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 TRANS/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.510    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  TRANS/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  TRANS/state_reg[2]/Q
                         net (fo=14, routed)          0.134     1.785    TRANS/Q[2]
    SLICE_X2Y75          LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  TRANS/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    TRANS/next[1]
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.026    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.120     1.643    TRANS/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TRANS/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.510    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  TRANS/state_reg[1]/Q
                         net (fo=14, routed)          0.105     1.780    TRANS/Q[1]
    SLICE_X3Y75          LUT5 (Prop_lut5_I2_O)        0.048     1.828 r  TRANS/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    TRANS/next[2]
    SLICE_X3Y75          FDRE                                         r  TRANS/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.026    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  TRANS/state_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.628    TRANS/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TRANS/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.510    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.148     1.658 f  TRANS/state_reg[3]/Q
                         net (fo=11, routed)          0.087     1.745    TRANS/Q[3]
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.098     1.843 r  TRANS/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    TRANS/next[0]
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.026    TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  TRANS/state_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121     1.631    TRANS/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_MXTEST/wait_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/wait_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.120%)  route 0.158ns (45.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.509    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  U_MXTEST/wait_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_MXTEST/wait_count_reg[1]/Q
                         net (fo=6, routed)           0.158     1.808    U_MXTEST/wait_count_reg__0[1]
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  U_MXTEST/wait_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.853    U_MXTEST/p_0_in[5]
    SLICE_X4Y74          FDRE                                         r  U_MXTEST/wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.858     2.023    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  U_MXTEST/wait_count_reg[5]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.601    U_MXTEST/wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TRANS/CLKENB2/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/CLKENB2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.345%)  route 0.183ns (49.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.514    TRANS/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  TRANS/CLKENB2/q_reg[11]/Q
                         net (fo=14, routed)          0.183     1.839    TRANS/CLKENB2/q_reg_n_0_[11]
    SLICE_X7Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  TRANS/CLKENB2/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    TRANS/CLKENB2/q[8]
    SLICE_X7Y68          FDRE                                         r  TRANS/CLKENB2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     2.030    TRANS/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  TRANS/CLKENB2/q_reg[8]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X7Y68          FDRE (Hold_fdre_C_D)         0.092     1.621    TRANS/CLKENB2/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_MXTEST/byte_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/byte_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.510    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  U_MXTEST/byte_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  U_MXTEST/byte_addr_reg[0]/Q
                         net (fo=7, routed)           0.168     1.820    U_MXTEST/byte_addr[0]
    SLICE_X3Y74          LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  U_MXTEST/byte_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_MXTEST/byte_addr[0]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  U_MXTEST/byte_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.026    U_MXTEST/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  U_MXTEST/byte_addr_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.091     1.601    U_MXTEST/byte_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DEBOUNDER/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNDER/count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.513    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  DEBOUNDER/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 f  DEBOUNDER/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.175     1.853    DEBOUNDER/count_reg[0]
    SLICE_X2Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  DEBOUNDER/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    DEBOUNDER/count_next[0]
    SLICE_X2Y71          FDRE                                         r  DEBOUNDER/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     2.030    DEBOUNDER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  DEBOUNDER/count_reg_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.633    DEBOUNDER/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 TRANS/CLKENB2/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/CLKENB2/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.302%)  route 0.177ns (48.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.514    TRANS/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  TRANS/CLKENB2/q_reg[11]/Q
                         net (fo=14, routed)          0.177     1.832    TRANS/CLKENB2/q_reg_n_0_[11]
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  TRANS/CLKENB2/q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    TRANS/CLKENB2/q[12]
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     2.029    TRANS/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[12]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.092     1.606    TRANS/CLKENB2/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 TRANS/CLKENB2/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRANS/CLKENB2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.161%)  route 0.178ns (48.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.514    TRANS/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  TRANS/CLKENB2/q_reg[11]/Q
                         net (fo=14, routed)          0.178     1.833    TRANS/CLKENB2/q_reg_n_0_[11]
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  TRANS/CLKENB2/q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    TRANS/CLKENB2/q[11]
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     2.029    TRANS/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  TRANS/CLKENB2/q_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.091     1.605    TRANS/CLKENB2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     DEBOUNDER/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     DEBOUNDER/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     DEBOUNDER/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     DEBOUNDER/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     DEBOUNDER/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     DEBOUNDER/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     DEBOUNDER/count_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     DEBOUNDER/count_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     DEBOUNDER/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     TRANS/dataState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     U_MXTEST/byte_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     U_MXTEST/byte_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     U_MXTEST/byte_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     U_MXTEST/byte_addr_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tempdata_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tempdata_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tempdata_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tempdata_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     tempdata_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     DEBOUNDER/button_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     DEBOUNDER/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     DEBOUNDER/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71     DEBOUNDER/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     DEBOUNDER/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     DEBOUNDER/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     DEBOUNDER/count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     DEBOUNDER/count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     DEBOUNDER/count_reg_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     DEBOUNDER/count_reg_reg[18]/C



