
002_Button_Interrupt_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002f8  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800047c  0800047c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800047c  0800047c  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  0800047c  0800047c  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800047c  0800047c  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800047c  0800047c  0001047c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000480  08000480  00010480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08000484  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 10 .bss          0000001c  20000008  20000008  00020008  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00020008  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000226  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000000d8  00000000  00000000  000202a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000080  00000000  00000000  00020380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000058  00000000  00000000  00020400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000100c  00000000  00000000  00020458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000572  00000000  00000000  00021464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0000419b  00000000  00000000  000219d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000150  00000000  00000000  00025b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  00025cc4  2**0

                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000008 	.word	0x20000008
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08000464 	.word	0x08000464

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	2000000c 	.word	0x2000000c
 80001c0:	08000464 	.word	0x08000464

080001c4 <main>:
uint32_t *pGpioaSetResetReg = (uint32_t*)GPIOA_PORT_BIT_SET_RESET_OFFSET;

uint32_t *pGpioModeReg = (uint32_t*)GPIO_MOD_REG_ADDR;

int main(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0

	Analyzer_clock_init();
 80001c8:	f000 f808 	bl	80001dc <Analyzer_clock_init>
	LED_blink_init();
 80001cc:	f000 f850 	bl	8000270 <LED_blink_init>
	Button_init();
 80001d0:	f000 f8a4 	bl	800031c <Button_init>
 80001d4:	2300      	movs	r3, #0

}
 80001d6:	4618      	mov	r0, r3
 80001d8:	bd80      	pop	{r7, pc}
	...

080001dc <Analyzer_clock_init>:



void Analyzer_clock_init(void)
{
 80001dc:	b480      	push	{r7}
 80001de:	b085      	sub	sp, #20
 80001e0:	af00      	add	r7, sp, #0

	/*creating a pointer pointing to the RCC CFG REGISTER*/
	uint32_t *pRccCfgrReg = (uint32_t*) RCC_CFG_REG_ADDR; //
 80001e2:	4b1e      	ldr	r3, [pc, #120]	; (800025c <Analyzer_clock_init+0x80>)
 80001e4:	60fb      	str	r3, [r7, #12]

	//1. Configure the clock configuration register (RCC_CFGR) MCOSEL to select the HSI as clock source and prescaler as 2
	*pRccCfgrReg &= ~(15 << 24); //clearing the bit fields for MCOSEL
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	601a      	str	r2, [r3, #0]
	*pRccCfgrReg |= (35 << 24); //writing the configuration for HSI that is 0011 and the prescaler divided by 4 that is 010
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	f043 520c 	orr.w	r2, r3, #587202560	; 0x23000000
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	601a      	str	r2, [r3, #0]

	/*creating a pointer pointing to the AHB2 ENABLE REGISTER*/
	uint32_t *pAhb2EnReg = (uint32_t*) AHB2_EN_RC_ADDR;
 80001fe:	4b18      	ldr	r3, [pc, #96]	; (8000260 <Analyzer_clock_init+0x84>)
 8000200:	60bb      	str	r3, [r7, #8]

	//2. Configure PA8 to AF0 mode to behave as MCO signal

	//a ) Enable the peripheral clock for GPIOA peripheral
	*pAhb2EnReg |= (1 << 0);
 8000202:	68bb      	ldr	r3, [r7, #8]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f043 0201 	orr.w	r2, r3, #1
 800020a:	68bb      	ldr	r3, [r7, #8]
 800020c:	601a      	str	r2, [r3, #0]

	//b ) Configure the mode of GPIOA pin 8 as alternate function mode

	*pGpioModeReg &= ~(3 << 16); //clearing the bit fields for MODE8
 800020e:	4b15      	ldr	r3, [pc, #84]	; (8000264 <Analyzer_clock_init+0x88>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	681a      	ldr	r2, [r3, #0]
 8000214:	4b13      	ldr	r3, [pc, #76]	; (8000264 <Analyzer_clock_init+0x88>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800021c:	601a      	str	r2, [r3, #0]
	*pGpioModeReg |= (2 << 16); //writing the configuration for Alternate mode in mode 8
 800021e:	4b11      	ldr	r3, [pc, #68]	; (8000264 <Analyzer_clock_init+0x88>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	681a      	ldr	r2, [r3, #0]
 8000224:	4b0f      	ldr	r3, [pc, #60]	; (8000264 <Analyzer_clock_init+0x88>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800022c:	601a      	str	r2, [r3, #0]

	//c ) Configure the alternation function high register to set the mode 0 for PA8
	uint32_t *pGpioAltModeReg = (uint32_t*)(GPIOA_BASE_ADDR + GPIO_ALTFUNCHIGH_MOD_REG_OFFSET);
 800022e:	4b0e      	ldr	r3, [pc, #56]	; (8000268 <Analyzer_clock_init+0x8c>)
 8000230:	607b      	str	r3, [r7, #4]
	*pGpioAltModeReg &= ~(15 << 0); //clearing the bit fields for AFSEL8 AND writing the configuration for AFSEL8
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	f023 020f 	bic.w	r2, r3, #15
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	601a      	str	r2, [r3, #0]


	//e ) Turn on HSI peripheral clock
	uint32_t *pRCC_CR = (uint32_t*)(RCC_BASE_ADDR + 0x00); //Clock control register (RCC_CR) = 0x00
 800023e:	4b0b      	ldr	r3, [pc, #44]	; (800026c <Analyzer_clock_init+0x90>)
 8000240:	603b      	str	r3, [r7, #0]
	*pRCC_CR |= (1U << 8);
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	601a      	str	r2, [r3, #0]

}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	40021008 	.word	0x40021008
 8000260:	4002104c 	.word	0x4002104c
 8000264:	20000004 	.word	0x20000004
 8000268:	48000024 	.word	0x48000024
 800026c:	40021000 	.word	0x40021000

08000270 <LED_blink_init>:

void LED_blink_init(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	// Configure the mode of GPIOA pin 5 as output

	*pGpioModeReg &= ~(3 << 10); //clearing the bit fields for MODE8
 8000274:	4b0e      	ldr	r3, [pc, #56]	; (80002b0 <LED_blink_init+0x40>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	4b0d      	ldr	r3, [pc, #52]	; (80002b0 <LED_blink_init+0x40>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000282:	601a      	str	r2, [r3, #0]
	*pGpioModeReg |= (1 << 10); //writing the configuration for output
 8000284:	4b0a      	ldr	r3, [pc, #40]	; (80002b0 <LED_blink_init+0x40>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	4b09      	ldr	r3, [pc, #36]	; (80002b0 <LED_blink_init+0x40>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000292:	601a      	str	r2, [r3, #0]

	// TURNING ON LD2
	*pGpioaSetResetReg |= (1 << 5);
 8000294:	4b07      	ldr	r3, [pc, #28]	; (80002b4 <LED_blink_init+0x44>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	681a      	ldr	r2, [r3, #0]
 800029a:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <LED_blink_init+0x44>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	f042 0220 	orr.w	r2, r2, #32
 80002a2:	601a      	str	r2, [r3, #0]
}
 80002a4:	bf00      	nop
 80002a6:	46bd      	mov	sp, r7
 80002a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	20000004 	.word	0x20000004
 80002b4:	20000000 	.word	0x20000000

080002b8 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
	// Configure the mode of GPIOA pin 5 as output
	uint32_t *pGpioModeReg = (uint32_t*)GPIO_MOD_REG_ADDR;
 80002be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002c2:	607b      	str	r3, [r7, #4]
	*pGpioModeReg &= ~(3 << 10); //clearing the bit fields for PIN A5
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	601a      	str	r2, [r3, #0]
	*pGpioModeReg |= (1 << 10); //writing the configuration for PIN A5
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	601a      	str	r2, [r3, #0]

	*pGpioaSetResetReg |= (0 << 5);
 80002dc:	4b0d      	ldr	r3, [pc, #52]	; (8000314 <EXTI0_IRQHandler+0x5c>)
 80002de:	681a      	ldr	r2, [r3, #0]
 80002e0:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <EXTI0_IRQHandler+0x5c>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	6812      	ldr	r2, [r2, #0]
 80002e6:	601a      	str	r2, [r3, #0]
	*pGpioaSetResetReg |= (1 << 21);
 80002e8:	4b0a      	ldr	r3, [pc, #40]	; (8000314 <EXTI0_IRQHandler+0x5c>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <EXTI0_IRQHandler+0x5c>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80002f6:	601a      	str	r2, [r3, #0]

	// clearing pending register
	uint32_t *pPendingReg = (uint32_t*)PENDING_REG_ADDR;
 80002f8:	4b07      	ldr	r3, [pc, #28]	; (8000318 <EXTI0_IRQHandler+0x60>)
 80002fa:	603b      	str	r3, [r7, #0]
	*pPendingReg |= (1 << 0);
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f043 0201 	orr.w	r2, r3, #1
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	601a      	str	r2, [r3, #0]
}
 8000308:	bf00      	nop
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	20000000 	.word	0x20000000
 8000318:	40010414 	.word	0x40010414

0800031c <Button_init>:

void Button_init(void)
{
 800031c:	b480      	push	{r7}
 800031e:	b089      	sub	sp, #36	; 0x24
 8000320:	af00      	add	r7, sp, #0

	/*creating a pointer pointing to the AHB2 ENABLE REGISTER*/
	uint32_t volatile *pAhb2EnReg = (uint32_t*) AHB2_EN_RC_ADDR;
 8000322:	4b22      	ldr	r3, [pc, #136]	; (80003ac <Button_init+0x90>)
 8000324:	61fb      	str	r3, [r7, #28]

	//a ) Enable the peripheral clock for GPIOB peripheral
	*pAhb2EnReg |= (1 << 1);
 8000326:	69fb      	ldr	r3, [r7, #28]
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	f043 0202 	orr.w	r2, r3, #2
 800032e:	69fb      	ldr	r3, [r7, #28]
 8000330:	601a      	str	r2, [r3, #0]

	/*creating a pointer pointing to the GPIOB MODE REGISTER */
	uint32_t volatile *pGpiobModeReg = (uint32_t*) GPIOB_MOD_REG_ADDR;
 8000332:	4b1f      	ldr	r3, [pc, #124]	; (80003b0 <Button_init+0x94>)
 8000334:	61bb      	str	r3, [r7, #24]

	/*Setting Input mode to pin B0 */
	*pGpiobModeReg &= ~(3 << 0);
 8000336:	69bb      	ldr	r3, [r7, #24]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f023 0203 	bic.w	r2, r3, #3
 800033e:	69bb      	ldr	r3, [r7, #24]
 8000340:	601a      	str	r2, [r3, #0]

	/*creating a pointer pointing to the APB2 ENABLE REGISTER*/
	uint32_t volatile *pApb2EnReg = (uint32_t*) APB2_EN_ADDR;
 8000342:	4b1c      	ldr	r3, [pc, #112]	; (80003b4 <Button_init+0x98>)
 8000344:	617b      	str	r3, [r7, #20]

	/*Setting SYSCFGEN to 1 in order to be able to write the configurations of syscfg*/
	*pApb2EnReg |= (1 << 0);
 8000346:	697b      	ldr	r3, [r7, #20]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	f043 0201 	orr.w	r2, r3, #1
 800034e:	697b      	ldr	r3, [r7, #20]
 8000350:	601a      	str	r2, [r3, #0]

	/*creating a pointer pointing to the SYSCFG external interrupt configuration register 1 */
	uint32_t volatile *pSysCfgReg = (uint32_t*) SYSCFG_EXTICR1_ADDR;
 8000352:	4b19      	ldr	r3, [pc, #100]	; (80003b8 <Button_init+0x9c>)
 8000354:	613b      	str	r3, [r7, #16]

	/*Clearing EXTI0 */
	*pSysCfgReg &= ~(15 << 0);
 8000356:	693b      	ldr	r3, [r7, #16]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	f023 020f 	bic.w	r2, r3, #15
 800035e:	693b      	ldr	r3, [r7, #16]
 8000360:	601a      	str	r2, [r3, #0]
	/*Setting EXTI0 to use PB0 as output */
	*pSysCfgReg |= (1 << 0);
 8000362:	693b      	ldr	r3, [r7, #16]
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f043 0201 	orr.w	r2, r3, #1
 800036a:	693b      	ldr	r3, [r7, #16]
 800036c:	601a      	str	r2, [r3, #0]

	/*creating a pointer pointing to the Interrupt mask register 1 (EXTI_IMR1) */
	uint32_t volatile *pIntMaskReg = (uint32_t*) INT_MASK_REG_ADDR;
 800036e:	4b13      	ldr	r3, [pc, #76]	; (80003bc <Button_init+0xa0>)
 8000370:	60fb      	str	r3, [r7, #12]

	/*Setting interrupt for EXT10*/
	*pIntMaskReg |= (1 << 0);
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f043 0201 	orr.w	r2, r3, #1
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	601a      	str	r2, [r3, #0]

	/*creating a pointer pointing to the Rising trigger selection register 1 (EXTI_RTSR1) */
	uint32_t volatile *pRisingTriggerReg = (uint32_t*) RISING_TRIGGER_ADDR;
 800037e:	4b10      	ldr	r3, [pc, #64]	; (80003c0 <Button_init+0xa4>)
 8000380:	60bb      	str	r3, [r7, #8]
	/*Setting interrupt for EXT10*/
	*pRisingTriggerReg |= (1 << 0);
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f043 0201 	orr.w	r2, r3, #1
 800038a:	68bb      	ldr	r3, [r7, #8]
 800038c:	601a      	str	r2, [r3, #0]

	/*NVIC irq enable */
	uint32_t volatile *pNVICEnReg= (uint32_t*) NVICIRQEnReg;
 800038e:	4b0d      	ldr	r3, [pc, #52]	; (80003c4 <Button_init+0xa8>)
 8000390:	607b      	str	r3, [r7, #4]
	*pNVICEnReg |= (1 << 6);
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	601a      	str	r2, [r3, #0]

}
 800039e:	bf00      	nop
 80003a0:	3724      	adds	r7, #36	; 0x24
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	4002104c 	.word	0x4002104c
 80003b0:	48000400 	.word	0x48000400
 80003b4:	40021060 	.word	0x40021060
 80003b8:	40010008 	.word	0x40010008
 80003bc:	40010400 	.word	0x40010400
 80003c0:	40010408 	.word	0x40010408
 80003c4:	e000e100 	.word	0xe000e100

080003c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ca:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003cc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <LoopForever+0x6>)
  ldr r1, =_edata
 80003d2:	490d      	ldr	r1, [pc, #52]	; (8000408 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003d4:	4a0d      	ldr	r2, [pc, #52]	; (800040c <LoopForever+0xe>)
  movs r3, #0
 80003d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003d8:	e002      	b.n	80003e0 <LoopCopyDataInit>

080003da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003de:	3304      	adds	r3, #4

080003e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e4:	d3f9      	bcc.n	80003da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003e6:	4a0a      	ldr	r2, [pc, #40]	; (8000410 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003e8:	4c0a      	ldr	r4, [pc, #40]	; (8000414 <LoopForever+0x16>)
  movs r3, #0
 80003ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003ec:	e001      	b.n	80003f2 <LoopFillZerobss>

080003ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003f0:	3204      	adds	r2, #4

080003f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f4:	d3fb      	bcc.n	80003ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003f6:	f000 f811 	bl	800041c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003fa:	f7ff fee3 	bl	80001c4 <main>

080003fe <LoopForever>:

LoopForever:
  b LoopForever
 80003fe:	e7fe      	b.n	80003fe <LoopForever>
  ldr   r0, =_estack
 8000400:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000404:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000408:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 800040c:	08000484 	.word	0x08000484
  ldr r2, =_sbss
 8000410:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000414:	20000024 	.word	0x20000024

08000418 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000418:	e7fe      	b.n	8000418 <ADC1_2_IRQHandler>
	...

0800041c <__libc_init_array>:
 800041c:	b570      	push	{r4, r5, r6, lr}
 800041e:	4d0d      	ldr	r5, [pc, #52]	; (8000454 <__libc_init_array+0x38>)
 8000420:	4c0d      	ldr	r4, [pc, #52]	; (8000458 <__libc_init_array+0x3c>)
 8000422:	1b64      	subs	r4, r4, r5
 8000424:	10a4      	asrs	r4, r4, #2
 8000426:	2600      	movs	r6, #0
 8000428:	42a6      	cmp	r6, r4
 800042a:	d109      	bne.n	8000440 <__libc_init_array+0x24>
 800042c:	4d0b      	ldr	r5, [pc, #44]	; (800045c <__libc_init_array+0x40>)
 800042e:	4c0c      	ldr	r4, [pc, #48]	; (8000460 <__libc_init_array+0x44>)
 8000430:	f000 f818 	bl	8000464 <_init>
 8000434:	1b64      	subs	r4, r4, r5
 8000436:	10a4      	asrs	r4, r4, #2
 8000438:	2600      	movs	r6, #0
 800043a:	42a6      	cmp	r6, r4
 800043c:	d105      	bne.n	800044a <__libc_init_array+0x2e>
 800043e:	bd70      	pop	{r4, r5, r6, pc}
 8000440:	f855 3b04 	ldr.w	r3, [r5], #4
 8000444:	4798      	blx	r3
 8000446:	3601      	adds	r6, #1
 8000448:	e7ee      	b.n	8000428 <__libc_init_array+0xc>
 800044a:	f855 3b04 	ldr.w	r3, [r5], #4
 800044e:	4798      	blx	r3
 8000450:	3601      	adds	r6, #1
 8000452:	e7f2      	b.n	800043a <__libc_init_array+0x1e>
 8000454:	0800047c 	.word	0x0800047c
 8000458:	0800047c 	.word	0x0800047c
 800045c:	0800047c 	.word	0x0800047c
 8000460:	08000480 	.word	0x08000480

08000464 <_init>:
 8000464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000466:	bf00      	nop
 8000468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046a:	bc08      	pop	{r3}
 800046c:	469e      	mov	lr, r3
 800046e:	4770      	bx	lr

08000470 <_fini>:
 8000470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000472:	bf00      	nop
 8000474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000476:	bc08      	pop	{r3}
 8000478:	469e      	mov	lr, r3
 800047a:	4770      	bx	lr
