
    
// Example Design Top
../../example_design/rtl/ipsxe_fft_onboard_top.v
../../example_design/rtl/ipsxe_fft_frame_gen.v
../../example_design/rtl/ipsxe_fft_frame_chk.v
../../example_design/rtl/ipsxe_fft_sync_arstn.v 

// Testbench
../../example_design/bench/ipsxe_fft_onboard_top_tb.sv 

// FFT TOP
../../fft.v

// FFT CORE
../../sim_lib/modelsim/ipsxe_fft_core_v1_1_simvpAll.vp      

../../rtl/drm_sdpram/ipsxe_fft_drm_sdpram_18k.v
../../rtl/drm_sdpram/ipsxe_fft_drm_sdpram_36k.v
../../rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_18k.v
../../rtl/drm_sdpram/rtl/ipsxe_fft_drm_sdpram_v1_6a_36k.v

../../rtl/distram_sreg/ipsxe_fft_distram_sreg.v
../../rtl/distram_sreg/rtl/ipsxe_fft_distributed_shiftregister_v1_3.v
../../rtl/distram_sreg/rtl/ipsxe_fft_distributed_sdpram_v1_2.v
../../rtl/distram_sdpram/ipsxe_fft_distram_sdpram.v

