

================================================================
== Vivado HLS Report for 'eval_4_isog'
================================================================
* Date:           Tue Dec 22 16:34:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1379|  1379|  1379|  1379|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_mp_mul_fu_163    |mp_mul    |   33|   33|   33|   33|   none  |
        |grp_rdc_mont_fu_246  |rdc_mont  |   68|   68|   68|   68|   none  |
        |grp_mp2_add_fu_307   |mp2_add   |    1|    1|    1|    1|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0" [sikehls/fpx.cpp:132->sikehls/ec_isogeny.cpp:86]   --->   Operation 33 'getelementptr' 'P_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0" [sikehls/fpx.cpp:132->sikehls/ec_isogeny.cpp:86]   --->   Operation 34 'getelementptr' 'P_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 35 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 36 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 37 'getelementptr' 'P_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 38 'getelementptr' 'P_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%coeff_V_addr = getelementptr [6 x i448]* %coeff_V, i64 0, i64 2" [sikehls/fpx.cpp:171->sikehls/ec_isogeny.cpp:88]   --->   Operation 39 'getelementptr' 'coeff_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 40 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 41 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 42 [2/2] (3.44ns)   --->   "%t0_0_V = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 42 'add' 't0_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 43 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 44 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 45 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 45 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%coeff_V_load = load i448* %coeff_V_addr, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 46 'load' 'coeff_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 8.07>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%coeff_V_addr_1 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 47 'getelementptr' 'coeff_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.44ns)   --->   "%t0_0_V = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:86]   --->   Operation 48 'add' 't0_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 49 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 50 [1/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 50 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 51 [2/2] (3.44ns)   --->   "%t0_1_V = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 51 'add' 't0_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 52 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (3.44ns)   --->   "%t1_0_V = sub i448 %add_ln214, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 53 'sub' 't1_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 54 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%coeff_V_load = load i448* %coeff_V_addr, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 55 'load' 'coeff_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 56 [2/2] (3.25ns)   --->   "%coeff_V_load_1 = load i448* %coeff_V_addr_1, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 56 'load' 'coeff_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_3 : Operation 57 [2/2] (4.63ns)   --->   "%tt1_V = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %coeff_V_load)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:88]   --->   Operation 57 'call' 'tt1_V' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.07>
ST_4 : Operation 58 [1/2] (3.44ns)   --->   "%t0_1_V = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:86]   --->   Operation 58 'add' 't0_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/2] (3.44ns)   --->   "%t1_0_V = sub i448 %add_ln214, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:87]   --->   Operation 59 'sub' 't1_0_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_X_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 60 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (3.44ns)   --->   "%t1_1_V = sub i448 %add_ln214_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 61 'sub' 't1_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%coeff_V_load_1 = load i448* %coeff_V_addr_1, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 62 'load' 'coeff_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_4 : Operation 63 [2/2] (3.44ns)   --->   "%t2_V = add i448 %coeff_V_load, %coeff_V_load_1" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 63 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/2] (3.44ns)   --->   "%tt1_V = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %coeff_V_load)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:88]   --->   Operation 64 'call' 'tt1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [2/2] (4.63ns)   --->   "%tt2_V = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %coeff_V_load_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:88]   --->   Operation 65 'call' 'tt2_V' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.02>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%coeff_V_addr_2 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 4" [sikehls/fpx.cpp:171->sikehls/ec_isogeny.cpp:89]   --->   Operation 66 'getelementptr' 'coeff_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (3.44ns)   --->   "%t1_1_V = sub i448 %add_ln214_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:87]   --->   Operation 67 'sub' 't1_1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/2] (3.44ns)   --->   "%t2_V = add i448 %coeff_V_load, %coeff_V_load_1" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:88]   --->   Operation 68 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/2] (3.44ns)   --->   "%tt2_V = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %coeff_V_load_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:88]   --->   Operation 69 'call' 'tt2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [2/2] (4.58ns)   --->   "%tt3_V = sub i896 %tt1_V, %tt2_V" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:88]   --->   Operation 70 'sub' 'tt3_V' <Predicate = true> <Delay = 4.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%coeff_V_load_2 = load i448* %coeff_V_addr_2, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 71 'load' 'coeff_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 8.53>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%coeff_V_addr_3 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 5" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 72 'getelementptr' 'coeff_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.44ns)   --->   "%tt3_V = sub i896 %tt1_V, %tt2_V" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:88]   --->   Operation 73 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [2/2] (5.08ns)   --->   "%call_ret2_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88]   --->   Operation 74 'call' 'call_ret2_i' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%coeff_V_load_2 = load i448* %coeff_V_addr_2, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 75 'load' 'coeff_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_6 : Operation 76 [2/2] (3.25ns)   --->   "%coeff_V_load_3 = load i448* %coeff_V_addr_3, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 76 'load' 'coeff_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_6 : Operation 77 [2/2] (4.63ns)   --->   "%tt1_V_2 = call fastcc i896 @mp_mul(i448 %t1_0_V, i448 %coeff_V_load_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:89]   --->   Operation 77 'call' 'tt1_V_2' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 78 [1/2] (3.44ns)   --->   "%call_ret2_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88]   --->   Operation 78 'call' 'call_ret2_i' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%coeff_V_load_3 = load i448* %coeff_V_addr_3, align 8" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 79 'load' 'coeff_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_7 : Operation 80 [2/2] (3.44ns)   --->   "%t2_V_1 = add i448 %coeff_V_load_2, %coeff_V_load_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 80 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/2] (3.44ns)   --->   "%tt1_V_2 = call fastcc i896 @mp_mul(i448 %t1_0_V, i448 %coeff_V_load_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:89]   --->   Operation 81 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 82 [2/2] (4.63ns)   --->   "%tt2_V_1 = call fastcc i896 @mp_mul(i448 %t1_1_V, i448 %coeff_V_load_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:89]   --->   Operation 82 'call' 'tt2_V_1' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.02>
ST_8 : Operation 83 [1/2] (3.44ns)   --->   "%t2_V_1 = add i448 %coeff_V_load_2, %coeff_V_load_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:89]   --->   Operation 83 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/2] (3.44ns)   --->   "%tt2_V_1 = call fastcc i896 @mp_mul(i448 %t1_1_V, i448 %coeff_V_load_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:89]   --->   Operation 84 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [2/2] (4.58ns)   --->   "%tt3_V_1 = sub i896 %tt1_V_2, %tt2_V_1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:89]   --->   Operation 85 'sub' 'tt3_V_1' <Predicate = true> <Delay = 4.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [2/2] (4.63ns)   --->   "%tt1_V_4 = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %t1_0_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:90]   --->   Operation 86 'call' 'tt1_V_4' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.63>
ST_9 : Operation 87 [2/2] (3.44ns)   --->   "%t1_V = add i448 %t0_0_V, %t0_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:88]   --->   Operation 87 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [2/2] (3.44ns)   --->   "%t1_V_7 = add i448 %t1_0_V, %t1_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:89]   --->   Operation 88 'add' 't1_V_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/2] (3.44ns)   --->   "%tt3_V_1 = sub i896 %tt1_V_2, %tt2_V_1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:89]   --->   Operation 89 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/2] (3.44ns)   --->   "%tt1_V_4 = call fastcc i896 @mp_mul(i448 %t0_0_V, i448 %t1_0_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:90]   --->   Operation 90 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 91 [2/2] (4.63ns)   --->   "%tt2_V_2 = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %t1_1_V)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:90]   --->   Operation 91 'call' 'tt2_V_2' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.07>
ST_10 : Operation 92 [1/2] (3.44ns)   --->   "%t1_V = add i448 %t0_0_V, %t0_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:88]   --->   Operation 92 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [2/2] (4.63ns)   --->   "%empty = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t2_V)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:88]   --->   Operation 93 'call' 'empty' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 94 [2/2] (5.08ns)   --->   "%call_ret_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:88]   --->   Operation 94 'call' 'call_ret_i' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 95 [1/2] (3.44ns)   --->   "%t1_V_7 = add i448 %t1_0_V, %t1_1_V" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:89]   --->   Operation 95 'add' 't1_V_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/2] (3.44ns)   --->   "%tt2_V_2 = call fastcc i896 @mp_mul(i448 %t0_1_V, i448 %t1_1_V)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:90]   --->   Operation 96 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 97 [2/2] (4.58ns)   --->   "%tt3_V_2 = sub i896 %tt1_V_4, %tt2_V_2" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:90]   --->   Operation 97 'sub' 'tt3_V_2' <Predicate = true> <Delay = 4.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.08>
ST_11 : Operation 98 [1/2] (3.44ns)   --->   "%empty = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t2_V)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:88]   --->   Operation 98 'call' 'empty' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [1/2] (3.44ns)   --->   "%call_ret_i = call fastcc i448 @rdc_mont(i896 %tt3_V)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:88]   --->   Operation 99 'call' 'call_ret_i' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 100 [2/2] (4.63ns)   --->   "%empty_7 = call fastcc i896 @mp_mul(i448 %t1_V_7, i448 %t2_V_1)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:89]   --->   Operation 100 'call' 'empty_7' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 101 [2/2] (5.08ns)   --->   "%call_ret2_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89]   --->   Operation 101 'call' 'call_ret2_i1' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 102 [1/2] (3.44ns)   --->   "%tt3_V_2 = sub i896 %tt1_V_4, %tt2_V_2" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:90]   --->   Operation 102 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.08>
ST_12 : Operation 103 [1/2] (3.44ns)   --->   "%empty_7 = call fastcc i896 @mp_mul(i448 %t1_V_7, i448 %t2_V_1)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:89]   --->   Operation 103 'call' 'empty_7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 104 [1/2] (3.44ns)   --->   "%call_ret2_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89]   --->   Operation 104 'call' 'call_ret2_i1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 105 [2/2] (5.08ns)   --->   "%call_ret_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89]   --->   Operation 105 'call' 'call_ret_i1' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.08>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%coeff_V_addr_4 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 0" [sikehls/fpx.cpp:171->sikehls/ec_isogeny.cpp:91]   --->   Operation 106 'getelementptr' 'coeff_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/2] (3.44ns)   --->   "%call_ret_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_1)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89]   --->   Operation 107 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 108 [2/2] (5.08ns)   --->   "%t0_1_V_1 = call fastcc i448 @rdc_mont(i896 %tt3_V_2)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:90]   --->   Operation 108 'call' 't0_1_V_1' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 109 [2/2] (3.25ns)   --->   "%coeff_V_load_4 = load i448* %coeff_V_addr_4, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 109 'load' 'coeff_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_13 : Operation 110 [2/2] (3.44ns)   --->   "%add_ln214_2 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 110 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [2/2] (3.44ns)   --->   "%add_ln214_3 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret2_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 111 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.07>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%coeff_V_addr_5 = getelementptr [6 x i448]* %coeff_V, i64 0, i64 1" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 112 'getelementptr' 'coeff_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (2.32ns)   --->   "store i448 %call_ret2_i, i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:88]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 114 [1/1] (2.32ns)   --->   "store i448 %call_ret_i, i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:88]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 115 [1/1] (2.32ns)   --->   "store i448 %call_ret2_i1, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:89]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 116 [1/1] (2.32ns)   --->   "store i448 %call_ret_i1, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:89]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 117 [1/2] (3.44ns)   --->   "%t0_1_V_1 = call fastcc i448 @rdc_mont(i896 %tt3_V_2)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:90]   --->   Operation 117 'call' 't0_1_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 118 [1/2] (3.25ns)   --->   "%coeff_V_load_4 = load i448* %coeff_V_addr_4, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 118 'load' 'coeff_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 119 [2/2] (3.25ns)   --->   "%coeff_V_load_5 = load i448* %coeff_V_addr_5, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 119 'load' 'coeff_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 120 [2/2] (4.63ns)   --->   "%tt1_V_6 = call fastcc i896 @mp_mul(i448 %coeff_V_load_4, i448 %t0_1_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:91]   --->   Operation 120 'call' 'tt1_V_6' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 121 [2/2] (3.44ns)   --->   "%t1_0_V_1 = add i448 %call_ret_i, %call_ret_i1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:92]   --->   Operation 121 'add' 't1_0_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [2/2] (3.44ns)   --->   "%t1_1_V_1 = add i448 %call_ret2_i, %call_ret2_i1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:92]   --->   Operation 122 'add' 't1_1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/2] (3.44ns)   --->   "%add_ln214_2 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 123 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [2/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %add_ln214_2, %call_ret_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 124 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/2] (3.44ns)   --->   "%add_ln214_3 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %call_ret2_i" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 125 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [2/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214_3, %call_ret2_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 126 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.88>
ST_15 : Operation 127 [1/2] (3.25ns)   --->   "%coeff_V_load_5 = load i448* %coeff_V_addr_5, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 127 'load' 'coeff_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_15 : Operation 128 [2/2] (3.44ns)   --->   "%t1_V_2 = add i448 %coeff_V_load_4, %coeff_V_load_5" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 128 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/2] (3.44ns)   --->   "%tt1_V_6 = call fastcc i896 @mp_mul(i448 %coeff_V_load_4, i448 %t0_1_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:91]   --->   Operation 129 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 130 [2/2] (4.63ns)   --->   "%tt2_V_3 = call fastcc i896 @mp_mul(i448 %coeff_V_load_5, i448 %t0_1_V_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:91]   --->   Operation 130 'call' 'tt2_V_3' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 131 [1/2] (3.44ns)   --->   "%t1_0_V_1 = add i448 %call_ret_i, %call_ret_i1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:92]   --->   Operation 131 'add' 't1_0_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/2] (3.44ns)   --->   "%t1_1_V_1 = add i448 %call_ret2_i, %call_ret2_i1" [sikehls/fpx.cpp:136->sikehls/ec_isogeny.cpp:92]   --->   Operation 132 'add' 't1_1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %add_ln214_2, %call_ret_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 133 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214_3, %call_ret2_i1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 134 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [2/2] (3.44ns)   --->   "%sub_ln214_4 = sub i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 135 'sub' 'sub_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.02>
ST_16 : Operation 136 [1/2] (3.44ns)   --->   "%t1_V_2 = add i448 %coeff_V_load_4, %coeff_V_load_5" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:91]   --->   Operation 136 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/2] (3.44ns)   --->   "%tt2_V_3 = call fastcc i896 @mp_mul(i448 %coeff_V_load_5, i448 %t0_1_V_1)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:91]   --->   Operation 137 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 138 [2/2] (4.58ns)   --->   "%tt3_V_3 = sub i896 %tt1_V_6, %tt2_V_3" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:91]   --->   Operation 138 'sub' 'tt3_V_3' <Predicate = true> <Delay = 4.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (2.32ns)   --->   "store i448 %sub_ln214, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:93]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i448 %sub_ln214_2, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:93]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 141 [2/2] (3.44ns)   --->   "%t1_V_4 = add i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:95]   --->   Operation 141 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/2] (3.44ns)   --->   "%sub_ln214_4 = sub i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 142 'sub' 'sub_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [2/2] (3.44ns)   --->   "%add_ln214_5 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_4" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 143 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%t3_V_1 = shl i448 %sub_ln214, 1" [sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:95]   --->   Operation 144 'shl' 't3_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [2/2] (4.63ns)   --->   "%temp_V_3 = call fastcc i896 @mp_mul(i448 %t3_V_1, i448 %sub_ln214_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 145 'call' 'temp_V_3' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.07>
ST_17 : Operation 146 [1/2] (3.44ns)   --->   "%tt3_V_3 = sub i896 %tt1_V_6, %tt2_V_3" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:91]   --->   Operation 146 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [2/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 147 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/2] (3.44ns)   --->   "%t1_V_4 = add i448 %sub_ln214, %sub_ln214_2" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:95]   --->   Operation 148 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/2] (3.44ns)   --->   "%add_ln214_5 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_4" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:95]   --->   Operation 149 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (4.63ns)   --->   "%temp_V_2 = call fastcc i896 @mp_mul(i448 %t1_V_4, i448 %add_ln214_5)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 150 'call' 'temp_V_2' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 151 [1/2] (3.44ns)   --->   "%temp_V_3 = call fastcc i896 @mp_mul(i448 %t3_V_1, i448 %sub_ln214_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 151 'call' 'temp_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 152 [2/2] (3.44ns)   --->   "%t1_V_3 = add i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:94]   --->   Operation 152 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 153 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 154 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%t3_V = shl i448 %t1_0_V_1, 1" [sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:94]   --->   Operation 155 'shl' 't3_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [2/2] (4.63ns)   --->   "%temp_V_1 = call fastcc i896 @mp_mul(i448 %t3_V, i448 %t1_1_V_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 156 'call' 'temp_V_1' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 157 [1/2] (3.44ns)   --->   "%temp_V_2 = call fastcc i896 @mp_mul(i448 %t1_V_4, i448 %add_ln214_5)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 157 'call' 'temp_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 158 [2/2] (5.08ns)   --->   "%call_ret_i2 = call fastcc i448 @rdc_mont(i896 %temp_V_3)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 158 'call' 'call_ret_i2' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.07>
ST_19 : Operation 159 [1/2] (3.44ns)   --->   "%t1_V_3 = add i448 %t1_0_V_1, %t1_1_V_1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:94]   --->   Operation 159 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:94]   --->   Operation 160 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [2/2] (4.63ns)   --->   "%temp_V = call fastcc i896 @mp_mul(i448 %t1_V_3, i448 %add_ln214_4)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 161 'call' 'temp_V' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 162 [1/2] (3.44ns)   --->   "%temp_V_1 = call fastcc i896 @mp_mul(i448 %t3_V, i448 %t1_1_V_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 162 'call' 'temp_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 163 [2/2] (5.08ns)   --->   "%call_ret1_i = call fastcc i448 @rdc_mont(i896 %temp_V_2)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 163 'call' 'call_ret1_i' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 164 [1/2] (3.44ns)   --->   "%call_ret_i2 = call fastcc i448 @rdc_mont(i896 %temp_V_3)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 164 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 165 [1/1] (2.32ns)   --->   "store i448 %call_ret_i2, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:95]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 20 <SV = 19> <Delay = 5.76>
ST_20 : Operation 166 [2/2] (4.63ns)   --->   "%empty_8 = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t1_V_7)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:90]   --->   Operation 166 'call' 'empty_8' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 167 [2/2] (5.08ns)   --->   "%t0_1_V_2 = call fastcc i448 @rdc_mont(i896 %tt3_V_3)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:91]   --->   Operation 167 'call' 't0_1_V_2' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 168 [1/2] (3.44ns)   --->   "%temp_V = call fastcc i896 @mp_mul(i448 %t1_V_3, i448 %add_ln214_4)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 168 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 169 [1/2] (3.44ns)   --->   "%call_ret1_i = call fastcc i448 @rdc_mont(i896 %temp_V_2)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 169 'call' 'call_ret1_i' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 170 [1/1] (2.32ns)   --->   "store i448 %call_ret1_i, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:95]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_20 : Operation 171 [2/2] (2.32ns)   --->   "%P_Z_V_load_3 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 171 'load' 'P_Z_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 21 <SV = 20> <Delay = 5.76>
ST_21 : Operation 172 [1/2] (3.44ns)   --->   "%empty_8 = call fastcc i896 @mp_mul(i448 %t1_V, i448 %t1_V_7)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:90]   --->   Operation 172 'call' 'empty_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 173 [1/2] (3.44ns)   --->   "%t0_1_V_2 = call fastcc i448 @rdc_mont(i896 %tt3_V_3)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:91]   --->   Operation 173 'call' 't0_1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 174 [2/2] (5.08ns)   --->   "%t1_1_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V_1)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 174 'call' 't1_1_V_2' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 175 [2/2] (2.32ns)   --->   "%P_Z_V_load_2 = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 175 'load' 'P_Z_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_21 : Operation 176 [1/2] (2.32ns)   --->   "%P_Z_V_load_3 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 176 'load' 'P_Z_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_21 : Operation 177 [2/2] (3.44ns)   --->   "%add_ln214_7 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_3" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 177 'add' 'add_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.88>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%t2_V_3 = shl i448 %t0_1_V_1, 1" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:91]   --->   Operation 178 'shl' 't2_V_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [2/2] (4.63ns)   --->   "%empty_9 = call fastcc i896 @mp_mul(i448 %t1_V_2, i448 %t2_V_3)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:91]   --->   Operation 179 'call' 'empty_9' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 180 [2/2] (5.08ns)   --->   "%t1_0_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 180 'call' 't1_0_V_2' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 181 [1/2] (3.44ns)   --->   "%t1_1_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V_1)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:167->sikehls/ec_isogeny.cpp:94]   --->   Operation 181 'call' 't1_1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 182 [1/2] (2.32ns)   --->   "%P_Z_V_load_2 = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 182 'load' 'P_Z_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_22 : Operation 183 [2/2] (3.44ns)   --->   "%add_ln214_6 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 183 'add' 'add_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/2] (3.44ns)   --->   "%add_ln214_7 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_3" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 184 'add' 'add_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [2/2] (3.44ns)   --->   "%t0_1_V_3 = sub i448 %add_ln214_7, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 185 'sub' 't0_1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.07>
ST_23 : Operation 186 [1/2] (3.44ns)   --->   "%empty_9 = call fastcc i896 @mp_mul(i448 %t1_V_2, i448 %t2_V_3)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:91]   --->   Operation 186 'call' 'empty_9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 187 [1/2] (3.44ns)   --->   "%t1_0_V_2 = call fastcc i448 @rdc_mont(i896 %temp_V)" [sikehls/fpx.cpp:88->sikehls/fpx.cpp:166->sikehls/ec_isogeny.cpp:94]   --->   Operation 187 'call' 't1_0_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 188 [1/2] (3.44ns)   --->   "%add_ln214_6 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %P_Z_V_load_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 188 'add' 'add_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [2/2] (3.44ns)   --->   "%t0_0_V_3 = sub i448 %add_ln214_6, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 189 'sub' 't0_0_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/2] (3.44ns)   --->   "%t0_1_V_3 = sub i448 %add_ln214_7, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:144->sikehls/ec_isogeny.cpp:97]   --->   Operation 190 'sub' 't0_1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [2/2] (4.63ns)   --->   "%tt2_V_5 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_3, i448 %t0_1_V_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:99]   --->   Operation 191 'call' 'tt2_V_5' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.07>
ST_24 : Operation 192 [2/2] (3.44ns)   --->   "call fastcc void @mp2_add(i448 %t1_0_V_2, i448 %t1_1_V_2, i448 %t0_1_V_2, i448 %t0_1_V_2, [2 x i448]* %P_X_V)" [sikehls/ec_isogeny.cpp:96]   --->   Operation 192 'call' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 193 [1/2] (3.44ns)   --->   "%t0_0_V_3 = sub i448 %add_ln214_6, %t0_1_V_2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:97]   --->   Operation 193 'sub' 't0_0_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [2/2] (3.44ns)   --->   "%t1_V_6 = add i448 %P_Z_V_load_2, %P_Z_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:99]   --->   Operation 194 'add' 't1_V_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [2/2] (3.44ns)   --->   "%t2_V_5 = add i448 %t0_0_V_3, %t0_1_V_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:99]   --->   Operation 195 'add' 't2_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [2/2] (4.63ns)   --->   "%tt1_V_10 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_2, i448 %t0_0_V_3)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:99]   --->   Operation 196 'call' 'tt1_V_10' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 197 [1/2] (3.44ns)   --->   "%tt2_V_5 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_3, i448 %t0_1_V_3)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:99]   --->   Operation 197 'call' 'tt2_V_5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.07>
ST_25 : Operation 198 [1/2] (0.00ns)   --->   "call fastcc void @mp2_add(i448 %t1_0_V_2, i448 %t1_1_V_2, i448 %t0_1_V_2, i448 %t0_1_V_2, [2 x i448]* %P_X_V)" [sikehls/ec_isogeny.cpp:96]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 199 [1/2] (3.44ns)   --->   "%t1_V_6 = add i448 %P_Z_V_load_2, %P_Z_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:99]   --->   Operation 199 'add' 't1_V_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/2] (3.44ns)   --->   "%t2_V_5 = add i448 %t0_0_V_3, %t0_1_V_3" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:99]   --->   Operation 200 'add' 't2_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/2] (3.44ns)   --->   "%tt1_V_10 = call fastcc i896 @mp_mul(i448 %P_Z_V_load_2, i448 %t0_0_V_3)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:99]   --->   Operation 201 'call' 'tt1_V_10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 202 [2/2] (4.63ns)   --->   "%empty_11 = call fastcc i896 @mp_mul(i448 %t1_V_6, i448 %t2_V_5)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:99]   --->   Operation 202 'call' 'empty_11' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 203 [2/2] (3.44ns)   --->   "%tt3_V_5 = sub i896 %tt1_V_10, %tt2_V_5" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:99]   --->   Operation 203 'sub' 'tt3_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 204 [2/2] (2.32ns)   --->   "%P_X_V_load_2 = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 204 'load' 'P_X_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_26 : Operation 205 [1/2] (3.44ns)   --->   "%empty_11 = call fastcc i896 @mp_mul(i448 %t1_V_6, i448 %t2_V_5)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:99]   --->   Operation 205 'call' 'empty_11' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 206 [1/2] (3.44ns)   --->   "%tt3_V_5 = sub i896 %tt1_V_10, %tt2_V_5" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:99]   --->   Operation 206 'sub' 'tt3_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.95>
ST_27 : Operation 207 [1/2] (2.32ns)   --->   "%P_X_V_load_2 = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 207 'load' 'P_X_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_27 : Operation 208 [2/2] (2.32ns)   --->   "%P_X_V_load_3 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 208 'load' 'P_X_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_27 : Operation 209 [2/2] (4.63ns)   --->   "%tt1_V_8 = call fastcc i896 @mp_mul(i448 %P_X_V_load_2, i448 %t1_0_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:98]   --->   Operation 209 'call' 'tt1_V_8' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 210 [2/2] (5.08ns)   --->   "%call_ret1_i2 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:99]   --->   Operation 210 'call' 'call_ret1_i2' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.95>
ST_28 : Operation 211 [1/2] (2.32ns)   --->   "%P_X_V_load_3 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 211 'load' 'P_X_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_28 : Operation 212 [2/2] (3.44ns)   --->   "%t1_V_5 = add i448 %P_X_V_load_2, %P_X_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 212 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [2/2] (3.44ns)   --->   "%t2_V_4 = add i448 %t1_0_V_2, %t1_1_V_2" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:98]   --->   Operation 213 'add' 't2_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/2] (3.44ns)   --->   "%tt1_V_8 = call fastcc i896 @mp_mul(i448 %P_X_V_load_2, i448 %t1_0_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:98]   --->   Operation 214 'call' 'tt1_V_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 215 [2/2] (4.63ns)   --->   "%tt2_V_4 = call fastcc i896 @mp_mul(i448 %P_X_V_load_3, i448 %t1_1_V_2)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:98]   --->   Operation 215 'call' 'tt2_V_4' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 216 [1/2] (3.44ns)   --->   "%call_ret1_i2 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:99]   --->   Operation 216 'call' 'call_ret1_i2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 217 [1/1] (2.32ns)   --->   "store i448 %call_ret1_i2, i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:99]   --->   Operation 217 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_28 : Operation 218 [2/2] (5.08ns)   --->   "%call_ret_i4 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:99]   --->   Operation 218 'call' 'call_ret_i4' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.02>
ST_29 : Operation 219 [1/2] (3.44ns)   --->   "%t1_V_5 = add i448 %P_X_V_load_2, %P_X_V_load_3" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:98]   --->   Operation 219 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/2] (3.44ns)   --->   "%t2_V_4 = add i448 %t1_0_V_2, %t1_1_V_2" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:98]   --->   Operation 220 'add' 't2_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [1/2] (3.44ns)   --->   "%tt2_V_4 = call fastcc i896 @mp_mul(i448 %P_X_V_load_3, i448 %t1_1_V_2)" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:98]   --->   Operation 221 'call' 'tt2_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 222 [2/2] (4.58ns)   --->   "%tt3_V_4 = sub i896 %tt1_V_8, %tt2_V_4" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:98]   --->   Operation 222 'sub' 'tt3_V_4' <Predicate = true> <Delay = 4.58> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [1/2] (3.44ns)   --->   "%call_ret_i4 = call fastcc i448 @rdc_mont(i896 %tt3_V_5)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:99]   --->   Operation 223 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 224 [1/1] (2.32ns)   --->   "store i448 %call_ret_i4, i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:99]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 30 <SV = 29> <Delay = 8.53>
ST_30 : Operation 225 [2/2] (4.63ns)   --->   "%empty_10 = call fastcc i896 @mp_mul(i448 %t1_V_5, i448 %t2_V_4)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:98]   --->   Operation 225 'call' 'empty_10' <Predicate = true> <Delay = 4.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 226 [1/2] (3.44ns)   --->   "%tt3_V_4 = sub i896 %tt1_V_8, %tt2_V_4" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:98]   --->   Operation 226 'sub' 'tt3_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 227 [2/2] (5.08ns)   --->   "%call_ret1_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98]   --->   Operation 227 'call' 'call_ret1_i1' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.76>
ST_31 : Operation 228 [1/2] (3.44ns)   --->   "%empty_10 = call fastcc i896 @mp_mul(i448 %t1_V_5, i448 %t2_V_4)" [sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:98]   --->   Operation 228 'call' 'empty_10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 229 [1/2] (3.44ns)   --->   "%call_ret1_i1 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98]   --->   Operation 229 'call' 'call_ret1_i1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 230 [1/1] (2.32ns)   --->   "store i448 %call_ret1_i1, i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:185->sikehls/ec_isogeny.cpp:98]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_31 : Operation 231 [2/2] (5.08ns)   --->   "%call_ret_i3 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98]   --->   Operation 231 'call' 'call_ret_i3' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.76>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !347"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !353"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i448]* %coeff_V), !map !357"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @eval_4_isog_str) nounwind"   --->   Operation 235 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [7 x i8]* @p_str1133, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:79]   --->   Operation 236 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [8 x i8]* @p_str1537, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:80]   --->   Operation 237 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [9 x i8]* @p_str1234, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:81]   --->   Operation 238 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 239 [1/2] (3.44ns)   --->   "%call_ret_i3 = call fastcc i448 @rdc_mont(i896 %tt3_V_4)" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98]   --->   Operation 239 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 240 [1/1] (2.32ns)   --->   "store i448 %call_ret_i3, i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:186->sikehls/ec_isogeny.cpp:98]   --->   Operation 240 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_32 : Operation 241 [1/1] (0.00ns)   --->   "ret void" [sikehls/ec_isogeny.cpp:100]   --->   Operation 241 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P_X_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ P_Z_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ coeff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_X_V_addr             (getelementptr    ) [ 001111111111111111111111111111111]
P_Z_V_addr             (getelementptr    ) [ 001111111111111111111111111111000]
P_X_V_addr_1           (getelementptr    ) [ 000111111111111111111111111111110]
P_Z_V_addr_1           (getelementptr    ) [ 000111111111111111111111111110000]
coeff_V_addr           (getelementptr    ) [ 000100000000000000000000000000000]
P_X_V_load             (load             ) [ 000100000000000000000000000000000]
P_Z_V_load             (load             ) [ 000110000000000000000000000000000]
coeff_V_addr_1         (getelementptr    ) [ 000010000000000000000000000000000]
t0_0_V                 (add              ) [ 000011111110000000000000000000000]
P_X_V_load_1           (load             ) [ 000010000000000000000000000000000]
P_Z_V_load_1           (load             ) [ 000011000000000000000000000000000]
add_ln214              (add              ) [ 000010000000000000000000000000000]
coeff_V_load           (load             ) [ 000011000000000000000000000000000]
t0_1_V                 (add              ) [ 000001111110000000000000000000000]
t1_0_V                 (sub              ) [ 000001111110000000000000000000000]
add_ln214_1            (add              ) [ 000001000000000000000000000000000]
coeff_V_load_1         (load             ) [ 000001000000000000000000000000000]
tt1_V                  (call             ) [ 000001100000000000000000000000000]
coeff_V_addr_2         (getelementptr    ) [ 000000100000000000000000000000000]
t1_1_V                 (sub              ) [ 000000111110000000000000000000000]
t2_V                   (add              ) [ 000000111111000000000000000000000]
tt2_V                  (call             ) [ 000000100000000000000000000000000]
coeff_V_addr_3         (getelementptr    ) [ 000000010000000000000000000000000]
tt3_V                  (sub              ) [ 000000011111000000000000000000000]
coeff_V_load_2         (load             ) [ 000000011000000000000000000000000]
call_ret2_i            (call             ) [ 000000001111111100000000000000000]
coeff_V_load_3         (load             ) [ 000000001000000000000000000000000]
tt1_V_2                (call             ) [ 000000001100000000000000000000000]
t2_V_1                 (add              ) [ 000000000111100000000000000000000]
tt2_V_1                (call             ) [ 000000000100000000000000000000000]
tt3_V_1                (sub              ) [ 000000000011110000000000000000000]
tt1_V_4                (call             ) [ 000000000011000000000000000000000]
t1_V                   (add              ) [ 000000000001111111111100000000000]
t1_V_7                 (add              ) [ 000000000001111111111100000000000]
tt2_V_2                (call             ) [ 000000000001000000000000000000000]
empty                  (call             ) [ 000000000000000000000000000000000]
call_ret_i             (call             ) [ 000000000000111100000000000000000]
tt3_V_2                (sub              ) [ 000000000000111000000000000000000]
empty_7                (call             ) [ 000000000000000000000000000000000]
call_ret2_i1           (call             ) [ 000000000000011100000000000000000]
coeff_V_addr_4         (getelementptr    ) [ 000000000000001000000000000000000]
call_ret_i1            (call             ) [ 000000000000001100000000000000000]
coeff_V_addr_5         (getelementptr    ) [ 000000000000000100000000000000000]
store_ln185            (store            ) [ 000000000000000000000000000000000]
store_ln186            (store            ) [ 000000000000000000000000000000000]
store_ln185            (store            ) [ 000000000000000000000000000000000]
store_ln186            (store            ) [ 000000000000000000000000000000000]
t0_1_V_1               (call             ) [ 000000000000000111111110000000000]
coeff_V_load_4         (load             ) [ 000000000000000110000000000000000]
add_ln214_2            (add              ) [ 000000000000000100000000000000000]
add_ln214_3            (add              ) [ 000000000000000100000000000000000]
coeff_V_load_5         (load             ) [ 000000000000000010000000000000000]
tt1_V_6                (call             ) [ 000000000000000011000000000000000]
t1_0_V_1               (add              ) [ 000000000000000011110000000000000]
t1_1_V_1               (add              ) [ 000000000000000011110000000000000]
sub_ln214              (sub              ) [ 000000000000000011000000000000000]
sub_ln214_2            (sub              ) [ 000000000000000011000000000000000]
t1_V_2                 (add              ) [ 000000000000000001111111000000000]
tt2_V_3                (call             ) [ 000000000000000001000000000000000]
store_ln10             (store            ) [ 000000000000000000000000000000000]
store_ln10             (store            ) [ 000000000000000000000000000000000]
sub_ln214_4            (sub              ) [ 000000000000000001000000000000000]
t3_V_1                 (shl              ) [ 000000000000000001000000000000000]
tt3_V_3                (sub              ) [ 000000000000000000111100000000000]
t1_V_4                 (add              ) [ 000000000000000000100000000000000]
add_ln214_5            (add              ) [ 000000000000000000100000000000000]
temp_V_3               (call             ) [ 000000000000000000110000000000000]
sub_ln214_3            (sub              ) [ 000000000000000000010000000000000]
t3_V                   (shl              ) [ 000000000000000000010000000000000]
temp_V_2               (call             ) [ 000000000000000000011000000000000]
t1_V_3                 (add              ) [ 000000000000000000001000000000000]
add_ln214_4            (add              ) [ 000000000000000000001000000000000]
temp_V_1               (call             ) [ 000000000000000000001110000000000]
call_ret_i2            (call             ) [ 000000000000000000000000000000000]
store_ln88             (store            ) [ 000000000000000000000000000000000]
temp_V                 (call             ) [ 000000000000000000000111000000000]
call_ret1_i            (call             ) [ 000000000000000000000000000000000]
store_ln88             (store            ) [ 000000000000000000000000000000000]
empty_8                (call             ) [ 000000000000000000000000000000000]
t0_1_V_2               (call             ) [ 000000000000000000000011110000000]
P_Z_V_load_3           (load             ) [ 000000000000000000000011110000000]
t2_V_3                 (shl              ) [ 000000000000000000000001000000000]
t1_1_V_2               (call             ) [ 000000000000000000000001111111000]
P_Z_V_load_2           (load             ) [ 000000000000000000000001110000000]
add_ln214_7            (add              ) [ 000000000000000000000001000000000]
empty_9                (call             ) [ 000000000000000000000000000000000]
t1_0_V_2               (call             ) [ 000000000000000000000000111111000]
add_ln214_6            (add              ) [ 000000000000000000000000100000000]
t0_1_V_3               (sub              ) [ 000000000000000000000000110000000]
t0_0_V_3               (sub              ) [ 000000000000000000000000010000000]
tt2_V_5                (call             ) [ 000000000000000000000000011000000]
call_ln96              (call             ) [ 000000000000000000000000000000000]
t1_V_6                 (add              ) [ 000000000000000000000000001000000]
t2_V_5                 (add              ) [ 000000000000000000000000001000000]
tt1_V_10               (call             ) [ 000000000000000000000000001000000]
empty_11               (call             ) [ 000000000000000000000000000000000]
tt3_V_5                (sub              ) [ 000000000000000000000000000111000]
P_X_V_load_2           (load             ) [ 000000000000000000000000000011000]
P_X_V_load_3           (load             ) [ 000000000000000000000000000001000]
tt1_V_8                (call             ) [ 000000000000000000000000000001100]
call_ret1_i2           (call             ) [ 000000000000000000000000000000000]
store_ln185            (store            ) [ 000000000000000000000000000000000]
t1_V_5                 (add              ) [ 000000000000000000000000000000110]
t2_V_4                 (add              ) [ 000000000000000000000000000000110]
tt2_V_4                (call             ) [ 000000000000000000000000000000100]
call_ret_i4            (call             ) [ 000000000000000000000000000000000]
store_ln186            (store            ) [ 000000000000000000000000000000000]
tt3_V_4                (sub              ) [ 000000000000000000000000000000011]
empty_10               (call             ) [ 000000000000000000000000000000000]
call_ret1_i1           (call             ) [ 000000000000000000000000000000000]
store_ln185            (store            ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000]
specresourcelimit_ln79 (specresourcelimit) [ 000000000000000000000000000000000]
specresourcelimit_ln80 (specresourcelimit) [ 000000000000000000000000000000000]
specresourcelimit_ln81 (specresourcelimit) [ 000000000000000000000000000000000]
call_ret_i3            (call             ) [ 000000000000000000000000000000000]
store_ln186            (store            ) [ 000000000000000000000000000000000]
ret_ln100              (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P_X_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_X_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="P_Z_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_Z_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp2_add"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="eval_4_isog_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str931"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1133"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1537"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1234"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="P_X_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="448" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_X_V_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="P_Z_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="448" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_Z_V_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="448" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="13"/>
<pin id="154" dir="0" index="4" bw="1" slack="0"/>
<pin id="155" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="448" slack="0"/>
<pin id="157" dir="1" index="7" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="P_X_V_load/1 P_X_V_load_1/2 store_ln185/14 store_ln186/14 P_X_V_load_2/26 P_X_V_load_3/27 store_ln185/31 store_ln186/32 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="448" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="13"/>
<pin id="158" dir="0" index="4" bw="1" slack="0"/>
<pin id="159" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="448" slack="0"/>
<pin id="161" dir="1" index="7" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="P_Z_V_load/1 P_Z_V_load_1/2 store_ln185/14 store_ln186/14 store_ln10/16 store_ln10/16 store_ln88/19 store_ln88/20 P_Z_V_load_3/20 P_Z_V_load_2/21 store_ln185/28 store_ln186/29 "/>
</bind>
</comp>

<comp id="78" class="1004" name="P_X_V_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="448" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_X_V_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="P_Z_V_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="448" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_Z_V_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="coeff_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="448" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_V_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="448" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_V_load/2 coeff_V_load_1/3 coeff_V_load_2/5 coeff_V_load_3/6 coeff_V_load_4/13 coeff_V_load_5/14 "/>
</bind>
</comp>

<comp id="110" class="1004" name="coeff_V_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="448" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_V_addr_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="coeff_V_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="448" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_V_addr_2/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="coeff_V_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="448" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_V_addr_3/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="coeff_V_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="448" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_V_addr_4/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="coeff_V_addr_5_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="448" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_V_addr_5/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_mp_mul_fu_163">
<pin_list>
<pin id="170" dir="0" index="0" bw="896" slack="0"/>
<pin id="171" dir="0" index="1" bw="448" slack="0"/>
<pin id="172" dir="0" index="2" bw="448" slack="0"/>
<pin id="173" dir="1" index="3" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tt1_V/3 tt2_V/4 tt1_V_2/6 tt2_V_1/7 tt1_V_4/8 tt2_V_2/9 empty/10 empty_7/11 tt1_V_6/14 tt2_V_3/15 temp_V_3/16 temp_V_2/17 temp_V_1/18 temp_V/19 empty_8/20 empty_9/22 tt2_V_5/23 tt1_V_10/24 empty_11/25 tt1_V_8/27 tt2_V_4/28 empty_10/30 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_rdc_mont_fu_246">
<pin_list>
<pin id="251" dir="0" index="0" bw="448" slack="0"/>
<pin id="252" dir="0" index="1" bw="896" slack="0"/>
<pin id="253" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2_i/6 call_ret_i/10 call_ret2_i1/11 call_ret_i1/12 t0_1_V_1/13 call_ret_i2/18 call_ret1_i/19 t0_1_V_2/20 t1_1_V_2/21 t1_0_V_2/22 call_ret1_i2/27 call_ret_i4/28 call_ret1_i1/30 call_ret_i3/31 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_mp2_add_fu_307">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="448" slack="1"/>
<pin id="329" dir="0" index="2" bw="448" slack="2"/>
<pin id="330" dir="0" index="3" bw="448" slack="3"/>
<pin id="331" dir="0" index="4" bw="448" slack="3"/>
<pin id="332" dir="0" index="5" bw="448" slack="0"/>
<pin id="333" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/24 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="448" slack="0"/>
<pin id="342" dir="0" index="1" bw="448" slack="0"/>
<pin id="343" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t0_0_V/2 t0_1_V/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="436" slack="0"/>
<pin id="349" dir="0" index="1" bw="448" slack="0"/>
<pin id="350" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/2 add_ln214_1/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="448" slack="1"/>
<pin id="355" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_load P_X_V_load_1 P_X_V_load_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="448" slack="1"/>
<pin id="363" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_load P_Z_V_load_3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="448" slack="1"/>
<pin id="369" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_load_1 P_Z_V_load_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="448" slack="1"/>
<pin id="376" dir="1" index="1" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln214 add_ln214_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="448" slack="1"/>
<pin id="380" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_load coeff_V_load_2 coeff_V_load_4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="448" slack="1"/>
<pin id="386" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_load_1 coeff_V_load_3 coeff_V_load_5 "/>
</bind>
</comp>

<comp id="390" class="1005" name="reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="896" slack="1"/>
<pin id="392" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="tt1_V tt1_V_2 tt1_V_4 tt1_V_6 temp_V_3 temp_V_1 tt2_V_5 tt1_V_8 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="896" slack="1"/>
<pin id="397" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="tt2_V tt2_V_1 tt2_V_2 tt2_V_3 temp_V_2 temp_V tt1_V_10 tt2_V_4 "/>
</bind>
</comp>

<comp id="400" class="1005" name="reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="448" slack="1"/>
<pin id="402" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret2_i t0_1_V_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="448" slack="2"/>
<pin id="409" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="call_ret_i t1_1_V_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="448" slack="1"/>
<pin id="416" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret2_i1 t1_0_V_2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="448" slack="1"/>
<pin id="423" dir="0" index="1" bw="448" slack="0"/>
<pin id="424" dir="1" index="2" bw="448" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V/4 t2_V_1/7 t1_V_2/15 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="896" slack="1"/>
<pin id="429" dir="0" index="1" bw="896" slack="0"/>
<pin id="430" dir="1" index="2" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V/5 tt3_V_1/8 tt3_V_2/10 tt3_V_3/16 tt3_V_4/29 "/>
</bind>
</comp>

<comp id="434" class="1005" name="reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="448" slack="5"/>
<pin id="436" dir="1" index="1" bw="448" slack="5"/>
</pin_list>
<bind>
<opset="t2_V t1_V_2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="896" slack="1"/>
<pin id="442" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="tt3_V tt3_V_2 tt3_V_3 tt3_V_4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="448" slack="0"/>
<pin id="447" dir="0" index="1" bw="448" slack="1"/>
<pin id="448" dir="1" index="2" bw="448" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t1_0_V/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="448" slack="0"/>
<pin id="453" dir="0" index="1" bw="448" slack="1"/>
<pin id="454" dir="1" index="2" bw="448" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t1_1_V/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="448" slack="6"/>
<pin id="459" dir="0" index="1" bw="448" slack="5"/>
<pin id="460" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="448" slack="5"/>
<pin id="464" dir="0" index="1" bw="448" slack="4"/>
<pin id="465" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_7/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="436" slack="0"/>
<pin id="468" dir="0" index="1" bw="448" slack="2"/>
<pin id="469" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_2/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="436" slack="0"/>
<pin id="474" dir="0" index="1" bw="448" slack="6"/>
<pin id="475" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_3/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="448" slack="3"/>
<pin id="480" dir="0" index="1" bw="448" slack="1"/>
<pin id="481" dir="1" index="2" bw="448" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_0_V_1/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="448" slack="7"/>
<pin id="485" dir="0" index="1" bw="448" slack="2"/>
<pin id="486" dir="1" index="2" bw="448" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_1_V_1/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="448" slack="0"/>
<pin id="491" dir="0" index="1" bw="448" slack="1"/>
<pin id="492" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="448" slack="0"/>
<pin id="496" dir="0" index="1" bw="448" slack="2"/>
<pin id="497" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_2/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="448" slack="0"/>
<pin id="502" dir="0" index="1" bw="448" slack="0"/>
<pin id="503" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_4/15 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="448" slack="1"/>
<pin id="508" dir="0" index="1" bw="448" slack="1"/>
<pin id="509" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_4/16 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="437" slack="0"/>
<pin id="513" dir="0" index="1" bw="448" slack="0"/>
<pin id="514" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_5/16 "/>
</bind>
</comp>

<comp id="518" class="1004" name="t3_V_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="448" slack="1"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t3_V_1/16 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="448" slack="2"/>
<pin id="526" dir="0" index="1" bw="448" slack="2"/>
<pin id="527" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214_3/17 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="448" slack="3"/>
<pin id="530" dir="0" index="1" bw="448" slack="3"/>
<pin id="531" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_3/18 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="437" slack="0"/>
<pin id="535" dir="0" index="1" bw="448" slack="0"/>
<pin id="536" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_4/18 "/>
</bind>
</comp>

<comp id="540" class="1004" name="t3_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="448" slack="3"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t3_V/18 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="436" slack="0"/>
<pin id="548" dir="0" index="1" bw="448" slack="0"/>
<pin id="549" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_7/21 "/>
</bind>
</comp>

<comp id="552" class="1004" name="t2_V_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="448" slack="8"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t2_V_3/22 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="436" slack="0"/>
<pin id="560" dir="0" index="1" bw="448" slack="0"/>
<pin id="561" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_6/22 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="448" slack="0"/>
<pin id="566" dir="0" index="1" bw="448" slack="1"/>
<pin id="567" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t0_1_V_3/22 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="448" slack="0"/>
<pin id="573" dir="0" index="1" bw="448" slack="2"/>
<pin id="574" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t0_0_V_3/23 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="448" slack="2"/>
<pin id="580" dir="0" index="1" bw="448" slack="3"/>
<pin id="581" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_6/24 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="448" slack="0"/>
<pin id="587" dir="0" index="1" bw="448" slack="1"/>
<pin id="588" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V_5/24 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="896" slack="0"/>
<pin id="593" dir="0" index="1" bw="896" slack="1"/>
<pin id="594" dir="1" index="2" bw="896" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tt3_V_5/25 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="448" slack="1"/>
<pin id="599" dir="0" index="1" bw="448" slack="0"/>
<pin id="600" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V_5/28 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="448" slack="5"/>
<pin id="605" dir="0" index="1" bw="448" slack="6"/>
<pin id="606" dir="1" index="2" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t2_V_4/28 "/>
</bind>
</comp>

<comp id="609" class="1005" name="P_X_V_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="P_Z_V_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="P_X_V_addr_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_addr_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="P_Z_V_addr_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_Z_V_addr_1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="coeff_V_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="1"/>
<pin id="635" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="coeff_V_addr_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="1"/>
<pin id="640" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_addr_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="t0_0_V_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="448" slack="1"/>
<pin id="645" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t0_0_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="t0_1_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="448" slack="1"/>
<pin id="651" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t0_1_V "/>
</bind>
</comp>

<comp id="655" class="1005" name="t1_0_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="448" slack="2"/>
<pin id="657" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="t1_0_V "/>
</bind>
</comp>

<comp id="662" class="1005" name="coeff_V_addr_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_addr_2 "/>
</bind>
</comp>

<comp id="667" class="1005" name="t1_1_V_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="448" slack="2"/>
<pin id="669" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="t1_1_V "/>
</bind>
</comp>

<comp id="674" class="1005" name="coeff_V_addr_3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="1"/>
<pin id="676" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_addr_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="t2_V_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="448" slack="3"/>
<pin id="681" dir="1" index="1" bw="448" slack="3"/>
</pin_list>
<bind>
<opset="t2_V_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="tt3_V_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="896" slack="2"/>
<pin id="686" dir="1" index="1" bw="896" slack="2"/>
</pin_list>
<bind>
<opset="tt3_V_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="t1_V_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="448" slack="1"/>
<pin id="691" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="694" class="1005" name="t1_V_7_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="448" slack="1"/>
<pin id="696" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_7 "/>
</bind>
</comp>

<comp id="700" class="1005" name="coeff_V_addr_4_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="1"/>
<pin id="702" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_addr_4 "/>
</bind>
</comp>

<comp id="705" class="1005" name="call_ret_i1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="448" slack="1"/>
<pin id="707" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="call_ret_i1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="coeff_V_addr_5_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="1"/>
<pin id="714" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeff_V_addr_5 "/>
</bind>
</comp>

<comp id="717" class="1005" name="t0_1_V_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="448" slack="1"/>
<pin id="719" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t0_1_V_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="add_ln214_2_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="448" slack="1"/>
<pin id="725" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln214_3_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="448" slack="1"/>
<pin id="730" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="t1_0_V_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="448" slack="2"/>
<pin id="735" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="t1_0_V_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="t1_1_V_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="448" slack="2"/>
<pin id="742" dir="1" index="1" bw="448" slack="2"/>
</pin_list>
<bind>
<opset="t1_1_V_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="sub_ln214_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="448" slack="1"/>
<pin id="749" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sub_ln214_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="448" slack="1"/>
<pin id="757" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_2 "/>
</bind>
</comp>

<comp id="763" class="1005" name="sub_ln214_4_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="448" slack="1"/>
<pin id="765" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_4 "/>
</bind>
</comp>

<comp id="768" class="1005" name="t3_V_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="448" slack="1"/>
<pin id="770" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t3_V_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="t1_V_4_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="448" slack="1"/>
<pin id="775" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_4 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add_ln214_5_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="448" slack="1"/>
<pin id="780" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_5 "/>
</bind>
</comp>

<comp id="783" class="1005" name="sub_ln214_3_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="448" slack="1"/>
<pin id="785" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214_3 "/>
</bind>
</comp>

<comp id="788" class="1005" name="t3_V_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="448" slack="1"/>
<pin id="790" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t3_V "/>
</bind>
</comp>

<comp id="793" class="1005" name="t1_V_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="448" slack="1"/>
<pin id="795" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln214_4_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="448" slack="1"/>
<pin id="800" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_4 "/>
</bind>
</comp>

<comp id="803" class="1005" name="t2_V_3_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="448" slack="1"/>
<pin id="805" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t2_V_3 "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln214_7_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="448" slack="1"/>
<pin id="810" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_7 "/>
</bind>
</comp>

<comp id="813" class="1005" name="add_ln214_6_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="448" slack="1"/>
<pin id="815" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_6 "/>
</bind>
</comp>

<comp id="818" class="1005" name="t0_1_V_3_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="448" slack="1"/>
<pin id="820" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t0_1_V_3 "/>
</bind>
</comp>

<comp id="824" class="1005" name="t0_0_V_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="448" slack="1"/>
<pin id="826" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t0_0_V_3 "/>
</bind>
</comp>

<comp id="830" class="1005" name="t1_V_6_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="448" slack="1"/>
<pin id="832" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_6 "/>
</bind>
</comp>

<comp id="835" class="1005" name="t2_V_5_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="448" slack="1"/>
<pin id="837" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t2_V_5 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tt3_V_5_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="896" slack="1"/>
<pin id="842" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="tt3_V_5 "/>
</bind>
</comp>

<comp id="845" class="1005" name="P_X_V_load_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="448" slack="1"/>
<pin id="847" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="P_X_V_load_3 "/>
</bind>
</comp>

<comp id="851" class="1005" name="t1_V_5_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="448" slack="1"/>
<pin id="853" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t1_V_5 "/>
</bind>
</comp>

<comp id="856" class="1005" name="t2_V_4_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="448" slack="1"/>
<pin id="858" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="t2_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="50" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="58" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="78" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="103"><net_src comp="86" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="109"><net_src comp="94" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="104" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="201"><net_src comp="104" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="236"><net_src comp="66" pin="7"/><net_sink comp="163" pin=1"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="268"><net_src comp="246" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="273"><net_src comp="246" pin="2"/><net_sink comp="72" pin=4"/></net>

<net id="290"><net_src comp="246" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="298"><net_src comp="246" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="303"><net_src comp="246" pin="2"/><net_sink comp="66" pin=4"/></net>

<net id="334"><net_src comp="28" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="335"><net_src comp="0" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="344"><net_src comp="340" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="345"><net_src comp="66" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="72" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="66" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="66" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="66" pin="7"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="364"><net_src comp="72" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="370"><net_src comp="72" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="372"><net_src comp="72" pin="7"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="377"><net_src comp="347" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="104" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="387"><net_src comp="104" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="393"><net_src comp="163" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="398"><net_src comp="163" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="403"><net_src comp="246" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="307" pin=3"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="307" pin=4"/></net>

<net id="410"><net_src comp="246" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="417"><net_src comp="246" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="425"><net_src comp="378" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="104" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="427" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="432"><net_src comp="390" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="163" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="421" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="443"><net_src comp="427" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="449"><net_src comp="347" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="361" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="347" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="367" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="457" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="470"><net_src comp="12" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="407" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="400" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="407" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="400" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="414" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="466" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="472" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="414" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="489" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="506" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="515"><net_src comp="511" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="516"><net_src comp="24" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="500" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="26" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="523"><net_src comp="518" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="532"><net_src comp="528" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="537"><net_src comp="533" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="524" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="545"><net_src comp="540" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="550"><net_src comp="12" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="72" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="26" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="557"><net_src comp="552" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="562"><net_src comp="12" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="72" pin="7"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="564" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="569"><net_src comp="546" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="400" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="571" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="576"><net_src comp="558" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="400" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="578" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="583"><net_src comp="367" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="361" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="585" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="590"><net_src comp="571" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="163" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="390" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="353" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="66" pin="7"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="414" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="407" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="50" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="618"><net_src comp="58" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="624"><net_src comp="78" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="630"><net_src comp="86" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="636"><net_src comp="94" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="641"><net_src comp="110" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="646"><net_src comp="340" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="652"><net_src comp="340" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="658"><net_src comp="445" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="665"><net_src comp="119" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="670"><net_src comp="451" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="677"><net_src comp="128" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="682"><net_src comp="421" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="687"><net_src comp="427" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="692"><net_src comp="457" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="697"><net_src comp="462" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="703"><net_src comp="137" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="708"><net_src comp="246" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="715"><net_src comp="146" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="720"><net_src comp="246" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="726"><net_src comp="466" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="731"><net_src comp="472" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="736"><net_src comp="478" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="743"><net_src comp="483" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="750"><net_src comp="489" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="758"><net_src comp="494" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="766"><net_src comp="500" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="771"><net_src comp="518" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="776"><net_src comp="506" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="781"><net_src comp="511" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="786"><net_src comp="524" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="791"><net_src comp="540" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="796"><net_src comp="528" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="801"><net_src comp="533" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="806"><net_src comp="552" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="811"><net_src comp="546" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="816"><net_src comp="558" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="821"><net_src comp="564" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="827"><net_src comp="571" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="833"><net_src comp="578" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="838"><net_src comp="585" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="843"><net_src comp="591" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="848"><net_src comp="66" pin="7"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="854"><net_src comp="597" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="859"><net_src comp="603" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P_X_V | {14 24 25 31 32 }
	Port: P_Z_V | {14 16 19 20 28 29 }
 - Input state : 
	Port: eval_4_isog : P_X_V | {1 2 3 26 27 28 }
	Port: eval_4_isog : P_Z_V | {1 2 3 20 21 22 }
	Port: eval_4_isog : coeff_V | {2 3 4 5 6 7 13 14 15 }
  - Chain level:
	State 1
		P_X_V_load : 1
		P_Z_V_load : 1
	State 2
		t0_0_V : 1
		P_X_V_load_1 : 1
		P_Z_V_load_1 : 1
		add_ln214 : 1
		coeff_V_load : 1
	State 3
		t0_1_V : 1
		t1_0_V : 1
		add_ln214_1 : 1
		coeff_V_load_1 : 1
		tt1_V : 1
	State 4
		t1_1_V : 1
		t2_V : 1
		tt2_V : 1
	State 5
		tt3_V : 1
		coeff_V_load_2 : 1
	State 6
		call_ret2_i : 1
		coeff_V_load_3 : 1
		tt1_V_2 : 1
	State 7
		t2_V_1 : 1
		tt2_V_1 : 1
	State 8
		tt3_V_1 : 1
	State 9
	State 10
		empty : 1
		tt3_V_2 : 1
	State 11
	State 12
	State 13
		coeff_V_load_4 : 1
	State 14
		coeff_V_load_5 : 1
		tt1_V_6 : 1
		sub_ln214 : 1
		sub_ln214_2 : 1
	State 15
		t1_V_2 : 1
		tt2_V_3 : 1
		sub_ln214_4 : 1
	State 16
		tt3_V_3 : 1
		add_ln214_5 : 1
	State 17
		temp_V_2 : 1
	State 18
		add_ln214_4 : 1
	State 19
		temp_V : 1
		store_ln88 : 1
	State 20
		store_ln88 : 1
	State 21
		add_ln214_7 : 1
	State 22
		add_ln214_6 : 1
		t0_1_V_3 : 1
	State 23
		t0_0_V_3 : 1
		tt2_V_5 : 1
	State 24
		t2_V_5 : 1
		tt1_V_10 : 1
	State 25
		empty_11 : 1
		tt3_V_5 : 1
	State 26
	State 27
		tt1_V_8 : 1
	State 28
		t1_V_5 : 1
		tt2_V_4 : 1
		store_ln185 : 1
	State 29
		tt3_V_4 : 1
		store_ln186 : 1
	State 30
		call_ret1_i1 : 1
	State 31
		store_ln185 : 1
	State 32
		store_ln186 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|          |  grp_mp_mul_fu_163  |    80   |  56.608 |  96760  |   4469  |
|   call   | grp_rdc_mont_fu_246 |    80   | 58.4685 |  99132  |   4613  |
|          |  grp_mp2_add_fu_307 |    0    |  7.076  |   2952  |   300   |
|----------|---------------------|---------|---------|---------|---------|
|          |      grp_fu_340     |    0    |    0    |   580   |   132   |
|          |      grp_fu_347     |    0    |    0    |   580   |   132   |
|          |      grp_fu_421     |    0    |    0    |   580   |   132   |
|          |      grp_fu_457     |    0    |    0    |   580   |   132   |
|          |      grp_fu_462     |    0    |    0    |   580   |   132   |
|          |      grp_fu_466     |    0    |    0    |   580   |   132   |
|          |      grp_fu_472     |    0    |    0    |   580   |   132   |
|          |      grp_fu_478     |    0    |    0    |   580   |   132   |
|          |      grp_fu_483     |    0    |    0    |   580   |   132   |
|    add   |      grp_fu_506     |    0    |    0    |   580   |   132   |
|          |      grp_fu_511     |    0    |    0    |   580   |   132   |
|          |      grp_fu_528     |    0    |    0    |   580   |   132   |
|          |      grp_fu_533     |    0    |    0    |   580   |   132   |
|          |      grp_fu_546     |    0    |    0    |   580   |   132   |
|          |      grp_fu_558     |    0    |    0    |   580   |   132   |
|          |      grp_fu_578     |    0    |    0    |   580   |   132   |
|          |      grp_fu_585     |    0    |    0    |   580   |   132   |
|          |      grp_fu_597     |    0    |    0    |   580   |   132   |
|          |      grp_fu_603     |    0    |    0    |   580   |   132   |
|----------|---------------------|---------|---------|---------|---------|
|          |      grp_fu_427     |    0    |    0    |   580   |   132   |
|          |      grp_fu_445     |    0    |    0    |   580   |   132   |
|          |      grp_fu_451     |    0    |    0    |   580   |   132   |
|          |      grp_fu_489     |    0    |    0    |   580   |   132   |
|    sub   |      grp_fu_494     |    0    |    0    |   580   |   132   |
|          |      grp_fu_500     |    0    |    0    |   580   |   132   |
|          |      grp_fu_524     |    0    |    0    |   580   |   132   |
|          |      grp_fu_564     |    0    |    0    |   580   |   132   |
|          |      grp_fu_571     |    0    |    0    |   580   |   132   |
|          |      grp_fu_591     |    0    |    0    |   580   |   132   |
|----------|---------------------|---------|---------|---------|---------|
|          |    t3_V_1_fu_518    |    0    |    0    |    0    |    0    |
|    shl   |     t3_V_fu_540     |    0    |    0    |    0    |    0    |
|          |    t2_V_3_fu_552    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |   160   | 122.152 |  215664 |  13210  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| P_X_V_addr_1_reg_621 |    1   |
|  P_X_V_addr_reg_609  |    1   |
| P_X_V_load_3_reg_845 |   448  |
| P_Z_V_addr_1_reg_627 |    1   |
|  P_Z_V_addr_reg_615  |    1   |
|  add_ln214_2_reg_723 |   448  |
|  add_ln214_3_reg_728 |   448  |
|  add_ln214_4_reg_798 |   448  |
|  add_ln214_5_reg_778 |   448  |
|  add_ln214_6_reg_813 |   448  |
|  add_ln214_7_reg_808 |   448  |
|  call_ret_i1_reg_705 |   448  |
|coeff_V_addr_1_reg_638|    3   |
|coeff_V_addr_2_reg_662|    3   |
|coeff_V_addr_3_reg_674|    3   |
|coeff_V_addr_4_reg_700|    3   |
|coeff_V_addr_5_reg_712|    3   |
| coeff_V_addr_reg_633 |    3   |
|        reg_353       |   448  |
|        reg_361       |   448  |
|        reg_367       |   448  |
|        reg_374       |   448  |
|        reg_378       |   448  |
|        reg_384       |   448  |
|        reg_390       |   896  |
|        reg_395       |   896  |
|        reg_400       |   448  |
|        reg_407       |   448  |
|        reg_414       |   448  |
|        reg_434       |   448  |
|        reg_440       |   896  |
|  sub_ln214_2_reg_755 |   448  |
|  sub_ln214_3_reg_783 |   448  |
|  sub_ln214_4_reg_763 |   448  |
|   sub_ln214_reg_747  |   448  |
|   t0_0_V_3_reg_824   |   448  |
|    t0_0_V_reg_643    |   448  |
|   t0_1_V_1_reg_717   |   448  |
|   t0_1_V_3_reg_818   |   448  |
|    t0_1_V_reg_649    |   448  |
|   t1_0_V_1_reg_733   |   448  |
|    t1_0_V_reg_655    |   448  |
|   t1_1_V_1_reg_740   |   448  |
|    t1_1_V_reg_667    |   448  |
|    t1_V_3_reg_793    |   448  |
|    t1_V_4_reg_773    |   448  |
|    t1_V_5_reg_851    |   448  |
|    t1_V_6_reg_830    |   448  |
|    t1_V_7_reg_694    |   448  |
|     t1_V_reg_689     |   448  |
|    t2_V_1_reg_679    |   448  |
|    t2_V_3_reg_803    |   448  |
|    t2_V_4_reg_856    |   448  |
|    t2_V_5_reg_835    |   448  |
|    t3_V_1_reg_768    |   448  |
|     t3_V_reg_788     |   448  |
|    tt3_V_1_reg_684   |   896  |
|    tt3_V_5_reg_840   |   896  |
+----------------------+--------+
|         Total        |  23766 |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_66  |  p0  |   4  |   1  |    4   ||    21   |
|   grp_access_fu_66  |  p1  |   2  |  448 |   896  ||    9    |
|   grp_access_fu_66  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_66  |  p4  |   2  |   1  |    2   ||    9    |
|   grp_access_fu_72  |  p0  |   4  |   1  |    4   ||    21   |
|   grp_access_fu_72  |  p1  |   3  |  448 |  1344  ||    15   |
|   grp_access_fu_72  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_72  |  p4  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_104  |  p0  |  12  |   3  |   36   ||    53   |
|  grp_mp_mul_fu_163  |  p1  |  28  |  448 |  12544 ||   129   |
|  grp_mp_mul_fu_163  |  p2  |  27  |  448 |  12096 ||   125   |
| grp_rdc_mont_fu_246 |  p1  |   6  |  896 |  5376  ||    33   |
|      grp_fu_340     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_340     |  p1  |   3  |  448 |  1344  ||    15   |
|      grp_fu_347     |  p1  |   2  |  448 |   896  ||    9    |
|       reg_353       |  p0  |   2  |  448 |   896  ||    9    |
|       reg_367       |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_489     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_494     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_500     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_500     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_511     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_533     |  p1  |   2  |  448 |   896  ||    9    |
|      grp_fu_564     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_571     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_585     |  p0  |   2  |  448 |   896  ||    9    |
|      grp_fu_597     |  p1  |   2  |  448 |   896  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  46193 || 50.2279 ||   589   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   160  |   122  | 215664 |  13210 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   50   |    -   |   589  |
|  Register |    -   |    -   |  23766 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   160  |   172  | 239430 |  13799 |
+-----------+--------+--------+--------+--------+
