// Seed: 91984566
module module_0 (
    input  wand id_0,
    output wire id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  wire id_4,
    output wor  id_5
);
  localparam id_7 = 1 - 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    output tri1 id_0
    , id_6,
    input  tri1 id_1,
    output wand id_2,
    input  tri  _id_3,
    output wand id_4
);
  logic [7:0] id_7;
  ;
  assign id_7 = id_1;
  or primCall (id_4, id_1, id_7, id_6);
  assign id_7 = id_7[1'b0];
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
  wire [id_3 : 1  !==  id_3] id_8;
  wire id_9;
  ;
endmodule
