
*** Running vivado
    with args -log design_1_multiplier_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_multiplier_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_multiplier_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexivensky/ADDLabs/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 283.277 ; gain = 19.438
Command: synth_design -top design_1_multiplier_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 403.762 ; gain = 105.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_multiplier_0_0' [c:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/bd/design_1/ip/design_1_multiplier_0_0/synth/design_1_multiplier_0_0.vhd:67]
INFO: [Synth 8-3491] module 'multiplier' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'U0' of component 'multiplier' [c:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/bd/design_1/ip/design_1_multiplier_0_0/synth/design_1_multiplier_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/multiplier.vhd:17]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/control.vhd:6' bound to instance 'CONT' of component 'control' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/multiplier.vhd:51]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/control.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/control.vhd:21]
INFO: [Synth 8-3491] module 'mult_dflow' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:5' bound to instance 'MULT' of component 'mult_dflow' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/multiplier.vhd:63]
INFO: [Synth 8-638] synthesizing module 'mult_dflow' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:22]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'left_shift_reg' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/left_shift_reg.vhd:6' bound to instance 'MCND' of component 'left_shift_reg' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:78]
INFO: [Synth 8-638] synthesizing module 'left_shift_reg' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/left_shift_reg.vhd:20]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'left_shift_reg' (2#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/left_shift_reg.vhd:20]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'adder_subtractor' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:4' bound to instance 'adder' of component 'adder_subtractor' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:88]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:17]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (3#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:14]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'adders' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:34]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/fulladder.vhd:4' bound to instance 'a_n' of component 'fulladder' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (4#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/imports/new/adder_subtractor.vhd:17]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'sync_register' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/sync_register.vhd:5' bound to instance 'PROD' of component 'sync_register' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sync_register' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/sync_register.vhd:18]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_register' (5#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/sync_register.vhd:18]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'right_reg' declared at 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/right_reg.vhd:6' bound to instance 'MULT' of component 'right_reg' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:105]
INFO: [Synth 8-638] synthesizing module 'right_reg' [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/right_reg.vhd:20]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'right_reg' (6#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/right_reg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mult_dflow' (7#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/mult_dflow.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (8#1) [C:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/new/multiplier.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'design_1_multiplier_0_0' (9#1) [c:/Users/alexivensky/ADDLabs/lab_3/lab_3.srcs/sources_1/bd/design_1/ip/design_1_multiplier_0_0/synth/design_1_multiplier_0_0.vhd:67]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[31]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[30]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[29]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[28]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[27]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[26]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[25]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[24]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[23]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[22]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[21]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[20]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[19]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[18]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[17]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[16]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[15]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[14]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[13]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[12]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[11]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[10]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[9]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[8]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[7]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[6]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[5]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[4]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[3]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[2]
WARNING: [Synth 8-3331] design control has unconnected port MPLR_out[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 460.262 ; gain = 162.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 460.262 ; gain = 162.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 460.262 ; gain = 162.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 811.141 ; gain = 3.730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 811.141 ; gain = 513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 811.141 ; gain = 513.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 811.141 ; gain = 513.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sload |                           000001 |                              000
                      s0 |                           000010 |                              001
                      s1 |                           000100 |                              010
                      s2 |                           001000 |                              011
                      s3 |                           010000 |                              100
                      s4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 811.141 ; gain = 513.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 192   
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
Module left_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder_subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
Module sync_register 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module right_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 811.141 ; gain = 513.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:33 . Memory (MB): peak = 824.676 ; gain = 526.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:33 . Memory (MB): peak = 824.898 ; gain = 526.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    27|
|3     |LUT3 |    63|
|4     |LUT4 |    64|
|5     |LUT5 |    83|
|6     |LUT6 |    25|
|7     |FDCE |   171|
|8     |FDPE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   435|
|2     |  U0       |multiplier     |   435|
|3     |    CONT   |control        |   120|
|4     |    MULT   |mult_dflow     |   315|
|5     |      MCND |left_shift_reg |    88|
|6     |      MULT |right_reg      |    32|
|7     |      PROD |sync_register  |   195|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 846.262 ; gain = 548.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 846.262 ; gain = 197.344
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:39 . Memory (MB): peak = 846.262 ; gain = 548.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:45 . Memory (MB): peak = 855.469 ; gain = 570.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 855.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.runs/design_1_multiplier_0_0_synth_1/design_1_multiplier_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexivensky/ADDLabs/lab_3/lab_3.runs/design_1_multiplier_0_0_synth_1/design_1_multiplier_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_multiplier_0_0_utilization_synth.rpt -pb design_1_multiplier_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 16:59:52 2024...
