<stg><name>pow<32, 16></name>


<trans_list>

<trans id="339" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %y_V_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %y_V)

]]></Node>
<StgValue><ssdm name="y_V_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %trunc_ln612 = trunc i19 %y_V_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %icmp_ln63 = icmp eq i16 %trunc_ln612, 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  %icmp_ln1498 = icmp eq i32 %x_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  br i1 %icmp_ln1498, label %UnifiedReturnBlock, label %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln63, label %_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130, label %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1  br i1 %p_Result_7, label %0, label %_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %x_e_1_V = sext i32 %x_V_read to i33

]]></Node>
<StgValue><ssdm name="x_e_1_V"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %xs_V_1 = sub i33 0, %x_e_1_V

]]></Node>
<StgValue><ssdm name="xs_V_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %p_Result_9 = call i33 @_ssdm_op_BitSet.i33.i33.i32.i1(i33 %xs_V_1, i32 32, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %select_ln178 = select i1 %p_Result_7, i33 %p_Result_9, i33 %x_e_1_V

]]></Node>
<StgValue><ssdm name="select_ln178"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="67" op_0_bw="67" op_1_bw="33" op_2_bw="34">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %x_l_V = call i67 @_ssdm_op_BitConcatenate.i67.i33.i34(i33 %select_ln178, i34 0)

]]></Node>
<StgValue><ssdm name="x_l_V"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="32" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="31" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="30" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="29" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="28" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="27" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="26" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="25" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="24" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="23" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="22" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="21" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="20" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="83" st_id="15" stage="19" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="18" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="85" st_id="17" stage="17" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="86" st_id="18" stage="16" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="87" st_id="19" stage="15" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="14" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="89" st_id="21" stage="13" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="90" st_id="22" stage="12" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="91" st_id="23" stage="11" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="92" st_id="24" stage="10" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="93" st_id="25" stage="9" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="94" st_id="26" stage="8" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="95" st_id="27" stage="7" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="96" st_id="28" stage="6" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="97" st_id="29" stage="5" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="98" st_id="30" stage="4" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="99" st_id="31" stage="3" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="100" st_id="32" stage="2" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="101" st_id="33" stage="1" lat="32">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %ln_x_V = call fastcc i67 @"log<67, 17>"(i67 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>

<operation id="102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="56" op_0_bw="67">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_s_V = trunc i67 %ln_x_V to i56

]]></Node>
<StgValue><ssdm name="ln_x_s_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="103" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="19">
<![CDATA[
_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:0  %trunc_ln84 = trunc i19 %y_V_read to i18

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="104" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:1  %icmp_ln84 = icmp ne i18 %trunc_ln84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="105" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:2  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %y_V_read, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="106" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:3  %and_ln84 = and i1 %tmp_57, %icmp_ln84

]]></Node>
<StgValue><ssdm name="and_ln84"/></StgValue>
</operation>

<operation id="107" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:4  br label %_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="108" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="74" op_0_bw="56">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8  %sext_ln1116 = sext i56 %ln_x_s_V to i74

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="109" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="74" op_0_bw="19">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9  %zext_ln1118 = zext i19 %y_V_read to i74

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="110" st_id="34" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="74" op_0_bw="74" op_1_bw="74">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %r_V_1 = mul i74 %sext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %r_is_neg_1 = phi i1 [ false, %_ZltILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %and_ln84, %_ZeqILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130 ]

]]></Node>
<StgValue><ssdm name="r_is_neg_1"/></StgValue>
</operation>

<operation id="112" st_id="35" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="74" op_0_bw="74" op_1_bw="74">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %r_V_1 = mul i74 %sext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="113" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge798:4  br i1 %r_is_neg_1, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="114" st_id="36" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="74" op_0_bw="74" op_1_bw="74">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %r_V_1 = mul i74 %sext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="115" st_id="37" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="74" op_0_bw="74" op_1_bw="74">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %r_V_1 = mul i74 %sext_ln1116, %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="116" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="74" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12  %tmp = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %r_V_1, i32 73)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="117" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="88" op_0_bw="74">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %sext_ln1118 = sext i74 %r_V_1 to i88

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="118" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="88" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 81)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="119" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:14  %xor_ln135 = xor i1 %tmp, %p_Result_s

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="120" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="88" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:15  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 82)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="121" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:16  %xor_ln135_1 = xor i1 %tmp, %p_Result_1

]]></Node>
<StgValue><ssdm name="xor_ln135_1"/></StgValue>
</operation>

<operation id="122" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="88" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:17  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 83)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="123" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:18  %xor_ln135_2 = xor i1 %tmp, %p_Result_2

]]></Node>
<StgValue><ssdm name="xor_ln135_2"/></StgValue>
</operation>

<operation id="124" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="88" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:19  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 84)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="125" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:20  %xor_ln135_3 = xor i1 %tmp, %p_Result_3

]]></Node>
<StgValue><ssdm name="xor_ln135_3"/></StgValue>
</operation>

<operation id="126" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="88" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:21  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 85)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="127" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:22  %xor_ln135_4 = xor i1 %tmp, %p_Result_4

]]></Node>
<StgValue><ssdm name="xor_ln135_4"/></StgValue>
</operation>

<operation id="128" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="88" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:23  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %sext_ln1118, i32 86)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="129" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:24  %xor_ln135_5 = xor i1 %tmp, %p_Result_5

]]></Node>
<StgValue><ssdm name="xor_ln135_5"/></StgValue>
</operation>

<operation id="130" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:25  %or_ln135 = or i1 %xor_ln135_4, %xor_ln135_2

]]></Node>
<StgValue><ssdm name="or_ln135"/></StgValue>
</operation>

<operation id="131" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:26  %or_ln135_1 = or i1 %or_ln135, %xor_ln135_3

]]></Node>
<StgValue><ssdm name="or_ln135_1"/></StgValue>
</operation>

<operation id="132" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:27  %or_ln135_2 = or i1 %xor_ln135, %xor_ln135_5

]]></Node>
<StgValue><ssdm name="or_ln135_2"/></StgValue>
</operation>

<operation id="133" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:28  %or_ln135_3 = or i1 %or_ln135_2, %xor_ln135_1

]]></Node>
<StgValue><ssdm name="or_ln135_3"/></StgValue>
</operation>

<operation id="134" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:29  %or_ln135_4 = or i1 %or_ln135_3, %or_ln135_1

]]></Node>
<StgValue><ssdm name="or_ln135_4"/></StgValue>
</operation>

<operation id="135" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:30  br i1 %or_ln135_4, label %._crit_edge798, label %_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="136" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="42" op_0_bw="42" op_1_bw="74" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %trunc_ln4 = call i42 @_ssdm_op_PartSelect.i42.i74.i32.i32(i74 %r_V_1, i32 32, i32 73)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="137" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="74" op_2_bw="32">
<![CDATA[
._crit_edge798:1  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %r_V_1, i32 73)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="138" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge798:2  %xor_ln155 = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="xor_ln155"/></StgValue>
</operation>

<operation id="139" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge798:3  %and_ln155 = and i1 %or_ln135_4, %xor_ln155

]]></Node>
<StgValue><ssdm name="and_ln155"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="140" st_id="39" stage="16" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="141" st_id="40" stage="15" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="142" st_id="41" stage="14" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="143" st_id="42" stage="13" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="144" st_id="43" stage="12" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="145" st_id="44" stage="11" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="146" st_id="45" stage="10" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="147" st_id="46" stage="9" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="148" st_id="47" stage="8" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="149" st_id="48" stage="7" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="150" st_id="49" stage="6" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="151" st_id="50" stage="5" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="152" st_id="51" stage="4" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="153" st_id="52" stage="3" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="154" st_id="53" stage="2" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="155" st_id="54" stage="1" lat="16">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 16, 50>"(i42 %trunc_ln4)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>

<operation id="156" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln155, label %UnifiedReturnBlock, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="157" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="or_ln135_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="or_ln135_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  br label %._crit_edge798

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="158" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge798:0  %r_V_2 = phi i32 [ %exp_r_V, %_ZN8ap_fixedILi50ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi88ELi22ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %_ZN8ap_fixedILi33ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="159" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %select_ln174 = select i1 %and_ln155, i32 2147483647, i32 %r_V_2

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="160" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="161" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0  %icmp_ln1499 = icmp eq i32 %r_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499"/></StgValue>
</operation>

<operation id="162" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1  br i1 %icmp_ln1499, label %UnifiedReturnBlock, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="163" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:0  %r_V_3 = sub i32 0, %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="164" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:1  %p_Result_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %r_V_3, i32 31, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="165" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_7" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:2  br label %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="166" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
UnifiedReturnBlock:0  %UnifiedRetVal = phi i32 [ 0, %0 ], [ %p_Result_10, %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ 0, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ -2147483648, %1 ], [ %select_ln174, %2 ], [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="167" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32">
<![CDATA[
UnifiedReturnBlock:1  ret i32 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
