Classic Timing Analyzer report for SSP
Sat Oct 29 12:00:54 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.966 ns                         ; col_in[3]                        ; translate:U2|show_out_t ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 19.819 ns                        ; matrix:U8|row_out_m[3]           ; row_m[3]                ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.379 ns                        ; col_in[0]                        ; translate:U2|a_ok_out_t ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 69.53 MHz ( period = 14.382 ns ) ; translate:U2|state[1]            ; translate:U2|show_out_t ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; 59           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                  ;                         ;            ;          ; 59           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+-------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 69.53 MHz ( period = 14.382 ns )                    ; translate:U2|state[1]                 ; translate:U2|show_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 7.527 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.939 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; translate:U2|state[1]                 ; translate:U2|ready_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.521 ns )                    ; translate:U2|state[1]                 ; translate:U2|start_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.267 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.267 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.267 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.267 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.412 ns                ;
; N/A                                     ; 78.68 MHz ( period = 12.710 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.855 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 81.85 MHz ( period = 12.218 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 5.363 ns                ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 82.73 MHz ( period = 12.087 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 83.51 MHz ( period = 11.974 ns )                    ; translate:U2|state[0]                 ; translate:U2|show_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 85.90 MHz ( period = 11.641 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 85.90 MHz ( period = 11.641 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 85.90 MHz ( period = 11.641 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.709 ns               ;
; N/A                                     ; 89.96 MHz ( period = 11.116 ns )                    ; translate:U2|state[0]                 ; translate:U2|ready_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 89.98 MHz ( period = 11.113 ns )                    ; translate:U2|state[0]                 ; translate:U2|start_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.284 ns               ;
; N/A                                     ; 91.30 MHz ( period = 10.953 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.244 ns               ;
; N/A                                     ; 91.30 MHz ( period = 10.953 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.244 ns               ;
; N/A                                     ; 91.30 MHz ( period = 10.953 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.244 ns               ;
; N/A                                     ; 91.77 MHz ( period = 10.897 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.188 ns               ;
; N/A                                     ; 91.77 MHz ( period = 10.897 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.188 ns               ;
; N/A                                     ; 91.77 MHz ( period = 10.897 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.188 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.165 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.165 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.165 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.021 ns               ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.965 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.942 ns                ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.892 ns                ;
; N/A                                     ; 94.65 MHz ( period = 10.565 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 94.65 MHz ( period = 10.565 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 94.65 MHz ( period = 10.565 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 96.21 MHz ( period = 10.394 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.36 MHz ( period = 10.378 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.669 ns                ;
; N/A                                     ; 96.49 MHz ( period = 10.364 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.655 ns                ;
; N/A                                     ; 96.49 MHz ( period = 10.364 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.655 ns                ;
; N/A                                     ; 96.49 MHz ( period = 10.364 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.655 ns                ;
; N/A                                     ; 96.62 MHz ( period = 10.350 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 96.69 MHz ( period = 10.342 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 97.04 MHz ( period = 10.305 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.596 ns                ;
; N/A                                     ; 97.57 MHz ( period = 10.249 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.540 ns                ;
; N/A                                     ; 97.79 MHz ( period = 10.226 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 98.61 MHz ( period = 10.141 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.391 ns                ;
; N/A                                     ; 100.47 MHz ( period = 9.953 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.244 ns                ;
; N/A                                     ; 100.84 MHz ( period = 9.917 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.208 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.168 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 102.44 MHz ( period = 9.762 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 102.44 MHz ( period = 9.762 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 102.44 MHz ( period = 9.762 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 102.53 MHz ( period = 9.753 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 102.61 MHz ( period = 9.746 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.037 ns                ;
; N/A                                     ; 102.92 MHz ( period = 9.716 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.941 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.927 ns                ;
; N/A                                     ; 104.31 MHz ( period = 9.587 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 104.31 MHz ( period = 9.587 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 104.31 MHz ( period = 9.587 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.83 MHz ( period = 9.539 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 104.91 MHz ( period = 9.532 ns )                    ; judge:U6|b_score_tmp[1]               ; judge:U6|b_score_j[1]                 ; clk_in     ; clk_in   ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 105.80 MHz ( period = 9.452 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.743 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.08 MHz ( period = 9.427 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.718 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.79 MHz ( period = 9.364 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.655 ns                ;
; N/A                                     ; 106.80 MHz ( period = 9.363 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 108.57 MHz ( period = 9.211 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.502 ns                ;
; N/A                                     ; 109.71 MHz ( period = 9.115 ns )                    ; translate:U2|a_select_out_t[1]        ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.406 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.405 ns                ;
; N/A                                     ; 110.31 MHz ( period = 9.065 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 111.00 MHz ( period = 9.009 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 111.09 MHz ( period = 9.002 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.293 ns                ;
; N/A                                     ; 111.28 MHz ( period = 8.986 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.277 ns                ;
; N/A                                     ; 111.87 MHz ( period = 8.939 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.230 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.175 ns                ;
; N/A                                     ; 114.76 MHz ( period = 8.714 ns )                    ; prevent_shake:U7|a_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 114.76 MHz ( period = 8.714 ns )                    ; prevent_shake:U7|a_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 114.76 MHz ( period = 8.714 ns )                    ; prevent_shake:U7|a_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 114.77 MHz ( period = 8.713 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.004 ns                ;
; N/A                                     ; 115.25 MHz ( period = 8.677 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.968 ns                ;
; N/A                                     ; 115.27 MHz ( period = 8.675 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.966 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; prevent_shake:U7|ready_in_p_tmp       ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.67 MHz ( period = 8.645 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_ok_in_p_tmp        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 116.02 MHz ( period = 8.619 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.910 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.887 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                             ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U6|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 7.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 7.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; judge:U6|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 7.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 9.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U6|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U6|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; judge:U6|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; judge:U6|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; judge:U6|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U6|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; judge:U6|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U6|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U6|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U6|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U6|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.349 ns                 ;
+------------------------------------------+----------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                             ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; N/A   ; None         ; 5.966 ns   ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 5.366 ns   ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 5.242 ns   ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 5.108 ns   ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 5.105 ns   ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 4.920 ns   ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 4.851 ns   ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 4.851 ns   ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.851 ns   ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.592 ns   ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.590 ns   ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 4.444 ns   ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 4.350 ns   ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.339 ns   ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 4.270 ns   ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.174 ns   ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 4.152 ns   ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 4.103 ns   ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.996 ns   ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.971 ns   ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.943 ns   ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.776 ns   ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.745 ns   ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.476 ns   ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.433 ns   ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.266 ns   ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.214 ns   ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.120 ns   ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.117 ns   ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 2.828 ns   ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 2.493 ns   ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 2.490 ns   ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 2.187 ns   ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 2.184 ns   ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 2.144 ns   ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 1.933 ns   ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
+-------+--------------+------------+-----------+--------------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To               ; From Clock ;
+-------+--------------+------------+------------------------------------+------------------+------------+
; N/A   ; None         ; 19.819 ns  ; matrix:U8|row_out_m[3]             ; row_m[3]         ; clk_in     ;
; N/A   ; None         ; 19.793 ns  ; matrix:U8|col_out_m[1]             ; col_m[1]         ; clk_in     ;
; N/A   ; None         ; 19.755 ns  ; matrix:U8|row_out_m[2]             ; row_m[2]         ; clk_in     ;
; N/A   ; None         ; 19.621 ns  ; matrix:U8|col_out_m[6]             ; col_m[6]         ; clk_in     ;
; N/A   ; None         ; 19.600 ns  ; matrix:U8|row_out_m[4]             ; row_m[4]         ; clk_in     ;
; N/A   ; None         ; 19.547 ns  ; matrix:U8|row_out_m[5]             ; row_m[5]         ; clk_in     ;
; N/A   ; None         ; 19.352 ns  ; matrix:U8|col_out_m[5]             ; col_m[5]         ; clk_in     ;
; N/A   ; None         ; 19.329 ns  ; matrix:U8|col_out_m[7]             ; col_m[7]         ; clk_in     ;
; N/A   ; None         ; 19.090 ns  ; matrix:U8|col_out_m[0]             ; col_m[0]         ; clk_in     ;
; N/A   ; None         ; 18.571 ns  ; matrix:U8|col_out_m[2]             ; col_m[2]         ; clk_in     ;
; N/A   ; None         ; 15.306 ns  ; translate:U2|row_out_t[1]          ; row_out[1]       ; clk_in     ;
; N/A   ; None         ; 14.918 ns  ; translate:U2|row_out_t[3]          ; row_out[3]       ; clk_in     ;
; N/A   ; None         ; 14.790 ns  ; translate:U2|row_out_t[2]          ; row_out[2]       ; clk_in     ;
; N/A   ; None         ; 9.702 ns   ; digitron:U9|digitron_show_d[2]     ; digitron_show[2] ; clk_in     ;
; N/A   ; None         ; 9.688 ns   ; digitron:U9|digitron_show_d[4]     ; digitron_show[4] ; clk_in     ;
; N/A   ; None         ; 9.369 ns   ; digitron:U9|digitron_show_d[0]     ; digitron_show[0] ; clk_in     ;
; N/A   ; None         ; 9.194 ns   ; get_select:U11|a_select_out_g[1]   ; a_s_f[1]         ; clk_in     ;
; N/A   ; None         ; 9.162 ns   ; get_select:U11|b_select_out_g[0]   ; b_s_f[0]         ; clk_in     ;
; N/A   ; None         ; 9.153 ns   ; get_select:U11|b_ok_out_g          ; bof              ; clk_in     ;
; N/A   ; None         ; 9.136 ns   ; get_select:U11|b_select_out_g[1]   ; b_s_f[1]         ; clk_in     ;
; N/A   ; None         ; 9.107 ns   ; digitron:U9|digitron_show_d[1]     ; digitron_show[1] ; clk_in     ;
; N/A   ; None         ; 9.091 ns   ; prevent_shake:U7|a_select_out_p[0] ; a_s[0]           ; clk_in     ;
; N/A   ; None         ; 9.059 ns   ; prevent_shake:U7|b_select_out_p[0] ; b_s[0]           ; clk_in     ;
; N/A   ; None         ; 9.018 ns   ; get_select:U11|show_out_g          ; sh_f             ; clk_in     ;
; N/A   ; None         ; 9.009 ns   ; get_select:U11|a_ok_out_g          ; aof              ; clk_in     ;
; N/A   ; None         ; 8.959 ns   ; prevent_shake:U7|a_select_out_p[1] ; a_s[1]           ; clk_in     ;
; N/A   ; None         ; 8.917 ns   ; digitron:U9|digitron_show_d[6]     ; digitron_show[6] ; clk_in     ;
; N/A   ; None         ; 8.894 ns   ; digitron:U9|digitron_cat_d[5]      ; digitron_cat[5]  ; clk_in     ;
; N/A   ; None         ; 8.484 ns   ; prevent_shake:U7|b_select_out_p[1] ; b_s[1]           ; clk_in     ;
; N/A   ; None         ; 8.479 ns   ; get_select:U11|a_select_out_g[0]   ; a_s_f[0]         ; clk_in     ;
; N/A   ; None         ; 8.388 ns   ; digitron:U9|digitron_show_d[3]     ; digitron_show[3] ; clk_in     ;
; N/A   ; None         ; 8.372 ns   ; digitron:U9|digitron_cat_d[4]      ; digitron_cat[4]  ; clk_in     ;
+-------+--------------+------------+------------------------------------+------------------+------------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                             ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; N/A           ; None        ; -1.379 ns ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -1.590 ns ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -1.630 ns ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -1.633 ns ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -1.692 ns ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -1.750 ns ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -1.936 ns ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -1.939 ns ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.274 ns ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.274 ns ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.274 ns ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.282 ns ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.483 ns ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.483 ns ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.483 ns ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.483 ns ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.500 ns ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.563 ns ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.566 ns ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -2.643 ns ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.694 ns ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.704 ns ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.743 ns ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.775 ns ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.859 ns ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.879 ns ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.055 ns ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.222 ns ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.246 ns ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.389 ns ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.402 ns ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -3.598 ns ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.890 ns ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -4.551 ns ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -4.554 ns ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -5.412 ns ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Oct 29 12:00:54 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "matrix:U8|col_out_m[0]" is a latch
    Warning: Node "matrix:U8|col_out_m[1]" is a latch
    Warning: Node "matrix:U8|col_out_m[2]" is a latch
    Warning: Node "matrix:U8|col_out_m[5]" is a latch
    Warning: Node "matrix:U8|col_out_m[6]" is a latch
    Warning: Node "matrix:U8|col_out_m[7]" is a latch
    Warning: Node "matrix:U8|row_out_m[2]" is a latch
    Warning: Node "matrix:U8|row_out_m[3]" is a latch
    Warning: Node "matrix:U8|row_out_m[4]" is a latch
    Warning: Node "matrix:U8|row_out_m[5]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "matrix:U8|col_out_m[7]~9" as buffer
    Info: Detected gated clock "matrix:U8|Mux0~0" as buffer
    Info: Detected ripple clock "get_select:U10|b_select_out_g[1]" as buffer
    Info: Detected ripple clock "get_select:U10|b_select_out_g[0]" as buffer
    Info: Detected ripple clock "get_select:U10|a_select_out_g[1]" as buffer
    Info: Detected ripple clock "get_select:U10|a_select_out_g[0]" as buffer
    Info: Detected ripple clock "get_select:U10|show_out_g" as buffer
    Info: Detected ripple clock "frequency_division:U1|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 69.53 MHz between source register "translate:U2|state[1]" and destination register "translate:U2|show_out_t" (period= 14.382 ns)
    Info: + Longest register to register delay is 7.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N7; Fanout = 6; REG Node = 'translate:U2|state[1]'
        Info: 2: + IC(2.803 ns) + CELL(0.200 ns) = 3.003 ns; Loc. = LC_X12_Y8_N7; Fanout = 3; COMB Node = 'translate:U2|Mux18~3'
        Info: 3: + IC(0.737 ns) + CELL(0.740 ns) = 4.480 ns; Loc. = LC_X12_Y8_N9; Fanout = 5; COMB Node = 'translate:U2|Mux25~1'
        Info: 4: + IC(2.456 ns) + CELL(0.591 ns) = 7.527 ns; Loc. = LC_X9_Y7_N7; Fanout = 2; REG Node = 'translate:U2|show_out_t'
        Info: Total cell delay = 1.531 ns ( 20.34 % )
        Info: Total interconnect delay = 5.996 ns ( 79.66 % )
    Info: - Smallest clock skew is -6.146 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N7; Fanout = 2; REG Node = 'translate:U2|show_out_t'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.965 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X5_Y4_N4; Fanout = 7; REG Node = 'frequency_division:U1|clk_out_f'
            Info: 3: + IC(4.852 ns) + CELL(0.918 ns) = 9.965 ns; Loc. = LC_X12_Y7_N7; Fanout = 6; REG Node = 'translate:U2|state[1]'
            Info: Total cell delay = 3.375 ns ( 33.87 % )
            Info: Total interconnect delay = 6.590 ns ( 66.13 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 59 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "get_select:U10|b_select_out_g[0]" and destination pin or register "matrix:U8|col_out_m[1]" for clock "clk_in" (Hold time is 7.709 ns)
    Info: + Largest clock skew is 10.568 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 14.387 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y5_N6; Fanout = 6; REG Node = 'get_select:U10|show_out_g'
            Info: 3: + IC(2.748 ns) + CELL(0.914 ns) = 7.857 ns; Loc. = LC_X10_Y8_N8; Fanout = 10; COMB Node = 'matrix:U8|col_out_m[7]~9'
            Info: 4: + IC(6.019 ns) + CELL(0.511 ns) = 14.387 ns; Loc. = LC_X10_Y8_N2; Fanout = 1; REG Node = 'matrix:U8|col_out_m[1]'
            Info: Total cell delay = 3.882 ns ( 26.98 % )
            Info: Total interconnect delay = 10.505 ns ( 73.02 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y8_N1; Fanout = 10; REG Node = 'get_select:U10|b_select_out_g[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y8_N1; Fanout = 10; REG Node = 'get_select:U10|b_select_out_g[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X10_Y8_N1; Fanout = 1; COMB Node = 'matrix:U8|Mux15~0'
        Info: 3: + IC(1.148 ns) + CELL(0.740 ns) = 2.483 ns; Loc. = LC_X10_Y8_N2; Fanout = 1; REG Node = 'matrix:U8|col_out_m[1]'
        Info: Total cell delay = 1.335 ns ( 53.77 % )
        Info: Total interconnect delay = 1.148 ns ( 46.23 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "translate:U2|show_out_t" (data pin = "col_in[3]", clock pin = "clk_in") is 5.966 ns
    Info: + Longest pin to register delay is 9.452 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 9; PIN Node = 'col_in[3]'
        Info: 2: + IC(2.882 ns) + CELL(0.914 ns) = 4.928 ns; Loc. = LC_X12_Y8_N7; Fanout = 3; COMB Node = 'translate:U2|Mux18~3'
        Info: 3: + IC(0.737 ns) + CELL(0.740 ns) = 6.405 ns; Loc. = LC_X12_Y8_N9; Fanout = 5; COMB Node = 'translate:U2|Mux25~1'
        Info: 4: + IC(2.456 ns) + CELL(0.591 ns) = 9.452 ns; Loc. = LC_X9_Y7_N7; Fanout = 2; REG Node = 'translate:U2|show_out_t'
        Info: Total cell delay = 3.377 ns ( 35.73 % )
        Info: Total interconnect delay = 6.075 ns ( 64.27 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N7; Fanout = 2; REG Node = 'translate:U2|show_out_t'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk_in" to destination pin "row_m[3]" through register "matrix:U8|row_out_m[3]" is 19.819 ns
    Info: + Longest clock path from clock "clk_in" to source register is 14.433 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X7_Y5_N6; Fanout = 6; REG Node = 'get_select:U10|show_out_g'
        Info: 3: + IC(2.748 ns) + CELL(0.914 ns) = 7.857 ns; Loc. = LC_X10_Y8_N8; Fanout = 10; COMB Node = 'matrix:U8|col_out_m[7]~9'
        Info: 4: + IC(6.065 ns) + CELL(0.511 ns) = 14.433 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; REG Node = 'matrix:U8|row_out_m[3]'
        Info: Total cell delay = 3.882 ns ( 26.90 % )
        Info: Total interconnect delay = 10.551 ns ( 73.10 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.386 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N8; Fanout = 1; REG Node = 'matrix:U8|row_out_m[3]'
        Info: 2: + IC(3.064 ns) + CELL(2.322 ns) = 5.386 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'row_m[3]'
        Info: Total cell delay = 2.322 ns ( 43.11 % )
        Info: Total interconnect delay = 3.064 ns ( 56.89 % )
Info: th for register "translate:U2|a_ok_out_t" (data pin = "col_in[0]", clock pin = "clk_in") is -1.379 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 71; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y7_N6; Fanout = 2; REG Node = 'translate:U2|a_ok_out_t'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.419 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_117; Fanout = 11; PIN Node = 'col_in[0]'
        Info: 2: + IC(3.483 ns) + CELL(0.804 ns) = 5.419 ns; Loc. = LC_X11_Y7_N6; Fanout = 2; REG Node = 'translate:U2|a_ok_out_t'
        Info: Total cell delay = 1.936 ns ( 35.73 % )
        Info: Total interconnect delay = 3.483 ns ( 64.27 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 225 megabytes
    Info: Processing ended: Sat Oct 29 12:00:54 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


