set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/SINGLE/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpmJMZUH
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.29318}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.29318}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
synopsys::dump -add {Testbench_FPU_Add_Subt.uut} -scope "." -depth 1 -fid VPD0
synopsys::dump -add {Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister} -scope "." -depth 1 -fid VPD0
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {hexadecimal } -list {{D[30:0]} }
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {hexadecimal } -list {{Q[30:0]} }
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {binary } -list {clk }
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {binary } -list {rst }
synopsys::run -relative 200000
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {hexadecimal hexadecimal binary binary } -list {{D[30:0]} {Q[30:0]} clk rst }
synopsys::run -relative 1800000
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {hexadecimal hexadecimal binary binary } -list {{D[30:0]} {Q[30:0]} clk rst }
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {binary } -list {load }
synopsys::run
set ucliGUI::state
set ucliGUI::state
set synopsys::env(time) 85495000
set synopsys::env(time) 166805000
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope Testbench_FPU_Add_Subt.uut.Oper_Start_in_module_mRegister -radix {hexadecimal hexadecimal binary binary binary } -list {{D[30:0]} {Q[30:0]} clk rst load }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
