#-- Lattice, Inc.
#-- Project file /home/brandonb/Projects/fpga_class/peripherals/projects/gpio_test/icecube/project/project_lse.prj

#device
-a SBTiCE40
-d iCE40LP8K
-t CM81
#constraint file

#options
-optimization_goal Area
-twr_paths 3
-bram_utilization 100.00
-ramstyle Auto
-romstyle Auto
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-max_fanout 10000
-fsm_encoding_style Auto
-use_io_insertion 1
-use_io_reg auto
-resolve_mixed_drivers 0
-RWCheckOnRam 0
-fix_gated_clocks 1
-loop_limit 1950

-ver "../../top.v"
-ver "../../gpio_test.v"
-ver "../../../../serial_fpga/send_recv.v"
-ver "../../../../serial_fpga/serial_fpga.v"
-ver "../../../../hba_gpio/hba_gpio.v"
-ver "../../../../common/hba_master.v"
-ver "../../../../common/pll_50mhz.v"
-ver "../../../../common/uart.v"
-p "/home/brandonb/Projects/fpga_class/peripherals/projects/gpio_test/icecube/project"

#set result format/file last
-output_edif project_Implmnt/project.edf

#set log file
-logfile "project_Implmnt/project_lse.log"
