TimeQuest Timing Analyzer report for MOD_COMP
Wed Jun 01 16:03:17 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clock_m'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'clock_m'
 19. Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'n/a'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'clock_m'
 34. Slow 1200mV 0C Model Setup: 'n/a'
 35. Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'clock_m'
 38. Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'n/a'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'clock_m'
 52. Fast 1200mV 0C Model Setup: 'n/a'
 53. Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'clock_m'
 56. Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'n/a'
 60. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; MOD_COMP                                                         ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C8                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.5%      ;
;     Processor 3            ;   6.2%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MOD_COMP.sdc  ; OK     ; Wed Jun 01 16:03:14 2022 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { altera_reserved_tck }                                   ;
; clock_m                                               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { CLOCK_50 }                                              ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.416  ; 96.01 MHz ; 0.000 ; 5.208  ; 50.00      ; 25        ; 48          ;       ;        ;           ;            ; false    ; clock_m ; pll_inst1|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock_m ; pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 68.25 MHz  ; 68.25 MHz       ; altera_reserved_tck                                   ;      ;
; 89.02 MHz  ; 89.02 MHz       ; clock_m                                               ;      ;
; 89.28 MHz  ; 89.28 MHz       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 145.71 MHz ; 145.71 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -10.263 ; -1617.866     ;
; clock_m                                               ; -5.078  ; -422.001      ;
; n/a                                                   ; 1.763   ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 33.137  ; 0.000         ;
; altera_reserved_tck                                   ; 42.674  ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_m                                               ; 0.399 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.427 ; 0.000         ;
; altera_reserved_tck                                   ; 0.442 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.442 ; 0.000         ;
; n/a                                                   ; 1.533 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.848 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.119 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.753  ; 0.000         ;
; clock_m                                               ; 9.695  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.664 ; 0.000         ;
; altera_reserved_tck                                   ; 49.422 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -10.263 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.358     ; 7.256      ;
; -9.320  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.361     ; 6.310      ;
; -8.823  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 5.817      ;
; -8.702  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.841     ; 5.212      ;
; -8.666  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.841     ; 5.176      ;
; -8.613  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 5.607      ;
; -8.573  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.841     ; 5.083      ;
; -8.573  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.839     ; 5.085      ;
; -8.566  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 5.560      ;
; -8.562  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.847     ; 5.066      ;
; -8.507  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.839     ; 5.019      ;
; -8.505  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.839     ; 5.017      ;
; -8.497  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.847     ; 5.001      ;
; -8.396  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.357     ; 5.390      ;
; -7.999  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.319     ; 5.031      ;
; -7.683  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.319     ; 4.715      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.991  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.847      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.977  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.830      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.825      ;
; -5.969  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.822      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.967  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.134     ; 4.823      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
; -5.966  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.137     ; 4.819      ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -5.078 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.862      ; 8.293      ;
; -5.055 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.871      ; 8.279      ;
; -5.031 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.017      ; 8.401      ;
; -5.020 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 8.241      ;
; -4.969 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 8.194      ;
; -4.960 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.017      ; 8.330      ;
; -4.939 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.862      ; 8.154      ;
; -4.925 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.862      ; 8.140      ;
; -4.920 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.864      ; 8.137      ;
; -4.912 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.871      ; 8.136      ;
; -4.897 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 8.118      ;
; -4.865 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.871      ; 8.089      ;
; -4.845 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 8.070      ;
; -4.828 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.862      ; 8.043      ;
; -4.816 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 8.041      ;
; -4.815 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.991      ; 8.159      ;
; -4.813 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 8.038      ;
; -4.813 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 8.039      ;
; -4.809 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.994      ; 8.156      ;
; -4.802 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.862      ; 8.017      ;
; -4.782 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.863      ; 7.998      ;
; -4.781 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 8.007      ;
; -4.779 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 8.004      ;
; -4.745 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.970      ;
; -4.742 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.964      ;
; -4.737 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.017      ; 8.107      ;
; -4.728 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[2]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.950      ;
; -4.725 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.863      ; 7.941      ;
; -4.708 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[14]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.933      ;
; -4.706 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.864      ; 7.923      ;
; -4.704 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.880      ; 7.937      ;
; -4.700 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.925      ;
; -4.698 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.870      ; 7.921      ;
; -4.688 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.877      ; 7.918      ;
; -4.686 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.023      ; 8.062      ;
; -4.685 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.991      ; 8.029      ;
; -4.684 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.863      ; 7.900      ;
; -4.683 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.908      ;
; -4.680 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 7.901      ;
; -4.678 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.881      ; 7.912      ;
; -4.675 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.901      ;
; -4.673 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.993      ; 8.019      ;
; -4.673 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 7.894      ;
; -4.664 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.877      ; 7.894      ;
; -4.661 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.026      ; 8.040      ;
; -4.660 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.885      ;
; -4.659 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.991      ; 8.003      ;
; -4.656 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.023      ; 8.032      ;
; -4.641 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.866      ;
; -4.639 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[14]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.864      ;
; -4.637 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[2]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.859      ;
; -4.635 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.860      ;
; -4.632 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.017      ; 8.002      ;
; -4.629 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.026      ; 8.008      ;
; -4.626 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[4]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.851      ;
; -4.619 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.844      ;
; -4.615 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[14]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.840      ;
; -4.613 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.880      ; 7.846      ;
; -4.612 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.988      ; 7.953      ;
; -4.608 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.833      ;
; -4.606 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.994      ; 7.953      ;
; -4.606 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.832      ;
; -4.605 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[11]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.831      ;
; -4.599 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 7.820      ;
; -4.592 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.016      ; 7.961      ;
; -4.587 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.023      ; 7.963      ;
; -4.587 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.026      ; 7.966      ;
; -4.582 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.808      ;
; -4.579 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[10]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.805      ;
; -4.576 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.802      ;
; -4.571 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.864      ; 7.788      ;
; -4.568 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.870      ; 7.791      ;
; -4.557 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.023      ; 7.933      ;
; -4.555 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 7.776      ;
; -4.545 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.023      ; 7.921      ;
; -4.540 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.880      ; 7.773      ;
; -4.540 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.883      ; 7.776      ;
; -4.531 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.004      ; 7.888      ;
; -4.530 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.013      ; 7.896      ;
; -4.528 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.863      ; 7.744      ;
; -4.526 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.026      ; 7.905      ;
; -4.523 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.026      ; 7.902      ;
; -4.520 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.862      ; 7.735      ;
; -4.518 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.868      ; 7.739      ;
; -4.517 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.017      ; 7.887      ;
; -4.515 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.026      ; 7.894      ;
; -4.515 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.737      ;
; -4.515 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[9]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.864      ; 7.732      ;
; -4.513 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.735      ;
; -4.512 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[7]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.737      ;
; -4.510 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.863      ; 7.726      ;
; -4.508 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.872      ; 7.733      ;
; -4.500 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.007      ; 7.860      ;
; -4.497 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.993      ; 7.843      ;
; -4.493 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.715      ;
; -4.489 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 3.023      ; 7.865      ;
; -4.489 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[11]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.873      ; 7.715      ;
; -4.487 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.709      ;
; -4.486 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.869      ; 7.708      ;
; -4.484 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.877      ; 7.714      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.763 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.690      ;
; 1.773 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.680      ;
; 1.774 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.679      ;
; 1.784 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.669      ;
; 1.835 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.618      ;
; 1.845 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.608      ;
; 1.851 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.602      ;
; 1.861 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.592      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 33.137 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.785      ;
; 33.156 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.766      ;
; 33.217 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.700      ;
; 33.662 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.260      ;
; 33.831 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.079      ;
; 34.610 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 5.329      ;
; 34.907 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][4]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 5.003      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 34.920 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.990      ;
; 35.145 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][4]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.765      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.158 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.752      ;
; 35.239 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.700      ;
; 35.339 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.570      ;
; 35.340 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.569      ;
; 35.388 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.524      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.399 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.511      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.441 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.469      ;
; 35.449 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.457      ;
; 35.449 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.457      ;
; 35.449 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.457      ;
; 35.449 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.457      ;
; 35.449 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.457      ;
; 35.449 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 4.457      ;
; 35.468 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.457      ;
; 35.468 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.457      ;
; 35.474 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.438      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.378      ;
; 35.545 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][5]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.386      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.553 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.357      ;
; 35.564 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.348      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.623 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.287      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.637 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.273      ;
; 35.662 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.250      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.675 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.235      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.679 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.231      ;
; 35.696 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 4.213      ;
; 35.717 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 4.190      ;
; 35.717 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 4.190      ;
; 35.717 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 4.190      ;
; 35.717 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 4.190      ;
; 35.717 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 4.190      ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 7.490      ;
; 42.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 7.461      ;
; 43.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 6.853      ;
; 43.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.382      ;
; 43.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 6.388      ;
; 43.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.253      ;
; 43.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 6.245      ;
; 44.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 6.145      ;
; 44.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 5.980      ;
; 44.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.944      ;
; 44.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 5.732      ;
; 44.542 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 5.637      ;
; 44.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 5.311      ;
; 44.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 5.200      ;
; 44.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 5.163      ;
; 45.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 5.087      ;
; 45.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.988      ;
; 45.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.878      ;
; 45.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.485      ;
; 45.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.347      ;
; 45.997 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 4.193      ;
; 46.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.111      ;
; 46.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.604      ;
; 47.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.105      ;
; 47.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.715      ;
; 47.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.638      ;
; 47.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.608      ;
; 47.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.241      ;
; 47.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.227      ;
; 48.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.174      ;
; 89.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 10.718     ;
; 89.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 10.974     ;
; 89.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a205~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 10.955     ;
; 89.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a65~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 10.934     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 10.407     ;
; 89.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.692     ;
; 89.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 10.620     ;
; 89.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a209~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.631     ;
; 89.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 10.631     ;
; 89.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a205~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 10.606     ;
; 89.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.570     ;
; 89.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 10.547     ;
; 89.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 10.569     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 10.251     ;
; 89.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a209~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.527     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 10.180     ;
; 89.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 10.282     ;
; 89.934 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a175~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.280     ;
; 89.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.955      ;
; 89.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 10.271     ;
; 89.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a176~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 10.263     ;
; 89.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 10.234     ;
; 89.985 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a55~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 10.256     ;
; 89.995 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a154~portb_address_reg0                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 9.636      ;
; 90.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a175~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.211     ;
; 90.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a200~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.237      ; 10.282     ;
; 90.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 10.199     ;
; 90.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 10.192     ;
; 90.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a80~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 10.259     ;
; 90.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a176~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 10.202     ;
; 90.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a197~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 10.259     ;
; 90.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a206~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 10.180     ;
; 90.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.236      ; 10.237     ;
; 90.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 10.147     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a78~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.149      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a139~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.492      ; 1.149      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.495      ; 1.153      ;
; 0.405 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.497      ; 1.156      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.152      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a156~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.152      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a119~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.151      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a238~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.162      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.161      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.161      ;
; 0.420 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.170      ;
; 0.420 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.165      ;
; 0.421 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                                                                                                               ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.497      ; 1.172      ;
; 0.421 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.171      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.497      ; 1.178      ;
; 0.427 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.170      ;
; 0.428 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.178      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.174      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a217~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.174      ;
; 0.434 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.184      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.487      ; 1.175      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.186      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.495      ; 1.185      ;
; 0.437 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.182      ;
; 0.439 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.189      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.183      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a71~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.184      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                                                                                                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                                                                                                           ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                                                         ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a145~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.185      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.497      ; 1.194      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                                                                                 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                                                                             ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.746      ;
; 0.446 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.191      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.192      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a169~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.194      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.486      ; 1.189      ;
; 0.449 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.199      ;
; 0.449 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.194      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.480      ; 1.188      ;
; 0.454 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                         ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.758      ;
; 0.454 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                         ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.758      ;
; 0.455 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.758      ;
; 0.456 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.206      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a201~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.496      ; 1.207      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a107~porta_address_reg0                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.201      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.495      ; 1.207      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a239~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.472      ; 1.184      ;
; 0.460 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.489      ; 1.203      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.206      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.507      ; 1.223      ;
; 0.464 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.497      ; 1.215      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a191~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.208      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a57~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.490      ; 1.216      ;
; 0.472 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.491      ; 1.217      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.777      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.778      ;
; 0.481 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                                                                                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.785      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.093      ; 0.793      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.793      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.093      ; 0.794      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.093      ; 0.794      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.093      ; 0.794      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.093      ; 0.794      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.093      ; 0.794      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.793      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.793      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.427 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[5]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.165      ;
; 0.439 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[4]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.440 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.176      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.447 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[5]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.190      ;
; 0.448 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[2]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.185      ;
; 0.450 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[12]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.187      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[8]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.198      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[3]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.205      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.795      ;
; 0.477 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.801      ;
; 0.479 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][6]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.803      ;
; 0.483 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[5]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.220      ;
; 0.488 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[4]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.225      ;
; 0.489 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.226      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[3]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[3]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[3]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[4]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[10]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[10]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[7]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[6]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]                                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[5]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[8]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[8]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[11]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[11]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[13]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[15]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[1]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]                                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[14]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe4                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.494 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[12]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[12]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.796      ;
; 0.496 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.820      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][5]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.804      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.804      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.804      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.804      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.502 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.806      ;
; 0.502 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.503 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.806      ;
; 0.516 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.820      ;
; 0.516 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.820      ;
; 0.526 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[37]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.827      ;
; 0.526 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[8]        ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.829      ;
; 0.529 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[28]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.830      ;
; 0.603 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[0]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.332      ;
; 0.633 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.934      ;
; 0.638 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.941      ;
; 0.657 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.960      ;
; 0.659 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|R_INT:R_INT0|data_out[20]                                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.962      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.758      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.777      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.778      ;
; 0.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.793      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.793      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.796      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.796      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.797      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.797      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.799      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.801      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.801      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.804      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.805      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.811      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.812      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.813      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.815      ;
; 0.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.818      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.819      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.819      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.820      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.820      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.820      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.821      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.822      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.828      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.851      ;
; 0.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.886      ;
; 0.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.894      ;
; 0.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.896      ;
; 0.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.897      ;
; 0.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.900      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.442 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.455 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.482 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.idle_r ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.785      ;
; 0.482 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.785      ;
; 0.490 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][5]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.797      ;
; 0.499 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.501 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.506 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.write ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.810      ;
; 0.506 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.809      ;
; 0.510 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.813      ;
; 0.511 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.814      ;
; 0.515 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.519 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.821      ;
; 0.520 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.823      ;
; 0.548 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.850      ;
; 0.630 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.933      ;
; 0.631 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.631 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.631 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.631 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.633 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.634 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.937      ;
; 0.634 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.937      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.533 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.306      ;
; 1.543 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.316      ;
; 1.548 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.321      ;
; 1.558 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.331      ;
; 1.609 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.382      ;
; 1.619 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.392      ;
; 1.619 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.392      ;
; 1.629 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.402      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.054      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.035      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.035      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.035      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.035      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.035      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.035      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.037      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 5.037      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.043      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.043      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.043      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.043      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.043      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 5.028      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.025      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.035      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.035      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.035      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.035      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.144     ; 5.007      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.026      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.041      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
; 94.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 5.022      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.421      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.012      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.012      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.035      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.139      ;
; 1.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.139      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.146      ; 2.386      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.147      ; 2.423      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 2.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.388      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 4.812      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 4.794      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.794      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 4.794      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 4.798      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|dffs[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 4.804      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
; 4.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 4.803      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 170.194 ns




+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 72.68 MHz  ; 72.68 MHz       ; altera_reserved_tck                                   ;      ;
; 94.44 MHz  ; 94.44 MHz       ; clock_m                                               ;      ;
; 97.67 MHz  ; 97.67 MHz       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 152.53 MHz ; 152.53 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -9.339 ; -1449.179     ;
; clock_m                                               ; -5.117 ; -425.928      ;
; n/a                                                   ; 1.988  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 33.444 ; 0.000         ;
; altera_reserved_tck                                   ; 43.121 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_m                                               ; 0.383 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.391 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; altera_reserved_tck                                   ; 0.393 ; 0.000         ;
; n/a                                                   ; 1.333 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 95.250 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.022 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.783  ; 0.000         ;
; clock_m                                               ; 9.702  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.675 ; 0.000         ;
; altera_reserved_tck                                   ; 49.267 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -9.339 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.896     ; 6.795      ;
; -8.444 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.899     ; 5.897      ;
; -7.951 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.895     ; 5.408      ;
; -7.819 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.351     ; 4.820      ;
; -7.779 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.351     ; 4.780      ;
; -7.739 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.894     ; 5.197      ;
; -7.699 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.351     ; 4.700      ;
; -7.696 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.347     ; 4.701      ;
; -7.688 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.893     ; 5.147      ;
; -7.682 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.356     ; 4.678      ;
; -7.635 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.347     ; 4.640      ;
; -7.632 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.347     ; 4.637      ;
; -7.615 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.356     ; 4.611      ;
; -7.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.894     ; 4.990      ;
; -7.150 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.855     ; 4.647      ;
; -6.847 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -2.855     ; 4.344      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.384 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.409      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.361 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.384      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.358 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.381      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.382      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.984     ; 4.380      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.982     ; 4.379      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -5.117 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.962      ;
; -5.103 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.953      ;
; -5.066 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.915      ;
; -5.051 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.647      ; 8.052      ;
; -4.999 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.850      ;
; -4.983 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.647      ; 7.984      ;
; -4.968 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.813      ;
; -4.953 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.802      ;
; -4.953 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.798      ;
; -4.943 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.793      ;
; -4.941 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.786      ;
; -4.916 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.766      ;
; -4.911 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.756      ;
; -4.895 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.499      ; 7.748      ;
; -4.892 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.499      ; 7.745      ;
; -4.869 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.720      ;
; -4.858 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.703      ;
; -4.850 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.701      ;
; -4.846 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.625      ; 7.825      ;
; -4.844 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.628      ; 7.826      ;
; -4.812 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.662      ;
; -4.806 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.490      ; 7.650      ;
; -4.799 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[2]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.649      ;
; -4.781 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[14]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.632      ;
; -4.780 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.631      ;
; -4.772 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.490      ; 7.616      ;
; -4.757 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.494      ; 7.605      ;
; -4.757 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.507      ; 7.618      ;
; -4.749 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.600      ;
; -4.747 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.500      ; 7.601      ;
; -4.744 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.500      ; 7.598      ;
; -4.737 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.586      ;
; -4.734 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.583      ;
; -4.733 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.499      ; 7.586      ;
; -4.729 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.508      ; 7.591      ;
; -4.725 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.570      ;
; -4.724 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.490      ; 7.568      ;
; -4.720 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.627      ; 7.701      ;
; -4.717 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[2]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.567      ;
; -4.712 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.504      ; 7.570      ;
; -4.709 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.504      ; 7.567      ;
; -4.707 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.655      ; 7.716      ;
; -4.706 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.625      ; 7.685      ;
; -4.702 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[14]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.553      ;
; -4.701 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.653      ; 7.708      ;
; -4.697 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[14]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.548      ;
; -4.696 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.499      ; 7.549      ;
; -4.683 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.534      ;
; -4.681 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.653      ; 7.688      ;
; -4.675 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.507      ; 7.536      ;
; -4.673 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.524      ;
; -4.671 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.625      ; 7.650      ;
; -4.661 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[4]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.512      ;
; -4.660 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.509      ;
; -4.658 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.499      ; 7.511      ;
; -4.656 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.647      ; 7.657      ;
; -4.650 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.494      ; 7.498      ;
; -4.648 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.647      ; 7.649      ;
; -4.645 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.655      ; 7.654      ;
; -4.644 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.495      ;
; -4.644 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[10]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.498      ; 7.496      ;
; -4.641 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.621      ; 7.616      ;
; -4.639 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.655      ; 7.648      ;
; -4.634 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[11]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.498      ; 7.486      ;
; -4.626 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.628      ; 7.608      ;
; -4.622 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.508      ; 7.484      ;
; -4.613 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.649      ; 7.616      ;
; -4.608 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.653      ; 7.615      ;
; -4.607 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.456      ;
; -4.604 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.653      ; 7.611      ;
; -4.598 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.443      ;
; -4.596 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.655      ; 7.605      ;
; -4.594 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.439      ;
; -4.594 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.507      ; 7.455      ;
; -4.593 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.498      ; 7.445      ;
; -4.589 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.635      ; 7.578      ;
; -4.582 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.498      ; 7.434      ;
; -4.576 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.647      ; 7.577      ;
; -4.576 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.427      ;
; -4.568 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.647      ; 7.569      ;
; -4.567 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.417      ;
; -4.566 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.653      ; 7.573      ;
; -4.560 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[7]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.497      ; 7.411      ;
; -4.558 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.641      ; 7.553      ;
; -4.558 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.495      ; 7.407      ;
; -4.554 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.653      ; 7.561      ;
; -4.552 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.490      ; 7.396      ;
; -4.543 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[2]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.393      ;
; -4.543 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.508      ; 7.405      ;
; -4.541 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.655      ; 7.550      ;
; -4.540 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.655      ; 7.549      ;
; -4.540 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.498      ; 7.392      ;
; -4.539 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.627      ; 7.520      ;
; -4.538 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[9]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.491      ; 7.383      ;
; -4.538 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.508      ; 7.400      ;
; -4.537 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[0]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.499      ; 7.390      ;
; -4.537 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[10]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.498      ; 7.389      ;
; -4.526 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.376      ;
; -4.525 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.640      ; 7.519      ;
; -4.523 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 2.496      ; 7.373      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.988 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.800      ;
; 1.997 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.791      ;
; 1.998 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.790      ;
; 2.007 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.781      ;
; 2.095 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.693      ;
; 2.105 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.683      ;
; 2.106 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.682      ;
; 2.116 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.672      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 33.444 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.486      ;
; 33.460 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.470      ;
; 33.507 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.419      ;
; 33.905 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.025      ;
; 34.107 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.813      ;
; 34.849 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 5.100      ;
; 35.142 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][4]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.778      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.155 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.766      ;
; 35.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][4]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.566      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.378 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.542      ;
; 35.442 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.507      ;
; 35.642 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.278      ;
; 35.648 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.286      ;
; 35.648 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.286      ;
; 35.659 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.255      ;
; 35.659 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.255      ;
; 35.659 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.255      ;
; 35.659 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.255      ;
; 35.659 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.255      ;
; 35.659 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.255      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.670 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.251      ;
; 35.676 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.246      ;
; 35.695 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.225      ;
; 35.707 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.215      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.708 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.213      ;
; 35.742 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][5]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 4.200      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.772 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.149      ;
; 35.802 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.120      ;
; 35.841 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.081      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.859 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.062      ;
; 35.879 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.043      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.891 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.030      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.893 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.027      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.914 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.001      ;
; 35.920 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.010      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.994      ;
; 35.920 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.994      ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 7.188      ;
; 43.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 7.159      ;
; 43.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 6.558      ;
; 44.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 6.106      ;
; 44.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 6.094      ;
; 44.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 6.037      ;
; 44.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 6.007      ;
; 44.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.358      ; 5.858      ;
; 44.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 5.712      ;
; 44.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 5.681      ;
; 44.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.324      ; 5.475      ;
; 44.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.322      ; 5.365      ;
; 45.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.965      ;
; 45.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 4.952      ;
; 45.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.945      ;
; 45.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.856      ;
; 45.589 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.342      ; 4.755      ;
; 45.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.588      ;
; 46.025 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 4.271      ;
; 46.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.061      ;
; 46.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 4.014      ;
; 46.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 3.847      ;
; 46.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 3.422      ;
; 47.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 2.933      ;
; 47.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 2.497      ;
; 47.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 2.498      ;
; 47.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 2.451      ;
; 48.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 2.101      ;
; 48.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 2.078      ;
; 48.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 1.985      ;
; 89.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.170      ; 10.486     ;
; 89.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a205~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 10.467     ;
; 89.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a65~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 10.445     ;
; 89.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 10.100     ;
; 89.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 10.244     ;
; 90.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 10.164     ;
; 90.005 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 10.182     ;
; 90.005 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a209~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 10.175     ;
; 90.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a205~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.159      ; 10.157     ;
; 90.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 10.103     ;
; 90.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 10.102     ;
; 90.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.125      ; 10.079     ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 9.816      ;
; 90.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a209~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 10.060     ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.663      ;
; 90.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.125      ; 9.852      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.603      ;
; 90.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a175~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 9.842      ;
; 90.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 9.833      ;
; 90.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a176~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 9.827      ;
; 90.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a55~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 9.817      ;
; 90.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 9.787      ;
; 90.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 9.757      ;
; 90.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a175~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 9.763      ;
; 90.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a200~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 9.834      ;
; 90.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 9.764      ;
; 90.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a206~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 9.745      ;
; 90.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a197~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 9.811      ;
; 90.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a80~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 9.810      ;
; 90.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a176~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 9.753      ;
; 90.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 9.788      ;
; 90.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 9.702      ;
; 90.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 9.701      ;
; 90.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a55~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 9.694      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a78~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.052      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a139~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.436      ; 1.051      ;
; 0.388 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.440      ; 1.058      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.436      ; 1.055      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.054      ;
; 0.391 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                                                                                                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                                                                                                           ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                                                         ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                                                                                 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a156~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.055      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a119~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.054      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                                                                             ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a238~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.438      ; 1.064      ;
; 0.400 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.064      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.063      ;
; 0.401 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.070      ;
; 0.401 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.065      ;
; 0.402 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                                                                                                               ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.440      ; 1.072      ;
; 0.404 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.073      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.074      ;
; 0.405 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.068      ;
; 0.406 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                         ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.684      ;
; 0.406 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                         ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.684      ;
; 0.407 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.684      ;
; 0.408 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.684      ;
; 0.411 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.080      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a217~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.075      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.075      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.074      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a171~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.438      ; 1.083      ;
; 0.415 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.079      ;
; 0.416 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.085      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.438      ; 1.085      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a71~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.082      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a234~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.082      ;
; 0.422 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.091      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a145~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.432      ; 1.084      ;
; 0.423 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.087      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.438      ; 1.093      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a169~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.092      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a162~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.090      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a69~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.429      ; 1.088      ;
; 0.429 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.093      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.441      ; 1.102      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.425      ; 1.086      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a107~porta_address_reg0                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.095      ;
; 0.432 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.101      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.438      ; 1.101      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a239~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.419      ; 1.084      ;
; 0.436 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.099      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a201~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.438      ; 1.105      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.449      ; 1.116      ;
; 0.437 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.439      ; 1.106      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.716      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.717      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a191~porta_datain_reg0                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.430      ; 1.104      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.440      ; 1.115      ;
; 0.447 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                                                                                                          ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.725      ;
; 0.447 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.434      ; 1.111      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a57~porta_datain_reg0                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.433      ; 1.112      ;
; 0.457 ; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.735      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.084      ; 0.737      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.084      ; 0.738      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.084      ; 0.738      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.084      ; 0.738      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.084      ; 0.738      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.737      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.737      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.083      ; 0.737      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.391 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.407 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.407 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.446 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.idle_r ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.723      ;
; 0.446 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.724      ;
; 0.453 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.730      ;
; 0.460 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][5]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.741      ;
; 0.467 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.468 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.write ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.471 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.472 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.749      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.481 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.487 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.763      ;
; 0.510 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.586 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.864      ;
; 0.587 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.865      ;
; 0.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.588 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.866      ;
; 0.588 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.590 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.868      ;
; 0.590 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[5]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.868      ;
; 0.591 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.392 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[5]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.062      ;
; 0.417 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[4]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.073      ;
; 0.418 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.074      ;
; 0.423 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[5]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.086      ;
; 0.425 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[2]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.082      ;
; 0.426 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[12]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.083      ;
; 0.434 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[3]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.097      ;
; 0.438 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[8]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.095      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.739      ;
; 0.450 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.451 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][6]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.747      ;
; 0.456 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[5]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.113      ;
; 0.459 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[4]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.116      ;
; 0.460 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[3]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[3]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[3]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[4]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[10]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[10]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.117      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[7]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.739      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]                                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[6]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]                                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.739      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[14]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[5]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[8]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[8]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[11]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[11]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[13]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[15]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[1]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe4                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[12]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[12]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.760      ;
; 0.466 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][5]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.745      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.747      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.749      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.749      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.749      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.749      ;
; 0.482 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.492 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[37]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.767      ;
; 0.492 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[8]        ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.769      ;
; 0.495 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[28]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.770      ;
; 0.559 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[0]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.208      ;
; 0.591 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.596 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.600 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[2][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.877      ;
; 0.604 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][7]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][7]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.882      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.684      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.716      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.731      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.732      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.736      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.737      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.740      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.740      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.741      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.743      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.743      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.744      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.748      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.747      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.747      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.747      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.753      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.753      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.755      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.760      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.761      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.761      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.761      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.759      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.762      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.767      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.783      ;
; 0.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.824      ;
; 0.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.553 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.831      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.333 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.401      ;
; 1.343 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.411      ;
; 1.344 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.412      ;
; 1.354 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.422      ;
; 1.439 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.507      ;
; 1.448 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.516      ;
; 1.449 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.517      ;
; 1.458 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.526      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.668      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.647      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.647      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.647      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.647      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.646      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.646      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.646      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.646      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.646      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.646      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.654      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.654      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.654      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.654      ;
; 95.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.654      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.648      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.648      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.639      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.620      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.637      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.638      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.632      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
; 95.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.634      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.296      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.816      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.816      ;
; 1.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.826      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.921      ;
; 1.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.921      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 2.147      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.134      ; 2.183      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|dffs[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 4.289      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.301      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.285      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.287      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
; 3.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 4.291      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 171.044 ns




+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -4.338 ; -686.644      ;
; clock_m                                               ; -2.126 ; -167.015      ;
; n/a                                                   ; 3.402  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 36.686 ; 0.000         ;
; altera_reserved_tck                                   ; 47.072 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_m                                               ; 0.128 ; 0.000         ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.147 ; 0.000         ;
; altera_reserved_tck                                   ; 0.180 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; n/a                                                   ; 0.252 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.485 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.489 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.959  ; 0.000         ;
; clock_m                                               ; 9.371  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.772 ; 0.000         ;
; altera_reserved_tck                                   ; 49.283 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.338 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.750     ; 2.925      ;
; -3.912 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.751     ; 2.498      ;
; -3.704 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.750     ; 2.291      ;
; -3.652 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.946     ; 2.043      ;
; -3.644 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.946     ; 2.035      ;
; -3.594 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.749     ; 2.182      ;
; -3.593 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.946     ; 1.984      ;
; -3.588 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.944     ; 1.981      ;
; -3.580 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.968      ;
; -3.571 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.749     ; 2.159      ;
; -3.558 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.944     ; 1.951      ;
; -3.556 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.944     ; 1.949      ;
; -3.547 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.949     ; 1.935      ;
; -3.497 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.749     ; 2.085      ;
; -3.309 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.736     ; 1.910      ;
; -3.184 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.736     ; 1.785      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.594 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.114      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][6]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.104      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.105      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][5]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.101      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[6]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][0]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.594     ; 2.100      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[15]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[14]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[13]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[12]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[11]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[10]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[9]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
; -2.582 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[3][1]                                                                                                                                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:data_path|im_am_x_i_data_pipe_3[8]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.590     ; 2.102      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.126 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.518      ; 3.983      ;
; -2.110 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.992      ;
; -2.058 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.948      ;
; -2.051 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.546      ; 3.936      ;
; -2.026 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.849      ;
; -2.015 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.493      ; 3.847      ;
; -2.013 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.546      ; 3.898      ;
; -2.011 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.904      ;
; -2.001 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.824      ;
; -1.992 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.550      ; 3.881      ;
; -1.978 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.524      ; 3.841      ;
; -1.975 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.865      ;
; -1.971 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.853      ;
; -1.969 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.859      ;
; -1.962 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.550      ; 3.851      ;
; -1.952 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.834      ;
; -1.943 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.825      ;
; -1.937 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.830      ;
; -1.932 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.814      ;
; -1.930 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.524      ; 3.793      ;
; -1.930 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.548      ; 3.817      ;
; -1.928 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.491      ; 3.758      ;
; -1.924 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.537      ; 3.800      ;
; -1.922 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.529      ; 3.790      ;
; -1.917 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.550      ; 3.806      ;
; -1.916 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.809      ;
; -1.913 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.806      ;
; -1.911 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.493      ; 3.743      ;
; -1.909 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.802      ;
; -1.907 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.789      ;
; -1.906 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.493      ; 3.738      ;
; -1.905 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[13]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.728      ;
; -1.887 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.496      ; 3.722      ;
; -1.885 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.491      ; 3.715      ;
; -1.884 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.709      ;
; -1.873 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.700      ;
; -1.868 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.524      ; 3.731      ;
; -1.867 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.757      ;
; -1.867 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.527      ; 3.733      ;
; -1.865 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.496      ; 3.700      ;
; -1.853 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.743      ;
; -1.852 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.678      ;
; -1.851 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.673      ;
; -1.847 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.729      ;
; -1.847 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.672      ;
; -1.842 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.491      ; 3.672      ;
; -1.841 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.668      ;
; -1.837 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.529      ; 3.705      ;
; -1.835 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.550      ; 3.724      ;
; -1.833 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[4]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.660      ;
; -1.832 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.659      ;
; -1.831 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.527      ; 3.697      ;
; -1.829 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.651      ;
; -1.825 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.499      ; 3.663      ;
; -1.819 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.712      ;
; -1.818 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.643      ;
; -1.811 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[15]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.636      ;
; -1.809 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.529      ; 3.677      ;
; -1.808 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.698      ;
; -1.805 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.499      ; 3.643      ;
; -1.797 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.499      ; 3.635      ;
; -1.795 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.554      ; 3.688      ;
; -1.786 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.612      ;
; -1.785 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.612      ;
; -1.784 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[8]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.496      ; 3.619      ;
; -1.774 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[3]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.599      ;
; -1.774 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.596      ;
; -1.771 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.653      ;
; -1.762 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.543      ; 3.644      ;
; -1.757 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.551      ; 3.647      ;
; -1.757 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.580      ;
; -1.754 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.489      ; 3.582      ;
; -1.748 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.574      ;
; -1.748 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[8]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.570      ;
; -1.743 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.524      ; 3.606      ;
; -1.743 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[6]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.569      ;
; -1.740 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[7]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.567      ;
; -1.737 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.559      ;
; -1.734 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.489      ; 3.562      ;
; -1.732 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[13]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.555      ;
; -1.720 ; DP_COMPLETMOD:U1|DP_MOD:data_path|o_data_aux[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.527      ; 3.586      ;
; -1.708 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[1]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.533      ;
; -1.706 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[12]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.529      ;
; -1.702 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[9]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.524      ;
; -1.701 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.526      ;
; -1.701 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[11]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.489      ; 3.529      ;
; -1.696 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.496      ; 3.531      ;
; -1.693 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.518      ;
; -1.686 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.508      ;
; -1.685 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.511      ;
; -1.684 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.509      ;
; -1.683 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[0]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.509      ;
; -1.682 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.508      ;
; -1.681 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.506      ;
; -1.679 ; DP_COMPLETMOD:U1|DDS_test:DDS|sin_wave[5]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td|previous         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.488      ; 3.506      ;
; -1.678 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td|previous          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.496      ; 3.513      ;
; -1.677 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td|transition_found ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.487      ; 3.503      ;
; -1.676 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[9]       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.483      ; 3.498      ;
; -1.674 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[15]      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td|transition_found  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.484      ; 3.497      ;
; -1.669 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[10]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m     ; 0.432        ; 1.486      ; 3.494      ;
+--------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.402 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.884      ;
; 3.403 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.883      ;
; 3.412 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.874      ;
; 3.413 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.873      ;
; 3.454 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.832      ;
; 3.454 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.832      ;
; 3.464 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.822      ;
; 3.464 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.822      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 36.686 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 3.264      ;
; 36.709 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 3.246      ;
; 36.799 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 3.156      ;
; 36.946 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[7][6]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 3.009      ;
; 36.958 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[5][4]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.984      ;
; 37.429 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.543      ;
; 37.595 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][4]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.347      ;
; 37.695 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][4]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.247      ;
; 37.763 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[2][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.209      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.812 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.134      ;
; 37.891 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[1][5]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.020     ; 2.076      ;
; 37.918 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.024      ;
; 37.918 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.024      ;
; 37.918 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.024      ;
; 37.918 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.024      ;
; 37.918 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.024      ;
; 37.918 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.024      ;
; 37.932 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.028      ;
; 37.932 ; CONF_CONTROL:U2|REGS_CONF:C2|delay                       ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[0][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.028      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.937 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.008      ;
; 37.980 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[8][0]              ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.972      ;
; 37.987 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.958      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.023 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.923      ;
; 38.027 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.idle ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.918      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.028 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.916      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][7]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][7]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.910      ;
; 38.033 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.916      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.062 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.884      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.066 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.880      ;
; 38.078 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.871      ;
; 38.082 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntb_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.867      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.096 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.850      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
; 38.106 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]   ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.840      ;
+--------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 3.328      ;
; 47.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 3.294      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 3.098      ;
; 47.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 2.868      ;
; 47.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.820      ;
; 47.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.780      ;
; 47.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 2.720      ;
; 47.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.731      ;
; 47.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 2.667      ;
; 47.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.630      ;
; 47.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 2.496      ;
; 47.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.500      ;
; 48.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.308      ;
; 48.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 2.301      ;
; 48.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.274      ;
; 48.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.236      ;
; 48.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.240      ;
; 48.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.413      ; 2.136      ;
; 48.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.403      ; 2.007      ;
; 48.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 1.865      ;
; 48.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 1.857      ;
; 48.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 1.774      ;
; 48.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 1.626      ;
; 49.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.353      ;
; 49.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.176      ;
; 49.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.155      ;
; 49.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.143      ;
; 49.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.972      ;
; 49.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.964      ;
; 49.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.932      ;
; 94.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a90~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 5.543      ;
; 94.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a205~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.526      ;
; 94.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a65~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.522      ;
; 94.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.045      ; 5.346      ;
; 94.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 5.347      ;
; 94.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.025      ; 5.321      ;
; 94.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a209~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 5.321      ;
; 94.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a85~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 5.212      ;
; 94.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.025      ; 5.188      ;
; 94.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a209~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 5.198      ;
; 94.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a79~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.045      ; 5.186      ;
; 94.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a205~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.058      ; 5.179      ;
; 94.901 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a92~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.025      ; 5.133      ;
; 94.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a175~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.043      ; 5.146      ;
; 94.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.032      ; 5.132      ;
; 94.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.042      ; 5.136      ;
; 94.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a176~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 5.140      ;
; 94.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.996      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a55~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.139      ;
; 94.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a86~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.039      ; 5.108      ;
; 94.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a206~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.040      ; 5.078      ;
; 94.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.042      ; 5.060      ;
; 94.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a175~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.043      ; 5.054      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a89~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.025      ; 5.018      ;
; 95.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a176~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 5.049      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a55~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.017      ;
; 95.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a82~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.032      ; 4.983      ;
; 95.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a206~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.040      ; 4.971      ;
; 95.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 4.971      ;
; 95.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a200~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 5.017      ;
; 95.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a197~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.012      ;
; 95.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a67~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 4.958      ;
; 95.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a80~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.011      ;
; 95.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a88~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.064      ; 4.963      ;
; 95.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a116~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.050      ; 4.944      ;
; 95.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a208~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 4.949      ;
; 95.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[2]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a77~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 4.988      ;
; 95.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a84~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.046      ; 4.918      ;
; 95.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a204~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.051      ; 4.917      ;
; 95.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a108~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 4.937      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.781      ;
; 95.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a207~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.056      ; 4.892      ;
; 95.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[1]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a87~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.061      ; 4.863      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.728      ;
; 95.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a116~portb_address_reg0                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.050      ; 4.829      ;
; 95.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated|counter_reg_bit[5]                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a67~portb_address_reg0                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 4.834      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a78~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.233      ; 0.465      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a139~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.466      ;
; 0.138 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.471      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a42~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a119~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.467      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a5~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a177~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a138~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                               ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.478      ;
; 0.146 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a217~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a212~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a25~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.230      ; 0.481      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a156~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a19~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a234~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a71~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a201~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.233      ; 0.487      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a31~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a171~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a145~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a238~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a135~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.244      ; 0.499      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a0~porta_datain_reg0                       ; clock_m      ; clock_m     ; 0.000        ; 0.237      ; 0.493      ;
; 0.152 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.482      ;
; 0.155 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a169~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a120~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.232      ; 0.493      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a36~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a162~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.489      ;
; 0.159 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a191~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.224      ; 0.488      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a57~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.496      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a239~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.213      ; 0.480      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a107~porta_address_reg0                    ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.496      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a163~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.230      ; 0.499      ;
; 0.166 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0  ; clock_m      ; clock_m     ; 0.000        ; 0.226      ; 0.496      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a69~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.219      ; 0.492      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a47~porta_datain_reg0                      ; clock_m      ; clock_m     ; 0.000        ; 0.229      ; 0.508      ;
; 0.177 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_address_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.227      ; 0.508      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a107~porta_address_reg0                    ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.511      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|ram_block1a167~porta_datain_reg0                     ; clock_m      ; clock_m     ; 0.000        ; 0.228      ; 0.512      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                     ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                           ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                         ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                               ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:is_buffer_wrapped                                      ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:base_address[0]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                             ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                              ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][111]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                           ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.313      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.147 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[5]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a11~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.473      ;
; 0.154 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[4]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.156 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[5]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.158 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[3]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[3]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[12]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.163 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[2]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[8]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.169 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[5]                           ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.172 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[4]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a2~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.172 ; DP_COMPLETMOD:U1|DDS_test:DDS|addr_rom_pipe[10]                          ; DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin|altsyncram:rom_rtl_0|altsyncram_k671:auto_generated|ram_block1a1~porta_address_reg0                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.181 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.start_filter                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[0].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                     ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[1].INT0|val_out                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.318      ;
; 0.186 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[0][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[1][6]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.320      ;
; 0.187 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[3]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[3]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[4]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[4]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[3]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[3]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[10]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[10]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[14]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[14]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe1                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[7]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[7]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[15]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[1]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[1]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[2]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[2]                                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[6]                              ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[6]                                                                                                        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe4                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe2                                  ; DP_COMPLETMOD:U1|DDS_test:DDS|val_pipe3                                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[5]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[5]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[8]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[8]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[11]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[11]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[13]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[13]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe2[12]                             ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_wave[12]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[1]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[1]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][10]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][10]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][13]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][13]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[12]                       ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[12]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][1]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][2]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][2]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.326      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][3]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][3]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][4]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][9]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][9]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][9]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][9]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][12]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][12]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.ini_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][1]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][1]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][5]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][5]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][5]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][6]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][6]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][7]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][7]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][8]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[8][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][13]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][13]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][14]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][14]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][0]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][0]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][1]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][1]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][2]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][2]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][10]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][10]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][4]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][4]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][11]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][11]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[13][14]      ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[14][14]                                                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|state.end_filter   ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Reg                                                                                      ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][6]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[11][6]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[9][8]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[10][8]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[6][15]       ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[7][15]                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.206 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[37]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[15]                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.206 ; DP_COMPLETMOD:U1|DDS_test:DDS|accumulator:phase_accumulator|oQ[8]        ; DP_COMPLETMOD:U1|DDS_test:DDS|ramp_pipe1[0]                                                                                                       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.209 ; DP_COMPLETMOD:U1|CIC:CIC_int|INT:CIC[2].INT0|data_out[28]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.236 ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|addr_rom_pipe[0]                ; DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin|altsyncram:rom_rtl_0|altsyncram_1j71:auto_generated|ram_block1a1~porta_address_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.551      ;
; 0.249 ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe1[6]                        ; DP_COMPLETMOD:U1|DP_MOD:data_path|i_data_pipe2[6]                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.373      ;
; 0.252 ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[1].COMB0|val_out                   ; DP_COMPLETMOD:U1|CIC:CIC_int|COMB:CIC[2].COMB0|val_out                                                                                            ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[5][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[3][0]        ; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|REG_MUX:REG_MUX0|SR_9k[4][0]                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.388      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.323      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.324      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.332      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.334      ;
; 0.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.351      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eh24:auto_generated|address_reg_b[0]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.370      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.373      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest   ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.rest    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.rest  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start  ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.start   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.idle_w  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][0]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][5]                 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[10][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][6]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[2][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[6][4]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[9][3]                 ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][3]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.idle_r ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|state.load    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[1]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][1]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[7][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[10][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[6][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[5][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[2][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[3][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[4][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[0][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[1][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[8][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_rx[9][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.329      ;
; 0.208 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|MAIN_CONTROL:C1|state.write ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|state.load    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.209 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.209 ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[0]     ; CONF_CONTROL:U2|CONTROL_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.334      ;
; 0.215 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_conf[4][1]                ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.340      ;
; 0.246 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[3][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][0]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][0]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[7]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[4][1]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][1]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][2]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][2]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[8][2]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][3]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[7][3]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[9][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[10][4]                  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][4]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][4]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[5][5]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[6][5]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][6]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][6]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[0][7]                  ; CONF_CONTROL:U2|REGS_CONF:C2|reg_tx[1][7]                   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[4]    ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]     ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.252 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.691      ;
; 0.252 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.691      ;
; 0.262 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.701      ;
; 0.262 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.701      ;
; 0.302 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.741      ;
; 0.302 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.741      ;
; 0.312 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.751      ;
; 0.312 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.751      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[29]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.450      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[28]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.450      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[27]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.450      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[26]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.450      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[25]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.449      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[24]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.449      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[23]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.449      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[22]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.449      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[21]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.449      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[20]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.449      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[19]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.453      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[18]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.453      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[12]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[11]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[10]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.463      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.444      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.446      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[17]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.453      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[16]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.453      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[15]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.453      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[14]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.453      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits|dffs[13]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.453      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.447      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.424      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.438      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.438      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.443      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|dffs[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.446      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.446      ;
; 97.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.446      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.615      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.840      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.840      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.844      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.905      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.905      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.012      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.027      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.006      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|dffs[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.221      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.213      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.216      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
; 2.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.219      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 175.783 ns




+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -10.263   ; 0.128 ; 94.848   ; 0.489   ; 4.753               ;
;  altera_reserved_tck                                   ; 42.674    ; 0.180 ; 94.848   ; 0.489   ; 49.267              ;
;  clock_m                                               ; -5.117    ; 0.128 ; N/A      ; N/A     ; 9.371               ;
;  n/a                                                   ; 1.763     ; 0.252 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -10.263   ; 0.147 ; N/A      ; N/A     ; 4.753               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 33.137    ; 0.181 ; N/A      ; N/A     ; 19.664              ;
; Design-wide TNS                                        ; -2039.867 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock_m                                               ; -425.928  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                   ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -1617.866 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_MODE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ADC_DA[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ADC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ADC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_CLK_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_MODE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; I2C_SCLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 10518      ; 0        ; 64       ; 0        ;
; clock_m                                               ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; clock_m                                               ; false path ; 0        ; 0        ; 0        ;
; clock_m                                               ; clock_m                                               ; 11703      ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 181        ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 240        ; 0        ; 0        ; 0        ;
; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 14373      ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 2061       ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1762       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 10518      ; 0        ; 64       ; 0        ;
; clock_m                                               ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; clock_m                                               ; false path ; 0        ; 0        ; 0        ;
; clock_m                                               ; clock_m                                               ; 11703      ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 181        ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; clock_m                                               ; 240        ; 0        ; 0        ; 0        ;
; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 14373      ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 2061       ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1762       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 279        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; clock_m             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 279        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; clock_m             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                             ;
+--------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; Target                                                       ; Clock                                                 ; Type      ; Status        ;
+--------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; CLOCK2_50                                                    ;                                                       ; Base      ; Unconstrained ;
; CLOCK_50                                                     ; clock_m                                               ; Base      ; Constrained   ;
; DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc ;                                                       ; Base      ; Unconstrained ;
; altera_reserved_tck                                          ; altera_reserved_tck                                   ; Base      ; Constrained   ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]             ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; Generated ; Illegal       ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+--------------------------------------------------------------+-------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Wed Jun 01 16:03:12 2022
Info: Command: quartus_sta MOD_COMP -c MOD_COMP
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MOD_COMP.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst2|altpll_component|auto_generated|pll1|clk[0]} {pll_inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name {pll_inst1|altpll_component|auto_generated|pll1|clk[0]} {pll_inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]} {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Warning (332060): Node: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] is being clocked by DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.263           -1617.866 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.078            -422.001 clock_m 
    Info (332119):     1.763               0.000 n/a 
    Info (332119):    33.137               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    42.674               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clock_m 
    Info (332119):     0.427               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.442               0.000 altera_reserved_tck 
    Info (332119):     0.442               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.533               0.000 n/a 
Info (332146): Worst-case recovery slack is 94.848
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.848               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.119               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.753               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.695               0.000 clock_m 
    Info (332119):    19.664               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.422               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 170.194 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Warning (332060): Node: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] is being clocked by DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.339           -1449.179 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.117            -425.928 clock_m 
    Info (332119):     1.988               0.000 n/a 
    Info (332119):    33.444               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.121               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clock_m 
    Info (332119):     0.391               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.392               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.393               0.000 altera_reserved_tck 
    Info (332119):     1.333               0.000 n/a 
Info (332146): Worst-case recovery slack is 95.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.250               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.022               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.783               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.702               0.000 clock_m 
    Info (332119):    19.675               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.267               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 171.044 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Warning (332060): Node: DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0|dout[15] is being clocked by DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.338            -686.644 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.126            -167.015 clock_m 
    Info (332119):     3.402               0.000 n/a 
    Info (332119):    36.686               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.072               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 clock_m 
    Info (332119):     0.147               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.252               0.000 n/a 
Info (332146): Worst-case recovery slack is 97.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.485               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 4.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.959               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.371               0.000 clock_m 
    Info (332119):    19.772               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.283               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 175.783 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Wed Jun 01 16:03:17 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


