// Seed: 573307001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_3 = id_1 && id_1;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input wand id_4
    , id_21,
    input uwire id_5,
    output tri1 id_6,
    input tri id_7,
    input wor id_8,
    output tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    input wor id_12,
    output supply1 id_13,
    output wire id_14,
    input tri1 id_15,
    input uwire id_16,
    output supply1 id_17,
    input wand id_18,
    input wor id_19
);
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
  assign modCall_1.id_3 = 0;
  assign id_13 = id_10 * 1;
  always @(posedge 1);
endmodule
