C:/Users/Thiago/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v {1 {vlog -work work -stats=none C:/Users/Thiago/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module alu_32b_tb

Top level modules:
	alu_32b_tb

} {} {}} C:/Users/Thiago/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v {1 {vlog -work work -stats=none C:/Users/Thiago/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module alu_32b

Top level modules:
	alu_32b

} {} {}}
