.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ResistiveTouch_1_ADC_SAR_ADC_SAR */
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ResistiveTouch_1_ADC_SAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ResistiveTouch_1_ADC_SAR_theACLK */
.set ResistiveTouch_1_ADC_SAR_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ResistiveTouch_1_ADC_SAR_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ResistiveTouch_1_ADC_SAR_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ResistiveTouch_1_ADC_SAR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ResistiveTouch_1_ADC_SAR_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ResistiveTouch_1_ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ResistiveTouch_1_ADC_SAR_theACLK__INDEX, 0x00
.set ResistiveTouch_1_ADC_SAR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ResistiveTouch_1_ADC_SAR_theACLK__PM_ACT_MSK, 0x01
.set ResistiveTouch_1_ADC_SAR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ResistiveTouch_1_ADC_SAR_theACLK__PM_STBY_MSK, 0x01

/* ResistiveTouch_1_ADC_SAR_IRQ */
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_MASK, 0x01
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_NUMBER, 0
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_PRIOR_NUM, 7
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ResistiveTouch_1_ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clipping_Sense_ctComp */
.set Clipping_Sense_ctComp__CLK, CYREG_CMP0_CLK
.set Clipping_Sense_ctComp__CMP_MASK, 0x01
.set Clipping_Sense_ctComp__CMP_NUMBER, 0
.set Clipping_Sense_ctComp__CR, CYREG_CMP0_CR
.set Clipping_Sense_ctComp__LUT__CR, CYREG_LUT0_CR
.set Clipping_Sense_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Clipping_Sense_ctComp__LUT__MSK_MASK, 0x01
.set Clipping_Sense_ctComp__LUT__MSK_SHIFT, 0
.set Clipping_Sense_ctComp__LUT__MX, CYREG_LUT0_MX
.set Clipping_Sense_ctComp__LUT__SR, CYREG_LUT_SR
.set Clipping_Sense_ctComp__LUT__SR_MASK, 0x01
.set Clipping_Sense_ctComp__LUT__SR_SHIFT, 0
.set Clipping_Sense_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Clipping_Sense_ctComp__PM_ACT_MSK, 0x01
.set Clipping_Sense_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Clipping_Sense_ctComp__PM_STBY_MSK, 0x01
.set Clipping_Sense_ctComp__SW0, CYREG_CMP0_SW0
.set Clipping_Sense_ctComp__SW2, CYREG_CMP0_SW2
.set Clipping_Sense_ctComp__SW3, CYREG_CMP0_SW3
.set Clipping_Sense_ctComp__SW4, CYREG_CMP0_SW4
.set Clipping_Sense_ctComp__SW6, CYREG_CMP0_SW6
.set Clipping_Sense_ctComp__TR0, CYREG_CMP0_TR0
.set Clipping_Sense_ctComp__TR1, CYREG_CMP0_TR1
.set Clipping_Sense_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Clipping_Sense_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Clipping_Sense_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Clipping_Sense_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Clipping_Sense_ctComp__WRK, CYREG_CMP_WRK
.set Clipping_Sense_ctComp__WRK_MASK, 0x01
.set Clipping_Sense_ctComp__WRK_SHIFT, 0

/* LCD_LCD_SPI_IntClock */
.set LCD_LCD_SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set LCD_LCD_SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set LCD_LCD_SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set LCD_LCD_SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set LCD_LCD_SPI_IntClock__INDEX, 0x03
.set LCD_LCD_SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD_LCD_SPI_IntClock__PM_ACT_MSK, 0x08
.set LCD_LCD_SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD_LCD_SPI_IntClock__PM_STBY_MSK, 0x08

/* ResistiveTouch_1_xm */
.set ResistiveTouch_1_xm__0__MASK, 0x01
.set ResistiveTouch_1_xm__0__PC, CYREG_PRT5_PC0
.set ResistiveTouch_1_xm__0__PORT, 5
.set ResistiveTouch_1_xm__0__SHIFT, 0
.set ResistiveTouch_1_xm__AG, CYREG_PRT5_AG
.set ResistiveTouch_1_xm__AMUX, CYREG_PRT5_AMUX
.set ResistiveTouch_1_xm__BIE, CYREG_PRT5_BIE
.set ResistiveTouch_1_xm__BIT_MASK, CYREG_PRT5_BIT_MASK
.set ResistiveTouch_1_xm__BYP, CYREG_PRT5_BYP
.set ResistiveTouch_1_xm__CTL, CYREG_PRT5_CTL
.set ResistiveTouch_1_xm__DM0, CYREG_PRT5_DM0
.set ResistiveTouch_1_xm__DM1, CYREG_PRT5_DM1
.set ResistiveTouch_1_xm__DM2, CYREG_PRT5_DM2
.set ResistiveTouch_1_xm__DR, CYREG_PRT5_DR
.set ResistiveTouch_1_xm__INP_DIS, CYREG_PRT5_INP_DIS
.set ResistiveTouch_1_xm__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set ResistiveTouch_1_xm__LCD_EN, CYREG_PRT5_LCD_EN
.set ResistiveTouch_1_xm__MASK, 0x01
.set ResistiveTouch_1_xm__PORT, 5
.set ResistiveTouch_1_xm__PRT, CYREG_PRT5_PRT
.set ResistiveTouch_1_xm__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set ResistiveTouch_1_xm__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set ResistiveTouch_1_xm__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set ResistiveTouch_1_xm__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set ResistiveTouch_1_xm__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set ResistiveTouch_1_xm__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set ResistiveTouch_1_xm__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set ResistiveTouch_1_xm__PS, CYREG_PRT5_PS
.set ResistiveTouch_1_xm__SHIFT, 0
.set ResistiveTouch_1_xm__SLW, CYREG_PRT5_SLW

/* ResistiveTouch_1_xp */
.set ResistiveTouch_1_xp__0__MASK, 0x02
.set ResistiveTouch_1_xp__0__PC, CYREG_PRT5_PC1
.set ResistiveTouch_1_xp__0__PORT, 5
.set ResistiveTouch_1_xp__0__SHIFT, 1
.set ResistiveTouch_1_xp__AG, CYREG_PRT5_AG
.set ResistiveTouch_1_xp__AMUX, CYREG_PRT5_AMUX
.set ResistiveTouch_1_xp__BIE, CYREG_PRT5_BIE
.set ResistiveTouch_1_xp__BIT_MASK, CYREG_PRT5_BIT_MASK
.set ResistiveTouch_1_xp__BYP, CYREG_PRT5_BYP
.set ResistiveTouch_1_xp__CTL, CYREG_PRT5_CTL
.set ResistiveTouch_1_xp__DM0, CYREG_PRT5_DM0
.set ResistiveTouch_1_xp__DM1, CYREG_PRT5_DM1
.set ResistiveTouch_1_xp__DM2, CYREG_PRT5_DM2
.set ResistiveTouch_1_xp__DR, CYREG_PRT5_DR
.set ResistiveTouch_1_xp__INP_DIS, CYREG_PRT5_INP_DIS
.set ResistiveTouch_1_xp__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set ResistiveTouch_1_xp__LCD_EN, CYREG_PRT5_LCD_EN
.set ResistiveTouch_1_xp__MASK, 0x02
.set ResistiveTouch_1_xp__PORT, 5
.set ResistiveTouch_1_xp__PRT, CYREG_PRT5_PRT
.set ResistiveTouch_1_xp__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set ResistiveTouch_1_xp__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set ResistiveTouch_1_xp__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set ResistiveTouch_1_xp__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set ResistiveTouch_1_xp__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set ResistiveTouch_1_xp__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set ResistiveTouch_1_xp__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set ResistiveTouch_1_xp__PS, CYREG_PRT5_PS
.set ResistiveTouch_1_xp__SHIFT, 1
.set ResistiveTouch_1_xp__SLW, CYREG_PRT5_SLW

/* ResistiveTouch_1_ym */
.set ResistiveTouch_1_ym__0__MASK, 0x04
.set ResistiveTouch_1_ym__0__PC, CYREG_PRT5_PC2
.set ResistiveTouch_1_ym__0__PORT, 5
.set ResistiveTouch_1_ym__0__SHIFT, 2
.set ResistiveTouch_1_ym__AG, CYREG_PRT5_AG
.set ResistiveTouch_1_ym__AMUX, CYREG_PRT5_AMUX
.set ResistiveTouch_1_ym__BIE, CYREG_PRT5_BIE
.set ResistiveTouch_1_ym__BIT_MASK, CYREG_PRT5_BIT_MASK
.set ResistiveTouch_1_ym__BYP, CYREG_PRT5_BYP
.set ResistiveTouch_1_ym__CTL, CYREG_PRT5_CTL
.set ResistiveTouch_1_ym__DM0, CYREG_PRT5_DM0
.set ResistiveTouch_1_ym__DM1, CYREG_PRT5_DM1
.set ResistiveTouch_1_ym__DM2, CYREG_PRT5_DM2
.set ResistiveTouch_1_ym__DR, CYREG_PRT5_DR
.set ResistiveTouch_1_ym__INP_DIS, CYREG_PRT5_INP_DIS
.set ResistiveTouch_1_ym__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set ResistiveTouch_1_ym__LCD_EN, CYREG_PRT5_LCD_EN
.set ResistiveTouch_1_ym__MASK, 0x04
.set ResistiveTouch_1_ym__PORT, 5
.set ResistiveTouch_1_ym__PRT, CYREG_PRT5_PRT
.set ResistiveTouch_1_ym__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set ResistiveTouch_1_ym__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set ResistiveTouch_1_ym__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set ResistiveTouch_1_ym__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set ResistiveTouch_1_ym__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set ResistiveTouch_1_ym__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set ResistiveTouch_1_ym__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set ResistiveTouch_1_ym__PS, CYREG_PRT5_PS
.set ResistiveTouch_1_ym__SHIFT, 2
.set ResistiveTouch_1_ym__SLW, CYREG_PRT5_SLW

/* ResistiveTouch_1_yp */
.set ResistiveTouch_1_yp__0__MASK, 0x08
.set ResistiveTouch_1_yp__0__PC, CYREG_PRT5_PC3
.set ResistiveTouch_1_yp__0__PORT, 5
.set ResistiveTouch_1_yp__0__SHIFT, 3
.set ResistiveTouch_1_yp__AG, CYREG_PRT5_AG
.set ResistiveTouch_1_yp__AMUX, CYREG_PRT5_AMUX
.set ResistiveTouch_1_yp__BIE, CYREG_PRT5_BIE
.set ResistiveTouch_1_yp__BIT_MASK, CYREG_PRT5_BIT_MASK
.set ResistiveTouch_1_yp__BYP, CYREG_PRT5_BYP
.set ResistiveTouch_1_yp__CTL, CYREG_PRT5_CTL
.set ResistiveTouch_1_yp__DM0, CYREG_PRT5_DM0
.set ResistiveTouch_1_yp__DM1, CYREG_PRT5_DM1
.set ResistiveTouch_1_yp__DM2, CYREG_PRT5_DM2
.set ResistiveTouch_1_yp__DR, CYREG_PRT5_DR
.set ResistiveTouch_1_yp__INP_DIS, CYREG_PRT5_INP_DIS
.set ResistiveTouch_1_yp__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set ResistiveTouch_1_yp__LCD_EN, CYREG_PRT5_LCD_EN
.set ResistiveTouch_1_yp__MASK, 0x08
.set ResistiveTouch_1_yp__PORT, 5
.set ResistiveTouch_1_yp__PRT, CYREG_PRT5_PRT
.set ResistiveTouch_1_yp__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set ResistiveTouch_1_yp__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set ResistiveTouch_1_yp__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set ResistiveTouch_1_yp__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set ResistiveTouch_1_yp__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set ResistiveTouch_1_yp__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set ResistiveTouch_1_yp__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set ResistiveTouch_1_yp__PS, CYREG_PRT5_PS
.set ResistiveTouch_1_yp__SHIFT, 3
.set ResistiveTouch_1_yp__SLW, CYREG_PRT5_SLW

/* LCD_LCD_SPI_BSPIM */
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set LCD_LCD_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set LCD_LCD_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set LCD_LCD_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_LCD_SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set LCD_LCD_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set LCD_LCD_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set LCD_LCD_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set LCD_LCD_SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set LCD_LCD_SPI_BSPIM_RxStsReg__4__POS, 4
.set LCD_LCD_SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set LCD_LCD_SPI_BSPIM_RxStsReg__5__POS, 5
.set LCD_LCD_SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set LCD_LCD_SPI_BSPIM_RxStsReg__6__POS, 6
.set LCD_LCD_SPI_BSPIM_RxStsReg__MASK, 0x70
.set LCD_LCD_SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set LCD_LCD_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set LCD_LCD_SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set LCD_LCD_SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set LCD_LCD_SPI_BSPIM_TxStsReg__0__POS, 0
.set LCD_LCD_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LCD_LCD_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set LCD_LCD_SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set LCD_LCD_SPI_BSPIM_TxStsReg__1__POS, 1
.set LCD_LCD_SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set LCD_LCD_SPI_BSPIM_TxStsReg__2__POS, 2
.set LCD_LCD_SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set LCD_LCD_SPI_BSPIM_TxStsReg__3__POS, 3
.set LCD_LCD_SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set LCD_LCD_SPI_BSPIM_TxStsReg__4__POS, 4
.set LCD_LCD_SPI_BSPIM_TxStsReg__MASK, 0x1F
.set LCD_LCD_SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set LCD_LCD_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LCD_LCD_SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set LCD_LCD_SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1

/* drive_freq_range */
.set drive_freq_range__0__MASK, 0x08
.set drive_freq_range__0__PC, CYREG_PRT3_PC3
.set drive_freq_range__0__PORT, 3
.set drive_freq_range__0__SHIFT, 3
.set drive_freq_range__AG, CYREG_PRT3_AG
.set drive_freq_range__AMUX, CYREG_PRT3_AMUX
.set drive_freq_range__BIE, CYREG_PRT3_BIE
.set drive_freq_range__BIT_MASK, CYREG_PRT3_BIT_MASK
.set drive_freq_range__BYP, CYREG_PRT3_BYP
.set drive_freq_range__CTL, CYREG_PRT3_CTL
.set drive_freq_range__DM0, CYREG_PRT3_DM0
.set drive_freq_range__DM1, CYREG_PRT3_DM1
.set drive_freq_range__DM2, CYREG_PRT3_DM2
.set drive_freq_range__DR, CYREG_PRT3_DR
.set drive_freq_range__INP_DIS, CYREG_PRT3_INP_DIS
.set drive_freq_range__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set drive_freq_range__LCD_EN, CYREG_PRT3_LCD_EN
.set drive_freq_range__MASK, 0x08
.set drive_freq_range__PORT, 3
.set drive_freq_range__PRT, CYREG_PRT3_PRT
.set drive_freq_range__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set drive_freq_range__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set drive_freq_range__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set drive_freq_range__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set drive_freq_range__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set drive_freq_range__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set drive_freq_range__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set drive_freq_range__PS, CYREG_PRT3_PS
.set drive_freq_range__SHIFT, 3
.set drive_freq_range__SLW, CYREG_PRT3_SLW

/* LCD_LCD_Control */
.set LCD_LCD_Control_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_LCD_Control_Sync_ctrl_reg__0__POS, 0
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set LCD_LCD_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set LCD_LCD_Control_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_LCD_Control_Sync_ctrl_reg__1__POS, 1
.set LCD_LCD_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set LCD_LCD_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set LCD_LCD_Control_Sync_ctrl_reg__MASK, 0x03
.set LCD_LCD_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set LCD_LCD_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set LCD_LCD_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL

/* ADC_Bypass_P32 */
.set ADC_Bypass_P32__0__MASK, 0x04
.set ADC_Bypass_P32__0__PC, CYREG_PRT3_PC2
.set ADC_Bypass_P32__0__PORT, 3
.set ADC_Bypass_P32__0__SHIFT, 2
.set ADC_Bypass_P32__AG, CYREG_PRT3_AG
.set ADC_Bypass_P32__AMUX, CYREG_PRT3_AMUX
.set ADC_Bypass_P32__BIE, CYREG_PRT3_BIE
.set ADC_Bypass_P32__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ADC_Bypass_P32__BYP, CYREG_PRT3_BYP
.set ADC_Bypass_P32__CTL, CYREG_PRT3_CTL
.set ADC_Bypass_P32__DM0, CYREG_PRT3_DM0
.set ADC_Bypass_P32__DM1, CYREG_PRT3_DM1
.set ADC_Bypass_P32__DM2, CYREG_PRT3_DM2
.set ADC_Bypass_P32__DR, CYREG_PRT3_DR
.set ADC_Bypass_P32__INP_DIS, CYREG_PRT3_INP_DIS
.set ADC_Bypass_P32__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ADC_Bypass_P32__LCD_EN, CYREG_PRT3_LCD_EN
.set ADC_Bypass_P32__MASK, 0x04
.set ADC_Bypass_P32__PORT, 3
.set ADC_Bypass_P32__PRT, CYREG_PRT3_PRT
.set ADC_Bypass_P32__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ADC_Bypass_P32__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ADC_Bypass_P32__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ADC_Bypass_P32__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ADC_Bypass_P32__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ADC_Bypass_P32__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ADC_Bypass_P32__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ADC_Bypass_P32__PS, CYREG_PRT3_PS
.set ADC_Bypass_P32__SHIFT, 2
.set ADC_Bypass_P32__SLW, CYREG_PRT3_SLW

/* ADC_Ext_CP_Clk */
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x01
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_Clock_Ext */
.set ADC_Clock_Ext__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Clock_Ext__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Clock_Ext__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Clock_Ext__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Clock_Ext__INDEX, 0x00
.set ADC_Clock_Ext__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Clock_Ext__PM_ACT_MSK, 0x01
.set ADC_Clock_Ext__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Clock_Ext__PM_STBY_MSK, 0x01

/* Divider_PWMHW */
.set Divider_PWMHW__CAP0, CYREG_TMR0_CAP0
.set Divider_PWMHW__CAP1, CYREG_TMR0_CAP1
.set Divider_PWMHW__CFG0, CYREG_TMR0_CFG0
.set Divider_PWMHW__CFG1, CYREG_TMR0_CFG1
.set Divider_PWMHW__CFG2, CYREG_TMR0_CFG2
.set Divider_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Divider_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Divider_PWMHW__PER0, CYREG_TMR0_PER0
.set Divider_PWMHW__PER1, CYREG_TMR0_PER1
.set Divider_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Divider_PWMHW__PM_ACT_MSK, 0x01
.set Divider_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Divider_PWMHW__PM_STBY_MSK, 0x01
.set Divider_PWMHW__RT0, CYREG_TMR0_RT0
.set Divider_PWMHW__RT1, CYREG_TMR0_RT1
.set Divider_PWMHW__SR0, CYREG_TMR0_SR0

/* IDrive_viDAC8 */
.set IDrive_viDAC8__CR0, CYREG_DAC3_CR0
.set IDrive_viDAC8__CR1, CYREG_DAC3_CR1
.set IDrive_viDAC8__D, CYREG_DAC3_D
.set IDrive_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDrive_viDAC8__PM_ACT_MSK, 0x08
.set IDrive_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDrive_viDAC8__PM_STBY_MSK, 0x08
.set IDrive_viDAC8__STROBE, CYREG_DAC3_STROBE
.set IDrive_viDAC8__SW0, CYREG_DAC3_SW0
.set IDrive_viDAC8__SW2, CYREG_DAC3_SW2
.set IDrive_viDAC8__SW3, CYREG_DAC3_SW3
.set IDrive_viDAC8__SW4, CYREG_DAC3_SW4
.set IDrive_viDAC8__TR, CYREG_DAC3_TR
.set IDrive_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set IDrive_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set IDrive_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set IDrive_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set IDrive_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set IDrive_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set IDrive_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set IDrive_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set IDrive_viDAC8__TST, CYREG_DAC3_TST

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__MASK, 0x2D
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* drive_range */
.set drive_range__0__MASK, 0x20
.set drive_range__0__PC, CYREG_PRT3_PC5
.set drive_range__0__PORT, 3
.set drive_range__0__SHIFT, 5
.set drive_range__AG, CYREG_PRT3_AG
.set drive_range__AMUX, CYREG_PRT3_AMUX
.set drive_range__BIE, CYREG_PRT3_BIE
.set drive_range__BIT_MASK, CYREG_PRT3_BIT_MASK
.set drive_range__BYP, CYREG_PRT3_BYP
.set drive_range__CTL, CYREG_PRT3_CTL
.set drive_range__DM0, CYREG_PRT3_DM0
.set drive_range__DM1, CYREG_PRT3_DM1
.set drive_range__DM2, CYREG_PRT3_DM2
.set drive_range__DR, CYREG_PRT3_DR
.set drive_range__INP_DIS, CYREG_PRT3_INP_DIS
.set drive_range__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set drive_range__LCD_EN, CYREG_PRT3_LCD_EN
.set drive_range__MASK, 0x20
.set drive_range__PORT, 3
.set drive_range__PRT, CYREG_PRT3_PRT
.set drive_range__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set drive_range__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set drive_range__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set drive_range__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set drive_range__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set drive_range__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set drive_range__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set drive_range__PS, CYREG_PRT3_PS
.set drive_range__SHIFT, 5
.set drive_range__SLW, CYREG_PRT3_SLW

/* Drive_Sense */
.set Drive_Sense__0__MASK, 0x80
.set Drive_Sense__0__PC, CYREG_PRT3_PC7
.set Drive_Sense__0__PORT, 3
.set Drive_Sense__0__SHIFT, 7
.set Drive_Sense__AG, CYREG_PRT3_AG
.set Drive_Sense__AMUX, CYREG_PRT3_AMUX
.set Drive_Sense__BIE, CYREG_PRT3_BIE
.set Drive_Sense__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Drive_Sense__BYP, CYREG_PRT3_BYP
.set Drive_Sense__CTL, CYREG_PRT3_CTL
.set Drive_Sense__DM0, CYREG_PRT3_DM0
.set Drive_Sense__DM1, CYREG_PRT3_DM1
.set Drive_Sense__DM2, CYREG_PRT3_DM2
.set Drive_Sense__DR, CYREG_PRT3_DR
.set Drive_Sense__INP_DIS, CYREG_PRT3_INP_DIS
.set Drive_Sense__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Drive_Sense__LCD_EN, CYREG_PRT3_LCD_EN
.set Drive_Sense__MASK, 0x80
.set Drive_Sense__PORT, 3
.set Drive_Sense__PRT, CYREG_PRT3_PRT
.set Drive_Sense__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Drive_Sense__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Drive_Sense__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Drive_Sense__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Drive_Sense__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Drive_Sense__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Drive_Sense__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Drive_Sense__PS, CYREG_PRT3_PS
.set Drive_Sense__SHIFT, 7
.set Drive_Sense__SLW, CYREG_PRT3_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x02
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x04
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x04

/* Drive_ABuf */
.set Drive_ABuf__CR, CYREG_OPAMP1_CR
.set Drive_ABuf__MX, CYREG_OPAMP1_MX
.set Drive_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Drive_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Drive_ABuf__PM_ACT_MSK, 0x02
.set Drive_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Drive_ABuf__PM_STBY_MSK, 0x02
.set Drive_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Drive_ABuf__SW, CYREG_OPAMP1_SW
.set Drive_ABuf__TR0, CYREG_OPAMP1_TR0
.set Drive_ABuf__TR1, CYREG_OPAMP1_TR1

/* Status_Reg */
.set Status_Reg_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_sts_sts_reg__0__POS, 0
.set Status_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Status_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Status_Reg_sts_sts_reg__MASK, 0x01
.set Status_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set Status_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Status_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Status_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Status_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Status_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Status_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* TIA_Output */
.set TIA_Output__0__MASK, 0x02
.set TIA_Output__0__PC, CYREG_PRT0_PC1
.set TIA_Output__0__PORT, 0
.set TIA_Output__0__SHIFT, 1
.set TIA_Output__AG, CYREG_PRT0_AG
.set TIA_Output__AMUX, CYREG_PRT0_AMUX
.set TIA_Output__BIE, CYREG_PRT0_BIE
.set TIA_Output__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TIA_Output__BYP, CYREG_PRT0_BYP
.set TIA_Output__CTL, CYREG_PRT0_CTL
.set TIA_Output__DM0, CYREG_PRT0_DM0
.set TIA_Output__DM1, CYREG_PRT0_DM1
.set TIA_Output__DM2, CYREG_PRT0_DM2
.set TIA_Output__DR, CYREG_PRT0_DR
.set TIA_Output__INP_DIS, CYREG_PRT0_INP_DIS
.set TIA_Output__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TIA_Output__LCD_EN, CYREG_PRT0_LCD_EN
.set TIA_Output__MASK, 0x02
.set TIA_Output__PORT, 0
.set TIA_Output__PRT, CYREG_PRT0_PRT
.set TIA_Output__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TIA_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TIA_Output__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TIA_Output__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TIA_Output__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TIA_Output__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TIA_Output__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TIA_Output__PS, CYREG_PRT0_PS
.set TIA_Output__SHIFT, 1
.set TIA_Output__SLW, CYREG_PRT0_SLW

/* Drive_Out */
.set Drive_Out__0__MASK, 0x40
.set Drive_Out__0__PC, CYREG_PRT3_PC6
.set Drive_Out__0__PORT, 3
.set Drive_Out__0__SHIFT, 6
.set Drive_Out__AG, CYREG_PRT3_AG
.set Drive_Out__AMUX, CYREG_PRT3_AMUX
.set Drive_Out__BIE, CYREG_PRT3_BIE
.set Drive_Out__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Drive_Out__BYP, CYREG_PRT3_BYP
.set Drive_Out__CTL, CYREG_PRT3_CTL
.set Drive_Out__DM0, CYREG_PRT3_DM0
.set Drive_Out__DM1, CYREG_PRT3_DM1
.set Drive_Out__DM2, CYREG_PRT3_DM2
.set Drive_Out__DR, CYREG_PRT3_DR
.set Drive_Out__INP_DIS, CYREG_PRT3_INP_DIS
.set Drive_Out__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Drive_Out__LCD_EN, CYREG_PRT3_LCD_EN
.set Drive_Out__MASK, 0x40
.set Drive_Out__PORT, 3
.set Drive_Out__PRT, CYREG_PRT3_PRT
.set Drive_Out__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Drive_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Drive_Out__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Drive_Out__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Drive_Out__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Drive_Out__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Drive_Out__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Drive_Out__PS, CYREG_PRT3_PS
.set Drive_Out__SHIFT, 6
.set Drive_Out__SLW, CYREG_PRT3_SLW

/* TIA_Input */
.set TIA_Input__0__MASK, 0x08
.set TIA_Input__0__PC, CYREG_PRT0_PC3
.set TIA_Input__0__PORT, 0
.set TIA_Input__0__SHIFT, 3
.set TIA_Input__AG, CYREG_PRT0_AG
.set TIA_Input__AMUX, CYREG_PRT0_AMUX
.set TIA_Input__BIE, CYREG_PRT0_BIE
.set TIA_Input__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TIA_Input__BYP, CYREG_PRT0_BYP
.set TIA_Input__CTL, CYREG_PRT0_CTL
.set TIA_Input__DM0, CYREG_PRT0_DM0
.set TIA_Input__DM1, CYREG_PRT0_DM1
.set TIA_Input__DM2, CYREG_PRT0_DM2
.set TIA_Input__DR, CYREG_PRT0_DR
.set TIA_Input__INP_DIS, CYREG_PRT0_INP_DIS
.set TIA_Input__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TIA_Input__LCD_EN, CYREG_PRT0_LCD_EN
.set TIA_Input__MASK, 0x08
.set TIA_Input__PORT, 0
.set TIA_Input__PRT, CYREG_PRT0_PRT
.set TIA_Input__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TIA_Input__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TIA_Input__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TIA_Input__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TIA_Input__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TIA_Input__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TIA_Input__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TIA_Input__PS, CYREG_PRT0_PS
.set TIA_Input__SHIFT, 3
.set TIA_Input__SLW, CYREG_PRT0_SLW

/* tia_range */
.set tia_range__0__MASK, 0x02
.set tia_range__0__PC, CYREG_PRT4_PC1
.set tia_range__0__PORT, 4
.set tia_range__0__SHIFT, 1
.set tia_range__AG, CYREG_PRT4_AG
.set tia_range__AMUX, CYREG_PRT4_AMUX
.set tia_range__BIE, CYREG_PRT4_BIE
.set tia_range__BIT_MASK, CYREG_PRT4_BIT_MASK
.set tia_range__BYP, CYREG_PRT4_BYP
.set tia_range__CTL, CYREG_PRT4_CTL
.set tia_range__DM0, CYREG_PRT4_DM0
.set tia_range__DM1, CYREG_PRT4_DM1
.set tia_range__DM2, CYREG_PRT4_DM2
.set tia_range__DR, CYREG_PRT4_DR
.set tia_range__INP_DIS, CYREG_PRT4_INP_DIS
.set tia_range__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set tia_range__LCD_EN, CYREG_PRT4_LCD_EN
.set tia_range__MASK, 0x02
.set tia_range__PORT, 4
.set tia_range__PRT, CYREG_PRT4_PRT
.set tia_range__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set tia_range__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set tia_range__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set tia_range__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set tia_range__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set tia_range__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set tia_range__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set tia_range__PS, CYREG_PRT4_PS
.set tia_range__SHIFT, 1
.set tia_range__SLW, CYREG_PRT4_SLW

/* TIA_Sense */
.set TIA_Sense__0__MASK, 0x20
.set TIA_Sense__0__PC, CYREG_PRT0_PC5
.set TIA_Sense__0__PORT, 0
.set TIA_Sense__0__SHIFT, 5
.set TIA_Sense__AG, CYREG_PRT0_AG
.set TIA_Sense__AMUX, CYREG_PRT0_AMUX
.set TIA_Sense__BIE, CYREG_PRT0_BIE
.set TIA_Sense__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TIA_Sense__BYP, CYREG_PRT0_BYP
.set TIA_Sense__CTL, CYREG_PRT0_CTL
.set TIA_Sense__DM0, CYREG_PRT0_DM0
.set TIA_Sense__DM1, CYREG_PRT0_DM1
.set TIA_Sense__DM2, CYREG_PRT0_DM2
.set TIA_Sense__DR, CYREG_PRT0_DR
.set TIA_Sense__INP_DIS, CYREG_PRT0_INP_DIS
.set TIA_Sense__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TIA_Sense__LCD_EN, CYREG_PRT0_LCD_EN
.set TIA_Sense__MASK, 0x20
.set TIA_Sense__PORT, 0
.set TIA_Sense__PRT, CYREG_PRT0_PRT
.set TIA_Sense__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TIA_Sense__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TIA_Sense__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TIA_Sense__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TIA_Sense__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TIA_Sense__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TIA_Sense__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TIA_Sense__PS, CYREG_PRT0_PS
.set TIA_Sense__SHIFT, 5
.set TIA_Sense__SLW, CYREG_PRT0_SLW

/* ADC_DSM4 */
.set ADC_DSM4__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM4__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM4__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM4__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM4__CLK, CYREG_DSM0_CLK
.set ADC_DSM4__CR0, CYREG_DSM0_CR0
.set ADC_DSM4__CR1, CYREG_DSM0_CR1
.set ADC_DSM4__CR10, CYREG_DSM0_CR10
.set ADC_DSM4__CR11, CYREG_DSM0_CR11
.set ADC_DSM4__CR12, CYREG_DSM0_CR12
.set ADC_DSM4__CR13, CYREG_DSM0_CR13
.set ADC_DSM4__CR14, CYREG_DSM0_CR14
.set ADC_DSM4__CR15, CYREG_DSM0_CR15
.set ADC_DSM4__CR16, CYREG_DSM0_CR16
.set ADC_DSM4__CR17, CYREG_DSM0_CR17
.set ADC_DSM4__CR2, CYREG_DSM0_CR2
.set ADC_DSM4__CR3, CYREG_DSM0_CR3
.set ADC_DSM4__CR4, CYREG_DSM0_CR4
.set ADC_DSM4__CR5, CYREG_DSM0_CR5
.set ADC_DSM4__CR6, CYREG_DSM0_CR6
.set ADC_DSM4__CR7, CYREG_DSM0_CR7
.set ADC_DSM4__CR8, CYREG_DSM0_CR8
.set ADC_DSM4__CR9, CYREG_DSM0_CR9
.set ADC_DSM4__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM4__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM4__MISC, CYREG_DSM0_MISC
.set ADC_DSM4__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM4__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM4__REF0, CYREG_DSM0_REF0
.set ADC_DSM4__REF1, CYREG_DSM0_REF1
.set ADC_DSM4__REF2, CYREG_DSM0_REF2
.set ADC_DSM4__REF3, CYREG_DSM0_REF3
.set ADC_DSM4__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM4__SW0, CYREG_DSM0_SW0
.set ADC_DSM4__SW2, CYREG_DSM0_SW2
.set ADC_DSM4__SW3, CYREG_DSM0_SW3
.set ADC_DSM4__SW4, CYREG_DSM0_SW4
.set ADC_DSM4__SW6, CYREG_DSM0_SW6
.set ADC_DSM4__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM4__TST0, CYREG_DSM0_TST0
.set ADC_DSM4__TST1, CYREG_DSM0_TST1

/* Drive_In */
.set Drive_In__0__MASK, 0x10
.set Drive_In__0__PC, CYREG_PRT3_PC4
.set Drive_In__0__PORT, 3
.set Drive_In__0__SHIFT, 4
.set Drive_In__AG, CYREG_PRT3_AG
.set Drive_In__AMUX, CYREG_PRT3_AMUX
.set Drive_In__BIE, CYREG_PRT3_BIE
.set Drive_In__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Drive_In__BYP, CYREG_PRT3_BYP
.set Drive_In__CTL, CYREG_PRT3_CTL
.set Drive_In__DM0, CYREG_PRT3_DM0
.set Drive_In__DM1, CYREG_PRT3_DM1
.set Drive_In__DM2, CYREG_PRT3_DM2
.set Drive_In__DR, CYREG_PRT3_DR
.set Drive_In__INP_DIS, CYREG_PRT3_INP_DIS
.set Drive_In__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Drive_In__LCD_EN, CYREG_PRT3_LCD_EN
.set Drive_In__MASK, 0x10
.set Drive_In__PORT, 3
.set Drive_In__PRT, CYREG_PRT3_PRT
.set Drive_In__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Drive_In__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Drive_In__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Drive_In__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Drive_In__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Drive_In__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Drive_In__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Drive_In__PS, CYREG_PRT3_PS
.set Drive_In__SHIFT, 4
.set Drive_In__SLW, CYREG_PRT3_SLW

/* LCD_MOSI */
.set LCD_MOSI__0__MASK, 0x10
.set LCD_MOSI__0__PC, CYREG_PRT2_PC4
.set LCD_MOSI__0__PORT, 2
.set LCD_MOSI__0__SHIFT, 4
.set LCD_MOSI__AG, CYREG_PRT2_AG
.set LCD_MOSI__AMUX, CYREG_PRT2_AMUX
.set LCD_MOSI__BIE, CYREG_PRT2_BIE
.set LCD_MOSI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_MOSI__BYP, CYREG_PRT2_BYP
.set LCD_MOSI__CTL, CYREG_PRT2_CTL
.set LCD_MOSI__DM0, CYREG_PRT2_DM0
.set LCD_MOSI__DM1, CYREG_PRT2_DM1
.set LCD_MOSI__DM2, CYREG_PRT2_DM2
.set LCD_MOSI__DR, CYREG_PRT2_DR
.set LCD_MOSI__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_MOSI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_MOSI__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_MOSI__MASK, 0x10
.set LCD_MOSI__PORT, 2
.set LCD_MOSI__PRT, CYREG_PRT2_PRT
.set LCD_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_MOSI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_MOSI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_MOSI__PS, CYREG_PRT2_PS
.set LCD_MOSI__SHIFT, 4
.set LCD_MOSI__SLW, CYREG_PRT2_SLW

/* LCD_SCLK */
.set LCD_SCLK__0__MASK, 0x08
.set LCD_SCLK__0__PC, CYREG_PRT2_PC3
.set LCD_SCLK__0__PORT, 2
.set LCD_SCLK__0__SHIFT, 3
.set LCD_SCLK__AG, CYREG_PRT2_AG
.set LCD_SCLK__AMUX, CYREG_PRT2_AMUX
.set LCD_SCLK__BIE, CYREG_PRT2_BIE
.set LCD_SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_SCLK__BYP, CYREG_PRT2_BYP
.set LCD_SCLK__CTL, CYREG_PRT2_CTL
.set LCD_SCLK__DM0, CYREG_PRT2_DM0
.set LCD_SCLK__DM1, CYREG_PRT2_DM1
.set LCD_SCLK__DM2, CYREG_PRT2_DM2
.set LCD_SCLK__DR, CYREG_PRT2_DR
.set LCD_SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_SCLK__MASK, 0x08
.set LCD_SCLK__PORT, 2
.set LCD_SCLK__PRT, CYREG_PRT2_PRT
.set LCD_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_SCLK__PS, CYREG_PRT2_PS
.set LCD_SCLK__SHIFT, 3
.set LCD_SCLK__SLW, CYREG_PRT2_SLW

/* Power_SW */
.set Power_SW__0__MASK, 0x80
.set Power_SW__0__PC, CYREG_PRT5_PC7
.set Power_SW__0__PORT, 5
.set Power_SW__0__SHIFT, 7
.set Power_SW__AG, CYREG_PRT5_AG
.set Power_SW__AMUX, CYREG_PRT5_AMUX
.set Power_SW__BIE, CYREG_PRT5_BIE
.set Power_SW__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Power_SW__BYP, CYREG_PRT5_BYP
.set Power_SW__CTL, CYREG_PRT5_CTL
.set Power_SW__DM0, CYREG_PRT5_DM0
.set Power_SW__DM1, CYREG_PRT5_DM1
.set Power_SW__DM2, CYREG_PRT5_DM2
.set Power_SW__DR, CYREG_PRT5_DR
.set Power_SW__INP_DIS, CYREG_PRT5_INP_DIS
.set Power_SW__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Power_SW__LCD_EN, CYREG_PRT5_LCD_EN
.set Power_SW__MASK, 0x80
.set Power_SW__PORT, 5
.set Power_SW__PRT, CYREG_PRT5_PRT
.set Power_SW__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Power_SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Power_SW__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Power_SW__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Power_SW__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Power_SW__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Power_SW__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Power_SW__PS, CYREG_PRT5_PS
.set Power_SW__SHIFT, 7
.set Power_SW__SLW, CYREG_PRT5_SLW

/* Sine_DMA */
.set Sine_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Sine_DMA__DRQ_NUMBER, 0
.set Sine_DMA__NUMBEROF_TDS, 0
.set Sine_DMA__PRIORITY, 2
.set Sine_DMA__TERMIN_EN, 0
.set Sine_DMA__TERMIN_SEL, 0
.set Sine_DMA__TERMOUT0_EN, 1
.set Sine_DMA__TERMOUT0_SEL, 0
.set Sine_DMA__TERMOUT1_EN, 0
.set Sine_DMA__TERMOUT1_SEL, 0

/* TIA_ABuf */
.set TIA_ABuf__CR, CYREG_OPAMP0_CR
.set TIA_ABuf__MX, CYREG_OPAMP0_MX
.set TIA_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set TIA_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set TIA_ABuf__PM_ACT_MSK, 0x01
.set TIA_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set TIA_ABuf__PM_STBY_MSK, 0x01
.set TIA_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set TIA_ABuf__SW, CYREG_OPAMP0_SW
.set TIA_ABuf__TR0, CYREG_OPAMP0_TR0
.set TIA_ABuf__TR1, CYREG_OPAMP0_TR1

/* ADC_DEC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x04
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x10
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x10

/* LCD_D_C */
.set LCD_D_C__0__MASK, 0x04
.set LCD_D_C__0__PC, CYREG_PRT2_PC2
.set LCD_D_C__0__PORT, 2
.set LCD_D_C__0__SHIFT, 2
.set LCD_D_C__AG, CYREG_PRT2_AG
.set LCD_D_C__AMUX, CYREG_PRT2_AMUX
.set LCD_D_C__BIE, CYREG_PRT2_BIE
.set LCD_D_C__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_D_C__BYP, CYREG_PRT2_BYP
.set LCD_D_C__CTL, CYREG_PRT2_CTL
.set LCD_D_C__DM0, CYREG_PRT2_DM0
.set LCD_D_C__DM1, CYREG_PRT2_DM1
.set LCD_D_C__DM2, CYREG_PRT2_DM2
.set LCD_D_C__DR, CYREG_PRT2_DR
.set LCD_D_C__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_D_C__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_D_C__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_D_C__MASK, 0x04
.set LCD_D_C__PORT, 2
.set LCD_D_C__PRT, CYREG_PRT2_PRT
.set LCD_D_C__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_D_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_D_C__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_D_C__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_D_C__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_D_C__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_D_C__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_D_C__PS, CYREG_PRT2_PS
.set LCD_D_C__SHIFT, 2
.set LCD_D_C__SLW, CYREG_PRT2_SLW

/* LCD_RST */
.set LCD_RST__0__MASK, 0x02
.set LCD_RST__0__PC, CYREG_PRT2_PC1
.set LCD_RST__0__PORT, 2
.set LCD_RST__0__SHIFT, 1
.set LCD_RST__AG, CYREG_PRT2_AG
.set LCD_RST__AMUX, CYREG_PRT2_AMUX
.set LCD_RST__BIE, CYREG_PRT2_BIE
.set LCD_RST__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_RST__BYP, CYREG_PRT2_BYP
.set LCD_RST__CTL, CYREG_PRT2_CTL
.set LCD_RST__DM0, CYREG_PRT2_DM0
.set LCD_RST__DM1, CYREG_PRT2_DM1
.set LCD_RST__DM2, CYREG_PRT2_DM2
.set LCD_RST__DR, CYREG_PRT2_DR
.set LCD_RST__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_RST__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_RST__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_RST__MASK, 0x02
.set LCD_RST__PORT, 2
.set LCD_RST__PRT, CYREG_PRT2_PRT
.set LCD_RST__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_RST__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_RST__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_RST__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_RST__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_RST__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_RST__PS, CYREG_PRT2_PS
.set LCD_RST__SHIFT, 1
.set LCD_RST__SLW, CYREG_PRT2_SLW

/* LCD_CS */
.set LCD_CS__0__MASK, 0x01
.set LCD_CS__0__PC, CYREG_PRT2_PC0
.set LCD_CS__0__PORT, 2
.set LCD_CS__0__SHIFT, 0
.set LCD_CS__AG, CYREG_PRT2_AG
.set LCD_CS__AMUX, CYREG_PRT2_AMUX
.set LCD_CS__BIE, CYREG_PRT2_BIE
.set LCD_CS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_CS__BYP, CYREG_PRT2_BYP
.set LCD_CS__CTL, CYREG_PRT2_CTL
.set LCD_CS__DM0, CYREG_PRT2_DM0
.set LCD_CS__DM1, CYREG_PRT2_DM1
.set LCD_CS__DM2, CYREG_PRT2_DM2
.set LCD_CS__DR, CYREG_PRT2_DR
.set LCD_CS__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_CS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_CS__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_CS__MASK, 0x01
.set LCD_CS__PORT, 2
.set LCD_CS__PRT, CYREG_PRT2_PRT
.set LCD_CS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_CS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_CS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_CS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_CS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_CS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_CS__PS, CYREG_PRT2_PS
.set LCD_CS__SHIFT, 0
.set LCD_CS__SLW, CYREG_PRT2_SLW

/* LED_BL */
.set LED_BL__0__MASK, 0x40
.set LED_BL__0__PC, CYREG_PRT1_PC6
.set LED_BL__0__PORT, 1
.set LED_BL__0__SHIFT, 6
.set LED_BL__AG, CYREG_PRT1_AG
.set LED_BL__AMUX, CYREG_PRT1_AMUX
.set LED_BL__BIE, CYREG_PRT1_BIE
.set LED_BL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_BL__BYP, CYREG_PRT1_BYP
.set LED_BL__CTL, CYREG_PRT1_CTL
.set LED_BL__DM0, CYREG_PRT1_DM0
.set LED_BL__DM1, CYREG_PRT1_DM1
.set LED_BL__DM2, CYREG_PRT1_DM2
.set LED_BL__DR, CYREG_PRT1_DR
.set LED_BL__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_BL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_BL__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_BL__MASK, 0x40
.set LED_BL__PORT, 1
.set LED_BL__PRT, CYREG_PRT1_PRT
.set LED_BL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_BL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_BL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_BL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_BL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_BL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_BL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_BL__PS, CYREG_PRT1_PS
.set LED_BL__SHIFT, 6
.set LED_BL__SLW, CYREG_PRT1_SLW

/* SOC_Go */
.set SOC_Go_Sync_ctrl_reg__0__MASK, 0x01
.set SOC_Go_Sync_ctrl_reg__0__POS, 0
.set SOC_Go_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SOC_Go_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SOC_Go_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SOC_Go_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set SOC_Go_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set SOC_Go_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SOC_Go_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SOC_Go_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set SOC_Go_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set SOC_Go_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SOC_Go_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set SOC_Go_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SOC_Go_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set SOC_Go_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set SOC_Go_Sync_ctrl_reg__MASK, 0x01
.set SOC_Go_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set SOC_Go_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set SOC_Go_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Phase */
.set Phase_Sync_ctrl_reg__0__MASK, 0x01
.set Phase_Sync_ctrl_reg__0__POS, 0
.set Phase_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Phase_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Phase_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Phase_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Phase_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Phase_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Phase_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Phase_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Phase_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Phase_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Phase_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Phase_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Phase_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Phase_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Phase_Sync_ctrl_reg__MASK, 0x01
.set Phase_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Phase_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Phase_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 16000000
.set BCLK__BUS_CLK__KHZ, 16000
.set BCLK__BUS_CLK__MHZ, 16
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E120069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1, 5
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2, 5
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3, 5
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
