
*** Running vivado
    with args -log sixteen_bit_claa.vds -m64 -mode batch -messageDb vivado.pb -source sixteen_bit_claa.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source sixteen_bit_claa.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.cache/wt [current_project]
# set_property parent.project_path C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd
#   C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd
#   C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd
#   C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd
# }
# catch { write_hwdef -file sixteen_bit_claa.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top sixteen_bit_claa -part xc7a100tcsg324-1
Command: synth_design -top sixteen_bit_claa -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -32 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 235.789 ; gain = 73.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sixteen_bit_claa' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:17]
INFO: [Synth 8-3491] module 'four_bit_claa_pg' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:9' bound to instance 'claa0' of component 'four_bit_claa_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:41]
INFO: [Synth 8-638] synthesizing module 'four_bit_claa_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:18]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd:12' bound to instance 'full_adder0' of component 'full_adder' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:43]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd:21]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd:12' bound to instance 'full_adder1' of component 'full_adder' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:51]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd:12' bound to instance 'full_adder2' of component 'full_adder' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd:12' bound to instance 'full_adder3' of component 'full_adder' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:67]
INFO: [Synth 8-3491] module 'four_bit_cla_pg' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd:14' bound to instance 'four_bit_cla' of component 'four_bit_cla_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:75]
INFO: [Synth 8-638] synthesizing module 'four_bit_cla_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'four_bit_cla_pg' (2#1) [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'four_bit_claa_pg' (3#1) [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:18]
INFO: [Synth 8-3491] module 'four_bit_claa_pg' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:9' bound to instance 'claa1' of component 'four_bit_claa_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:49]
INFO: [Synth 8-3491] module 'four_bit_claa_pg' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:9' bound to instance 'claa2' of component 'four_bit_claa_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:57]
INFO: [Synth 8-3491] module 'four_bit_claa_pg' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd:9' bound to instance 'claa3' of component 'four_bit_claa_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:65]
INFO: [Synth 8-3491] module 'four_bit_cla_pg' declared at 'C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd:14' bound to instance 'four_bit_cla' of component 'four_bit_cla_pg' [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'sixteen_bit_claa' (4#1) [C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 269.934 ; gain = 107.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 269.934 ; gain = 107.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 269.934 ; gain = 107.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 277.047 ; gain = 114.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sixteen_bit_claa 
Detailed RTL Component Info : 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module four_bit_cla_pg 
Detailed RTL Component Info : 
Module four_bit_claa_pg 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.215 ; gain = 257.781
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.215 ; gain = 257.781
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.215 ; gain = 257.781

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     8|
|2     |LUT3 |     7|
|3     |LUT4 |     7|
|4     |LUT5 |    16|
|5     |LUT6 |     9|
|6     |IBUF |    33|
|7     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    98|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 451.176 ; gain = 269.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 451.176 ; gain = 288.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 494.559 ; gain = 312.777
# write_checkpoint -noxdef sixteen_bit_claa.dcp
# catch { report_utilization -file sixteen_bit_claa_utilization_synth.rpt -pb sixteen_bit_claa_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 494.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 01 14:39:52 2016...
