#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Dec 26 23:36:37 2020
# Process ID: 9572
# Log file: C:/Users/fjsda/Studying/FPGA/Segment7/planAhead_run_1/planAhead.log
# Journal file: C:/Users/fjsda/Studying/FPGA/Segment7/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/fjsda/Studying/FPGA/Segment7/pa.fromHdl.tcl
# create_project -name Segment7 -dir "C:/Users/fjsda/Studying/FPGA/Segment7/planAhead_run_1" -part xc6slx9tqg144-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Segment7.ucf" [current_fileset -constrset]
Adding file 'C:/Users/fjsda/Studying/FPGA/Segment7/Segment7.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Switcher.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Selector.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DividerForDynamicLighting.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DividerForCounter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CounterForDynamicLighting.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Segment7.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Segment7 $srcset
# add_files [list {Segment7.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/Switcher.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/Selector.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/DividerForDynamicLighting.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/DividerForCounter.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/Decoder.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/CounterForDynamicLighting.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/Counter.v" into library work
Analyzing Verilog file "C:/Users/fjsda/Studying/FPGA/Segment7/Segment7.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/fjsda/Studying/FPGA/Segment7/Segment7.ucf]
Finished Parsing UCF File [C:/Users/fjsda/Studying/FPGA/Segment7/Segment7.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 7eba76b2
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 515.523 ; gain = 106.125
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {DOUT[7]} {DOUT[6]} {DOUT[5]} {DOUT[4]} {DOUT[3]} {DOUT[2]} {DOUT[1]} {DOUT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list D1]]
set_property iostandard LVCMOS33 [get_ports [list D2]]
set_property iostandard LVCMOS33 [get_ports [list D3]]
set_property iostandard LVCMOS33 [get_ports [list RESET]]
set_property iostandard LVCMOS33 [get_ports [list REVERSE]]
startgroup
set_property package_pin P94 [get_ports CLK]
endgroup
startgroup
set_property package_pin P124 [get_ports D1]
endgroup
startgroup
set_property package_pin P118 [get_ports D2]
endgroup
startgroup
set_property package_pin P116 [get_ports D3]
endgroup
startgroup
set_property package_pin P101 [get_ports RESET]
endgroup
startgroup
set_property package_pin P98 [get_ports REVERSE]
endgroup
startgroup
set_property package_pin P105 [get_ports {DOUT[0]}]
endgroup
startgroup
set_property package_pin P120 [get_ports {DOUT[1]}]
endgroup
startgroup
set_property package_pin P115 [get_ports {DOUT[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports {DOUT[2]}]
endgroup
startgroup
set_property package_pin P104 [get_ports {DOUT[3]}]
endgroup
startgroup
set_property package_pin P102 [get_ports {DOUT[4]}]
endgroup
startgroup
set_property package_pin P112 [get_ports {DOUT[5]}]
endgroup
startgroup
set_property package_pin P105 [get_ports {DOUT[6]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/fjsda/Studying/FPGA/Segment7\planAhead_pid9572.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec 26 23:41:35 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
