@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_jderobot\hdl\sccb_master.v":234:2:234:7|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 97 sequential elements including top_ov7670_0.controller.i_sccb.pr_sccb_st[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
