
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[10][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[10][0]$_DFFE_PP_/CK (DFF_X1)
     2    1.89    0.01    0.09    0.09 ^ mem[10][0]$_DFFE_PP_/Q (DFF_X1)
                                         mem[10][0] (net)
                  0.01    0.00    0.09 ^ _608_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.12 ^ _608_/Z (MUX2_X1)
                                         _014_ (net)
                  0.01    0.00    0.12 ^ mem[10][0]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[10][0]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
     6   16.38    0.04    0.12    0.12 ^ wr_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         wr_addr[1] (net)
                  0.04    0.00    0.12 ^ _973_/B (HA_X1)
     2    4.96    0.04    0.07    0.19 ^ _973_/S (HA_X1)
                                         _554_ (net)
                  0.04    0.00    0.19 ^ _567_/A2 (AND4_X4)
     4   11.18    0.01    0.06    0.25 ^ _567_/ZN (AND4_X4)
                                         _156_ (net)
                  0.01    0.00    0.25 ^ _568_/A2 (NAND2_X4)
     3    8.69    0.01    0.02    0.27 v _568_/ZN (NAND2_X4)
                                         _157_ (net)
                  0.01    0.00    0.27 v _569_/A (INV_X4)
     5   20.18    0.01    0.02    0.29 ^ _569_/ZN (INV_X4)
                                         full (net)
                  0.01    0.00    0.29 ^ full (out)
                                  0.29   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
     6   16.38    0.04    0.12    0.12 ^ wr_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         wr_addr[1] (net)
                  0.04    0.00    0.12 ^ _973_/B (HA_X1)
     2    4.96    0.04    0.07    0.19 ^ _973_/S (HA_X1)
                                         _554_ (net)
                  0.04    0.00    0.19 ^ _567_/A2 (AND4_X4)
     4   11.18    0.01    0.06    0.25 ^ _567_/ZN (AND4_X4)
                                         _156_ (net)
                  0.01    0.00    0.25 ^ _568_/A2 (NAND2_X4)
     3    8.69    0.01    0.02    0.27 v _568_/ZN (NAND2_X4)
                                         _157_ (net)
                  0.01    0.00    0.27 v _569_/A (INV_X4)
     5   20.18    0.01    0.02    0.29 ^ _569_/ZN (INV_X4)
                                         full (net)
                  0.01    0.00    0.29 ^ full (out)
                                  0.29   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.22e-03   4.95e-05   1.15e-05   1.28e-03  74.3%
Combinational          2.90e-04   1.41e-04   1.35e-05   4.45e-04  25.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-03   1.91e-04   2.50e-05   1.73e-03 100.0%
                          87.5%      11.0%       1.4%
