Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Sun Aug 31 23:06:11 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_impl_1.twr lab1_impl_1.udb -gui -msgset C:/Users/peppe/OneDrive/Desktop/Fall 2025 - Spring 2026/ENGR 155/e155-labs/lab1/promote.xml

-----------------------------------------
Design:          lab1_qm
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {leds/int_osc} -period 20.8333 [get_pins {leds/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 71.123%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
leds/led[2]/SR                          |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
reset                                   |                     input
clk                                     |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "leds/int_osc"
=======================
create_clock -name {leds/int_osc} -period 20.8333 [get_pins {leds/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock leds/int_osc           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From leds/int_osc                      |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
leds/hf_osc/CLKHF (MPW)                 |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
leds/counter_23__i1/SR                   |    7.827 ns 
{leds/counter_23__i2/SR   leds/counter_23__i3/SR}              
                                         |    7.827 ns 
{leds/counter_23__i4/SR   leds/counter_23__i5/SR}              
                                         |    7.827 ns 
{leds/counter_23__i6/SR   leds/counter_23__i7/SR}              
                                         |    7.827 ns 
leds/counter_23__i24/D                   |    7.986 ns 
leds/counter_23__i23/D                   |    8.818 ns 
{leds/counter_23__i18/SR   leds/counter_23__i19/SR}              
                                         |    9.017 ns 
{leds/counter_23__i20/SR   leds/counter_23__i21/SR}              
                                         |    9.017 ns 
{leds/counter_23__i22/SR   leds/counter_23__i23/SR}              
                                         |    9.017 ns 
leds/counter_23__i24/SR                  |    9.017 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : leds/counter_23__i1/SR  (SLICE_R22C26A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.827 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           3.331                 17.976  13      
leds/counter_23__i1/SR                                       ENDPOINT            0.000                 17.976  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
leds/counter_23__i1/CK                                       CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.975)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.827  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : {leds/counter_23__i2/SR   leds/counter_23__i3/SR}  (SLICE_R22C26B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.827 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           3.331                 17.976  13      
{leds/counter_23__i2/SR   leds/counter_23__i3/SR}
                                                             ENDPOINT            0.000                 17.976  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
{leds/counter_23__i2/CK   leds/counter_23__i3/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.975)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.827  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : {leds/counter_23__i4/SR   leds/counter_23__i5/SR}  (SLICE_R22C26C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.827 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           3.331                 17.976  13      
{leds/counter_23__i4/SR   leds/counter_23__i5/SR}
                                                             ENDPOINT            0.000                 17.976  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
{leds/counter_23__i4/CK   leds/counter_23__i5/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.975)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.827  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : {leds/counter_23__i6/SR   leds/counter_23__i7/SR}  (SLICE_R22C26D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.827 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           3.331                 17.976  13      
{leds/counter_23__i6/SR   leds/counter_23__i7/SR}
                                                             ENDPOINT            0.000                 17.976  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
{leds/counter_23__i6/CK   leds/counter_23__i7/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.975)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.827  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i1/Q  (SLICE_R22C26A)
Path End         : leds/counter_23__i24/D  (SLICE_R22C29A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
leds/int_osc                                                 NET DELAY               5.499                  5.499  15      
leds/counter_23__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter_23__i1/CK->leds/counter_23__i1/Q
                                          SLICE_R22C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
leds/n24                                                     NET DELAY               2.022                  8.909  1       
leds/counter_23_add_4_1/C1->leds/counter_23_add_4_1/CO1
                                          SLICE_R22C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
leds/n232                                                    NET DELAY               0.000                  9.252  2       
leds/counter_23_add_4_3/CI0->leds/counter_23_add_4_3/CO0
                                          SLICE_R22C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
leds/n666                                                    NET DELAY               0.000                  9.529  2       
leds/counter_23_add_4_3/CI1->leds/counter_23_add_4_3/CO1
                                          SLICE_R22C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
leds/n234                                                    NET DELAY               0.000                  9.806  2       
leds/counter_23_add_4_5/CI0->leds/counter_23_add_4_5/CO0
                                          SLICE_R22C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
leds/n669                                                    NET DELAY               0.000                 10.083  2       
leds/counter_23_add_4_5/CI1->leds/counter_23_add_4_5/CO1
                                          SLICE_R22C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
leds/n236                                                    NET DELAY               0.000                 10.360  2       
leds/counter_23_add_4_7/CI0->leds/counter_23_add_4_7/CO0
                                          SLICE_R22C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
leds/n672                                                    NET DELAY               0.000                 10.637  2       
leds/counter_23_add_4_7/CI1->leds/counter_23_add_4_7/CO1
                                          SLICE_R22C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
leds/n238                                                    NET DELAY               0.555                 11.469  2       
leds/counter_23_add_4_9/CI0->leds/counter_23_add_4_9/CO0
                                          SLICE_R22C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
leds/n675                                                    NET DELAY               0.000                 11.746  2       
leds/counter_23_add_4_9/CI1->leds/counter_23_add_4_9/CO1
                                          SLICE_R22C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
leds/n240                                                    NET DELAY               0.000                 12.023  2       
leds/counter_23_add_4_11/CI0->leds/counter_23_add_4_11/CO0
                                          SLICE_R22C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
leds/n678                                                    NET DELAY               0.000                 12.300  2       
leds/counter_23_add_4_11/CI1->leds/counter_23_add_4_11/CO1
                                          SLICE_R22C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
leds/n242                                                    NET DELAY               0.000                 12.577  2       
leds/counter_23_add_4_13/CI0->leds/counter_23_add_4_13/CO0
                                          SLICE_R22C27C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
leds/n681                                                    NET DELAY               0.000                 12.854  2       
leds/counter_23_add_4_13/CI1->leds/counter_23_add_4_13/CO1
                                          SLICE_R22C27C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
leds/n244                                                    NET DELAY               0.000                 13.131  2       
leds/counter_23_add_4_15/CI0->leds/counter_23_add_4_15/CO0
                                          SLICE_R22C27D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
leds/n684                                                    NET DELAY               0.000                 13.408  2       
leds/counter_23_add_4_15/CI1->leds/counter_23_add_4_15/CO1
                                          SLICE_R22C27D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
leds/n246                                                    NET DELAY               0.555                 14.240  2       
leds/counter_23_add_4_17/CI0->leds/counter_23_add_4_17/CO0
                                          SLICE_R22C28A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
leds/n687                                                    NET DELAY               0.000                 14.517  2       
leds/counter_23_add_4_17/CI1->leds/counter_23_add_4_17/CO1
                                          SLICE_R22C28A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
leds/n248                                                    NET DELAY               0.000                 14.794  2       
leds/counter_23_add_4_19/CI0->leds/counter_23_add_4_19/CO0
                                          SLICE_R22C28B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
leds/n690                                                    NET DELAY               0.000                 15.071  2       
leds/counter_23_add_4_19/CI1->leds/counter_23_add_4_19/CO1
                                          SLICE_R22C28B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
leds/n250                                                    NET DELAY               0.000                 15.348  2       
leds/counter_23_add_4_21/CI0->leds/counter_23_add_4_21/CO0
                                          SLICE_R22C28C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
leds/n693                                                    NET DELAY               0.000                 15.625  2       
leds/counter_23_add_4_21/CI1->leds/counter_23_add_4_21/CO1
                                          SLICE_R22C28C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
leds/n252                                                    NET DELAY               0.000                 15.902  2       
leds/counter_23_add_4_23/CI0->leds/counter_23_add_4_23/CO0
                                          SLICE_R22C28D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
leds/n696                                                    NET DELAY               0.000                 16.179  2       
leds/counter_23_add_4_23/CI1->leds/counter_23_add_4_23/CO1
                                          SLICE_R22C28D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
leds/n254                                                    NET DELAY               1.216                 17.672  2       
leds/counter_23_add_4_25/D0->leds/counter_23_add_4_25/S0
                                          SLICE_R22C29A      D0_TO_F0_DELAY          0.476                 18.148  1       
leds/n101[23]                                                NET DELAY               0.000                 18.148  1       
leds/counter_23__i24/D                                       ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  15      
leds/int_osc                                                 NET DELAY               5.499                 26.332  15      
leds/counter_23__i24/CK                                      CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.986  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i1/Q  (SLICE_R22C26A)
Path End         : leds/counter_23__i23/D  (SLICE_R22C28D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.818 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
leds/int_osc                                                 NET DELAY               5.499                  5.499  15      
leds/counter_23__i1/CK                                       CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
leds/counter_23__i1/CK->leds/counter_23__i1/Q
                                          SLICE_R22C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
leds/n24                                                     NET DELAY               2.022                  8.909  1       
leds/counter_23_add_4_1/C1->leds/counter_23_add_4_1/CO1
                                          SLICE_R22C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
leds/n232                                                    NET DELAY               0.000                  9.252  2       
leds/counter_23_add_4_3/CI0->leds/counter_23_add_4_3/CO0
                                          SLICE_R22C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
leds/n666                                                    NET DELAY               0.000                  9.529  2       
leds/counter_23_add_4_3/CI1->leds/counter_23_add_4_3/CO1
                                          SLICE_R22C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
leds/n234                                                    NET DELAY               0.000                  9.806  2       
leds/counter_23_add_4_5/CI0->leds/counter_23_add_4_5/CO0
                                          SLICE_R22C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
leds/n669                                                    NET DELAY               0.000                 10.083  2       
leds/counter_23_add_4_5/CI1->leds/counter_23_add_4_5/CO1
                                          SLICE_R22C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
leds/n236                                                    NET DELAY               0.000                 10.360  2       
leds/counter_23_add_4_7/CI0->leds/counter_23_add_4_7/CO0
                                          SLICE_R22C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
leds/n672                                                    NET DELAY               0.000                 10.637  2       
leds/counter_23_add_4_7/CI1->leds/counter_23_add_4_7/CO1
                                          SLICE_R22C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
leds/n238                                                    NET DELAY               0.555                 11.469  2       
leds/counter_23_add_4_9/CI0->leds/counter_23_add_4_9/CO0
                                          SLICE_R22C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
leds/n675                                                    NET DELAY               0.000                 11.746  2       
leds/counter_23_add_4_9/CI1->leds/counter_23_add_4_9/CO1
                                          SLICE_R22C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
leds/n240                                                    NET DELAY               0.000                 12.023  2       
leds/counter_23_add_4_11/CI0->leds/counter_23_add_4_11/CO0
                                          SLICE_R22C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
leds/n678                                                    NET DELAY               0.000                 12.300  2       
leds/counter_23_add_4_11/CI1->leds/counter_23_add_4_11/CO1
                                          SLICE_R22C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
leds/n242                                                    NET DELAY               0.000                 12.577  2       
leds/counter_23_add_4_13/CI0->leds/counter_23_add_4_13/CO0
                                          SLICE_R22C27C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
leds/n681                                                    NET DELAY               0.000                 12.854  2       
leds/counter_23_add_4_13/CI1->leds/counter_23_add_4_13/CO1
                                          SLICE_R22C27C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
leds/n244                                                    NET DELAY               0.000                 13.131  2       
leds/counter_23_add_4_15/CI0->leds/counter_23_add_4_15/CO0
                                          SLICE_R22C27D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
leds/n684                                                    NET DELAY               0.000                 13.408  2       
leds/counter_23_add_4_15/CI1->leds/counter_23_add_4_15/CO1
                                          SLICE_R22C27D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
leds/n246                                                    NET DELAY               0.555                 14.240  2       
leds/counter_23_add_4_17/CI0->leds/counter_23_add_4_17/CO0
                                          SLICE_R22C28A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
leds/n687                                                    NET DELAY               0.000                 14.517  2       
leds/counter_23_add_4_17/CI1->leds/counter_23_add_4_17/CO1
                                          SLICE_R22C28A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
leds/n248                                                    NET DELAY               0.000                 14.794  2       
leds/counter_23_add_4_19/CI0->leds/counter_23_add_4_19/CO0
                                          SLICE_R22C28B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
leds/n690                                                    NET DELAY               0.000                 15.071  2       
leds/counter_23_add_4_19/CI1->leds/counter_23_add_4_19/CO1
                                          SLICE_R22C28B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
leds/n250                                                    NET DELAY               0.000                 15.348  2       
leds/counter_23_add_4_21/CI0->leds/counter_23_add_4_21/CO0
                                          SLICE_R22C28C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
leds/n693                                                    NET DELAY               0.000                 15.625  2       
leds/counter_23_add_4_21/CI1->leds/counter_23_add_4_21/CO1
                                          SLICE_R22C28C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
leds/n252                                                    NET DELAY               0.000                 15.902  2       
leds/counter_23_add_4_23/CI0->leds/counter_23_add_4_23/CO0
                                          SLICE_R22C28D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
leds/n696                                                    NET DELAY               0.661                 16.840  2       
leds/counter_23_add_4_23/D1->leds/counter_23_add_4_23/S1
                                          SLICE_R22C28D      D1_TO_F1_DELAY          0.476                 17.316  1       
leds/n101[22]                                                NET DELAY               0.000                 17.316  1       
leds/counter_23__i23/D                                       ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  15      
leds/int_osc                                                 NET DELAY               5.499                 26.332  15      
{leds/counter_23__i22/CK   leds/counter_23__i23/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.818  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : {leds/counter_23__i18/SR   leds/counter_23__i19/SR}  (SLICE_R22C28B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           2.141                 16.786  13      
{leds/counter_23__i18/SR   leds/counter_23__i19/SR}
                                                             ENDPOINT            0.000                 16.786  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
{leds/counter_23__i18/CK   leds/counter_23__i19/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.785)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.017  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : {leds/counter_23__i20/SR   leds/counter_23__i21/SR}  (SLICE_R22C28C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           2.141                 16.786  13      
{leds/counter_23__i20/SR   leds/counter_23__i21/SR}
                                                             ENDPOINT            0.000                 16.786  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
{leds/counter_23__i20/CK   leds/counter_23__i21/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.785)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.017  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : {leds/counter_23__i22/SR   leds/counter_23__i23/SR}  (SLICE_R22C28D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           2.141                 16.786  13      
{leds/counter_23__i22/SR   leds/counter_23__i23/SR}
                                                             ENDPOINT            0.000                 16.786  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
{leds/counter_23__i22/CK   leds/counter_23__i23/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.785)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.017  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : leds/counter_23__i24/SR  (SLICE_R22C29A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 5
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.017 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
leds/int_osc                                                 NET DELAY           5.499                  5.499  15      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY     1.388                  6.887  2       
leds/counter[16]                                             NET DELAY           2.022                  8.909  2       
leds/i2_2_lut/A->leds/i2_2_lut/Z          SLICE_R23C28A      C0_TO_F0_DELAY      0.449                  9.358  1       
leds/n6                                                      NET DELAY           3.278                 12.636  1       
leds/i2_4_lut/D->leds/i2_4_lut/Z          SLICE_R21C28B      D1_TO_F1_DELAY      0.476                 13.112  1       
leds/n334                                                    NET DELAY           0.304                 13.416  1       
leds/i200_4_lut/C->leds/i200_4_lut/Z      SLICE_R21C28C      C0_TO_F0_DELAY      0.476                 13.892  2       
leds/n221                                                    NET DELAY           0.304                 14.196  2       
leds/i416_2_lut/A->leds/i416_2_lut/Z      SLICE_R21C28C      C1_TO_F1_DELAY      0.449                 14.645  13      
leds/n150                                                    NET DELAY           2.141                 16.786  13      
leds/counter_23__i24/SR                                      ENDPOINT            0.000                 16.786  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
leds/int_osc                                                 NET DELAY           5.499                 26.332  15      
leds/counter_23__i24/CK                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(16.785)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    9.017  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
leds/counter_23__i15/D                   |    1.913 ns 
leds/counter_23__i16/D                   |    1.913 ns 
leds/counter_23__i17/D                   |    1.913 ns 
leds/counter_23__i18/D                   |    1.913 ns 
leds/counter_23__i19/D                   |    1.913 ns 
leds/counter_23__i20/D                   |    1.913 ns 
leds/counter_23__i21/D                   |    1.913 ns 
leds/counter_23__i22/D                   |    1.913 ns 
leds/counter_23__i23/D                   |    1.913 ns 
leds/counter_23__i24/D                   |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : leds/counter_23__i15/Q  (SLICE_R22C27D)
Path End         : leds/counter_23__i15/D  (SLICE_R22C27D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i14/CK   leds/counter_23__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i15/CK->leds/counter_23__i15/Q
                                          SLICE_R22C27D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
leds/counter[14]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_15/C1->leds/counter_23_add_4_15/S1
                                          SLICE_R22C27D      C1_TO_F1_DELAY   0.252                  4.997  1       
leds/n101[14]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i15/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i14/CK   leds/counter_23__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i16/Q  (SLICE_R22C28A)
Path End         : leds/counter_23__i16/D  (SLICE_R22C28A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i16/CK->leds/counter_23__i16/Q
                                          SLICE_R22C28A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[15]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_17/C0->leds/counter_23_add_4_17/S0
                                          SLICE_R22C28A      C0_TO_F0_DELAY   0.252                  4.997  1       
leds/n101[15]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i16/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i17/Q  (SLICE_R22C28A)
Path End         : leds/counter_23__i17/D  (SLICE_R22C28A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i17/CK->leds/counter_23__i17/Q
                                          SLICE_R22C28A      CLK_TO_Q1_DELAY  0.779                  3.863  2       
leds/counter[16]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_17/C1->leds/counter_23_add_4_17/S1
                                          SLICE_R22C28A      C1_TO_F1_DELAY   0.252                  4.997  1       
leds/n101[16]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i17/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i16/CK   leds/counter_23__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i18/Q  (SLICE_R22C28B)
Path End         : leds/counter_23__i18/D  (SLICE_R22C28B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i18/CK   leds/counter_23__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i18/CK->leds/counter_23__i18/Q
                                          SLICE_R22C28B      CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[17]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_19/C0->leds/counter_23_add_4_19/S0
                                          SLICE_R22C28B      C0_TO_F0_DELAY   0.252                  4.997  1       
leds/n101[17]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i18/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i18/CK   leds/counter_23__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i19/Q  (SLICE_R22C28B)
Path End         : leds/counter_23__i19/D  (SLICE_R22C28B)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i18/CK   leds/counter_23__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i19/CK->leds/counter_23__i19/Q
                                          SLICE_R22C28B      CLK_TO_Q1_DELAY  0.779                  3.863  2       
leds/counter[18]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_19/C1->leds/counter_23_add_4_19/S1
                                          SLICE_R22C28B      C1_TO_F1_DELAY   0.252                  4.997  1       
leds/n101[18]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i19/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i18/CK   leds/counter_23__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i20/Q  (SLICE_R22C28C)
Path End         : leds/counter_23__i20/D  (SLICE_R22C28C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i20/CK   leds/counter_23__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i20/CK->leds/counter_23__i20/Q
                                          SLICE_R22C28C      CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[19]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_21/C0->leds/counter_23_add_4_21/S0
                                          SLICE_R22C28C      C0_TO_F0_DELAY   0.252                  4.997  1       
leds/n101[19]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i20/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i20/CK   leds/counter_23__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i21/Q  (SLICE_R22C28C)
Path End         : leds/counter_23__i21/D  (SLICE_R22C28C)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i20/CK   leds/counter_23__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i21/CK->leds/counter_23__i21/Q
                                          SLICE_R22C28C      CLK_TO_Q1_DELAY  0.779                  3.863  2       
leds/counter[20]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_21/C1->leds/counter_23_add_4_21/S1
                                          SLICE_R22C28C      C1_TO_F1_DELAY   0.252                  4.997  1       
leds/n101[20]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i21/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i20/CK   leds/counter_23__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i22/Q  (SLICE_R22C28D)
Path End         : leds/counter_23__i22/D  (SLICE_R22C28D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i22/CK   leds/counter_23__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i22/CK->leds/counter_23__i22/Q
                                          SLICE_R22C28D      CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[21]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_23/C0->leds/counter_23_add_4_23/S0
                                          SLICE_R22C28D      C0_TO_F0_DELAY   0.252                  4.997  1       
leds/n101[21]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i22/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i22/CK   leds/counter_23__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i23/Q  (SLICE_R22C28D)
Path End         : leds/counter_23__i23/D  (SLICE_R22C28D)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i22/CK   leds/counter_23__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i23/CK->leds/counter_23__i23/Q
                                          SLICE_R22C28D      CLK_TO_Q1_DELAY  0.779                  3.863  2       
leds/counter[22]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_23/C1->leds/counter_23_add_4_23/S1
                                          SLICE_R22C28D      C1_TO_F1_DELAY   0.252                  4.997  1       
leds/n101[22]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i23/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
{leds/counter_23__i22/CK   leds/counter_23__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : leds/counter_23__i24/Q  (SLICE_R22C29A)
Path End         : leds/counter_23__i24/D  (SLICE_R22C29A)
Source Clock     : leds/int_osc (R)
Destination Clock: leds/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
leds/counter_23__i24/CK                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
leds/counter_23__i24/CK->leds/counter_23__i24/Q
                                          SLICE_R22C29A      CLK_TO_Q0_DELAY  0.779                  3.863  2       
leds/counter[23]                                             NET DELAY        0.882                  4.745  2       
leds/counter_23_add_4_25/C0->leds/counter_23_add_4_25/S0
                                          SLICE_R22C29A      C0_TO_F0_DELAY   0.252                  4.997  1       
leds/n101[23]                                                NET DELAY        0.000                  4.997  1       
leds/counter_23__i24/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
leds.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
leds/int_osc                                                 NET DELAY        3.084                  3.084  16      
leds/counter_23__i24/CK                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



