<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_cnn</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.096</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>159017426</Best-caseLatency>
            <Average-caseLatency>159017426</Average-caseLatency>
            <Worst-caseLatency>159017426</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.636 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.636 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.636 sec</Worst-caseRealTimeLatency>
            <Interval-min>159017427</Interval-min>
            <Interval-max>159017427</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>cnn.cpp:374</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1800</BRAM_18K>
            <DSP>4005</DSP>
            <FF>444743</FF>
            <LUT>256716</LUT>
            <URAM>25</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWVALID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWREADY</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWADDR</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWLEN</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWSIZE</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWBURST</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWLOCK</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWCACHE</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWPROT</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWQOS</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWREGION</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_AWUSER</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WVALID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WREADY</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WDATA</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WSTRB</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WLAST</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_WUSER</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARVALID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARREADY</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARADDR</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARLEN</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARSIZE</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARBURST</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARLOCK</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARCACHE</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARPROT</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARQOS</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARREGION</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_ARUSER</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RVALID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RREADY</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RDATA</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RLAST</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RUSER</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_RRESP</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_BVALID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_BREADY</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_BRESP</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_BID</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_input_BUSER</name>
            <Object>kernel_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWVALID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWREADY</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWADDR</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWLEN</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWSIZE</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWBURST</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWLOCK</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWCACHE</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWPROT</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWQOS</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWREGION</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_AWUSER</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WVALID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WREADY</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WDATA</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WSTRB</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WLAST</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_WUSER</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARVALID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARREADY</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARADDR</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARLEN</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARSIZE</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARBURST</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARLOCK</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARCACHE</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARPROT</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARQOS</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARREGION</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_ARUSER</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RVALID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RREADY</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RDATA</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RLAST</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RUSER</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_RRESP</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_BVALID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_BREADY</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_BRESP</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_BID</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_weight_BUSER</name>
            <Object>kernel_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWVALID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWREADY</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWADDR</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWLEN</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWSIZE</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWBURST</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWLOCK</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWCACHE</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWPROT</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWQOS</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWREGION</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_AWUSER</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WVALID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WREADY</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WDATA</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WSTRB</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WLAST</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_WUSER</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARVALID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARREADY</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARADDR</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARLEN</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARSIZE</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARBURST</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARLOCK</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARCACHE</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARPROT</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARQOS</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARREGION</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_ARUSER</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RVALID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RREADY</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RDATA</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RLAST</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RUSER</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_RRESP</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_BVALID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_BREADY</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_BRESP</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_BID</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_output_BUSER</name>
            <Object>kernel_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel_cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_fu_692</InstName>
                    <ModuleName>cnn</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>692</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weight_S0_fu_411</InstName>
                            <ModuleName>load_weight_S0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>411</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_fu_115</InstName>
                                    <ModuleName>load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>115</ID>
                                    <BindInstances>add_ln181_fu_547_p2 add_ln181_1_fu_604_p2 add_ln182_fu_651_p2 add_ln183_fu_701_p2 empty_fu_746_p2 add_ln184_fu_756_p2 add_ln183_1_fu_762_p2 add_ln182_1_fu_559_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_16ns_23_1_1_U28 add_ln181_fu_193_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_output_S0_fu_469</InstName>
                            <ModuleName>load_output_S0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>469</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_fu_129</InstName>
                                    <ModuleName>load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>129</ID>
                                    <BindInstances>add_ln112_fu_1103_p2 add_ln112_1_fu_1112_p2 add_ln113_fu_1197_p2 sub_ln133_fu_1238_p2 add_ln133_fu_1266_p2 sub_ln133_1_fu_1292_p2 add_ln133_1_fu_1564_p2 add_ln141_fu_1615_p2 add_ln114_fu_1656_p2 add_ln114_1_fu_1516_p2 add_ln113_1_fu_1132_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_19ns_26_1_1_U92 add_ln112_fu_221_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_input_S0_fu_541</InstName>
                            <ModuleName>load_input_S0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>541</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3_fu_257</InstName>
                                    <ModuleName>load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>257</ID>
                                    <BindInstances>add_ln58_fu_1625_p2 add_ln58_1_fu_1712_p2 mac_muladd_5ns_5ns_5ns_10_4_1_U131 mul_8ns_10ns_17_1_1_U129 mac_muladd_5ns_5ns_5ns_10_4_1_U131 add_ln59_fu_1674_p2 add_ln59_1_fu_1680_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_15ns_22_1_1_U233 add_ln58_fu_477_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_store_output_S0_fu_741</InstName>
                            <ModuleName>store_output_S0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>741</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3_fu_132</InstName>
                                    <ModuleName>store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>132</ID>
                                    <BindInstances>add_ln235_fu_1053_p2 add_ln235_1_fu_1071_p2 add_ln236_fu_1117_p2 sub_ln250_fu_1161_p2 add_ln250_fu_1189_p2 sub_ln250_1_fu_1276_p2 add_ln250_1_fu_1296_p2 add_ln258_fu_1348_p2 add_ln237_fu_1390_p2 add_ln237_1_fu_1199_p2 add_ln236_1_fu_1213_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_8ns_19ns_26_1_1_U2261 add_ln235_fu_224_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813</InstName>
                            <ModuleName>cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>813</ID>
                            <BindInstances>add_ln317_1_fu_14673_p2 add_ln317_fu_14691_p2 add_ln319_fu_14741_p2 empty_fu_14793_p2 empty_34_fu_14906_p2 empty_37_fu_14990_p2 empty_38_fu_14996_p2 empty_39_fu_15002_p2 empty_40_fu_15008_p2 mul_5ns_6ns_10_1_1_U2031 mul_5ns_6ns_10_1_1_U2032 mul_5ns_6ns_10_1_1_U2033 mul_5ns_6ns_10_1_1_U2034 mul_5ns_6ns_10_1_1_U2035 empty_42_fu_15110_p2 empty_43_fu_15116_p2 empty_44_fu_15122_p2 empty_46_fu_15134_p2 mul_6ns_8ns_13_1_1_U2036 add_ln339_fu_15430_p2 add_ln339_1_fu_15463_p2 add_ln339_2_fu_15478_p2 add_ln339_3_fu_15493_p2 add_ln339_4_fu_15508_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1134 mul_8ns_10ns_17_1_1_U2037 add_ln339_5_fu_15526_p2 add_ln339_6_fu_15559_p2 add_ln339_7_fu_15574_p2 add_ln339_8_fu_15589_p2 add_ln339_9_fu_15604_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1135 mul_8ns_10ns_17_1_1_U2038 add_ln339_10_fu_15622_p2 add_ln339_11_fu_15655_p2 add_ln339_12_fu_15670_p2 add_ln339_13_fu_15685_p2 add_ln339_14_fu_15700_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1136 mul_8ns_10ns_17_1_1_U2039 add_ln339_15_fu_15718_p2 add_ln339_16_fu_15751_p2 add_ln339_17_fu_15766_p2 add_ln339_18_fu_15781_p2 add_ln339_19_fu_15796_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1137 mul_8ns_10ns_17_1_1_U2040 add_ln339_20_fu_15814_p2 add_ln339_21_fu_15847_p2 add_ln339_22_fu_15862_p2 add_ln339_23_fu_15877_p2 add_ln339_24_fu_15892_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1138 fmul_32ns_32ns_32_4_max_dsp_1_U1139 fmul_32ns_32ns_32_4_max_dsp_1_U1140 fmul_32ns_32ns_32_4_max_dsp_1_U1141 fmul_32ns_32ns_32_4_max_dsp_1_U1142 fmul_32ns_32ns_32_4_max_dsp_1_U1143 fmul_32ns_32ns_32_4_max_dsp_1_U1144 fmul_32ns_32ns_32_4_max_dsp_1_U1145 fmul_32ns_32ns_32_4_max_dsp_1_U1776 fmul_32ns_32ns_32_4_max_dsp_1_U1146 fmul_32ns_32ns_32_4_max_dsp_1_U1147 fmul_32ns_32ns_32_4_max_dsp_1_U1777 fmul_32ns_32ns_32_4_max_dsp_1_U1148 fmul_32ns_32ns_32_4_max_dsp_1_U1149 fmul_32ns_32ns_32_4_max_dsp_1_U1778 fmul_32ns_32ns_32_4_max_dsp_1_U1150 fmul_32ns_32ns_32_4_max_dsp_1_U1151 fmul_32ns_32ns_32_4_max_dsp_1_U1152 fmul_32ns_32ns_32_4_max_dsp_1_U1153 fmul_32ns_32ns_32_4_max_dsp_1_U1154 fmul_32ns_32ns_32_4_max_dsp_1_U1155 fadd_32ns_32ns_32_7_full_dsp_1_U334 fadd_32ns_32ns_32_7_full_dsp_1_U654 fadd_32ns_32ns_32_7_full_dsp_1_U335 fadd_32ns_32ns_32_7_full_dsp_1_U655 fadd_32ns_32ns_32_7_full_dsp_1_U910 fadd_32ns_32ns_32_7_full_dsp_1_U336 fadd_32ns_32ns_32_7_full_dsp_1_U656 fadd_32ns_32ns_32_7_full_dsp_1_U337 fadd_32ns_32ns_32_7_full_dsp_1_U338 fadd_32ns_32ns_32_7_full_dsp_1_U657 fadd_32ns_32ns_32_7_full_dsp_1_U911 fadd_32ns_32ns_32_7_full_dsp_1_U1038 fadd_32ns_32ns_32_7_full_dsp_1_U339 fadd_32ns_32ns_32_7_full_dsp_1_U658 fadd_32ns_32ns_32_7_full_dsp_1_U340 fadd_32ns_32ns_32_7_full_dsp_1_U659 fadd_32ns_32ns_32_7_full_dsp_1_U912 fadd_32ns_32ns_32_7_full_dsp_1_U341 fadd_32ns_32ns_32_7_full_dsp_1_U660 fadd_32ns_32ns_32_7_full_dsp_1_U342 fadd_32ns_32ns_32_7_full_dsp_1_U343 fadd_32ns_32ns_32_7_full_dsp_1_U661 fadd_32ns_32ns_32_7_full_dsp_1_U913 fadd_32ns_32ns_32_7_full_dsp_1_U1039 fadd_32ns_32ns_32_7_full_dsp_1_U1102 fmul_32ns_32ns_32_4_max_dsp_1_U1156 fmul_32ns_32ns_32_4_max_dsp_1_U1157 fmul_32ns_32ns_32_4_max_dsp_1_U1779 fmul_32ns_32ns_32_4_max_dsp_1_U1158 mul_8ns_10ns_17_1_1_U2041 add_ln339_25_fu_15910_p2 add_ln339_26_fu_15943_p2 add_ln339_27_fu_15958_p2 add_ln339_28_fu_15973_p2 add_ln339_29_fu_15988_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1159 fmul_32ns_32ns_32_4_max_dsp_1_U1780 fmul_32ns_32ns_32_4_max_dsp_1_U1160 fmul_32ns_32ns_32_4_max_dsp_1_U1161 fmul_32ns_32ns_32_4_max_dsp_1_U1162 fmul_32ns_32ns_32_4_max_dsp_1_U1163 fmul_32ns_32ns_32_4_max_dsp_1_U1164 fmul_32ns_32ns_32_4_max_dsp_1_U1165 fmul_32ns_32ns_32_4_max_dsp_1_U1781 fmul_32ns_32ns_32_4_max_dsp_1_U1166 fmul_32ns_32ns_32_4_max_dsp_1_U1167 fmul_32ns_32ns_32_4_max_dsp_1_U1782 fmul_32ns_32ns_32_4_max_dsp_1_U1168 fmul_32ns_32ns_32_4_max_dsp_1_U1169 fmul_32ns_32ns_32_4_max_dsp_1_U1783 fmul_32ns_32ns_32_4_max_dsp_1_U1170 fmul_32ns_32ns_32_4_max_dsp_1_U1171 fmul_32ns_32ns_32_4_max_dsp_1_U1172 fmul_32ns_32ns_32_4_max_dsp_1_U1173 fmul_32ns_32ns_32_4_max_dsp_1_U1174 fmul_32ns_32ns_32_4_max_dsp_1_U1175 fadd_32ns_32ns_32_7_full_dsp_1_U344 fadd_32ns_32ns_32_7_full_dsp_1_U662 fadd_32ns_32ns_32_7_full_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U663 fadd_32ns_32ns_32_7_full_dsp_1_U914 fadd_32ns_32ns_32_7_full_dsp_1_U346 fadd_32ns_32ns_32_7_full_dsp_1_U664 fadd_32ns_32ns_32_7_full_dsp_1_U347 fadd_32ns_32ns_32_7_full_dsp_1_U348 fadd_32ns_32ns_32_7_full_dsp_1_U665 fadd_32ns_32ns_32_7_full_dsp_1_U915 fadd_32ns_32ns_32_7_full_dsp_1_U1040 fadd_32ns_32ns_32_7_full_dsp_1_U349 fadd_32ns_32ns_32_7_full_dsp_1_U666 fadd_32ns_32ns_32_7_full_dsp_1_U350 fadd_32ns_32ns_32_7_full_dsp_1_U667 fadd_32ns_32ns_32_7_full_dsp_1_U916 fadd_32ns_32ns_32_7_full_dsp_1_U351 fadd_32ns_32ns_32_7_full_dsp_1_U668 fadd_32ns_32ns_32_7_full_dsp_1_U352 fadd_32ns_32ns_32_7_full_dsp_1_U353 fadd_32ns_32ns_32_7_full_dsp_1_U669 fadd_32ns_32ns_32_7_full_dsp_1_U917 fadd_32ns_32ns_32_7_full_dsp_1_U1041 fadd_32ns_32ns_32_7_full_dsp_1_U1103 fmul_32ns_32ns_32_4_max_dsp_1_U1176 fmul_32ns_32ns_32_4_max_dsp_1_U1177 fmul_32ns_32ns_32_4_max_dsp_1_U1784 fmul_32ns_32ns_32_4_max_dsp_1_U1178 mul_8ns_10ns_17_1_1_U2042 add_ln339_30_fu_16006_p2 add_ln339_31_fu_16039_p2 add_ln339_32_fu_16054_p2 add_ln339_33_fu_16069_p2 add_ln339_34_fu_16084_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1179 fmul_32ns_32ns_32_4_max_dsp_1_U1785 fmul_32ns_32ns_32_4_max_dsp_1_U1180 fmul_32ns_32ns_32_4_max_dsp_1_U1181 fmul_32ns_32ns_32_4_max_dsp_1_U1182 fmul_32ns_32ns_32_4_max_dsp_1_U1183 fmul_32ns_32ns_32_4_max_dsp_1_U1184 fmul_32ns_32ns_32_4_max_dsp_1_U1185 fmul_32ns_32ns_32_4_max_dsp_1_U1786 fmul_32ns_32ns_32_4_max_dsp_1_U1186 fmul_32ns_32ns_32_4_max_dsp_1_U1187 fmul_32ns_32ns_32_4_max_dsp_1_U1787 fmul_32ns_32ns_32_4_max_dsp_1_U1188 fmul_32ns_32ns_32_4_max_dsp_1_U1189 fmul_32ns_32ns_32_4_max_dsp_1_U1788 fmul_32ns_32ns_32_4_max_dsp_1_U1190 fmul_32ns_32ns_32_4_max_dsp_1_U1191 fmul_32ns_32ns_32_4_max_dsp_1_U1192 fmul_32ns_32ns_32_4_max_dsp_1_U1193 fmul_32ns_32ns_32_4_max_dsp_1_U1194 fmul_32ns_32ns_32_4_max_dsp_1_U1195 fadd_32ns_32ns_32_7_full_dsp_1_U354 fadd_32ns_32ns_32_7_full_dsp_1_U670 fadd_32ns_32ns_32_7_full_dsp_1_U355 fadd_32ns_32ns_32_7_full_dsp_1_U671 fadd_32ns_32ns_32_7_full_dsp_1_U918 fadd_32ns_32ns_32_7_full_dsp_1_U356 fadd_32ns_32ns_32_7_full_dsp_1_U672 fadd_32ns_32ns_32_7_full_dsp_1_U357 fadd_32ns_32ns_32_7_full_dsp_1_U358 fadd_32ns_32ns_32_7_full_dsp_1_U673 fadd_32ns_32ns_32_7_full_dsp_1_U919 fadd_32ns_32ns_32_7_full_dsp_1_U1042 fadd_32ns_32ns_32_7_full_dsp_1_U359 fadd_32ns_32ns_32_7_full_dsp_1_U674 fadd_32ns_32ns_32_7_full_dsp_1_U360 fadd_32ns_32ns_32_7_full_dsp_1_U675 fadd_32ns_32ns_32_7_full_dsp_1_U920 fadd_32ns_32ns_32_7_full_dsp_1_U361 fadd_32ns_32ns_32_7_full_dsp_1_U676 fadd_32ns_32ns_32_7_full_dsp_1_U362 fadd_32ns_32ns_32_7_full_dsp_1_U363 fadd_32ns_32ns_32_7_full_dsp_1_U677 fadd_32ns_32ns_32_7_full_dsp_1_U921 fadd_32ns_32ns_32_7_full_dsp_1_U1043 fadd_32ns_32ns_32_7_full_dsp_1_U1104 fmul_32ns_32ns_32_4_max_dsp_1_U1196 fmul_32ns_32ns_32_4_max_dsp_1_U1197 fmul_32ns_32ns_32_4_max_dsp_1_U1789 fmul_32ns_32ns_32_4_max_dsp_1_U1198 mul_8ns_10ns_17_1_1_U2043 add_ln339_35_fu_16102_p2 add_ln339_36_fu_16135_p2 add_ln339_37_fu_16150_p2 add_ln339_38_fu_16165_p2 add_ln339_39_fu_16180_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1199 fmul_32ns_32ns_32_4_max_dsp_1_U1790 fmul_32ns_32ns_32_4_max_dsp_1_U1200 fmul_32ns_32ns_32_4_max_dsp_1_U1201 fmul_32ns_32ns_32_4_max_dsp_1_U1202 fmul_32ns_32ns_32_4_max_dsp_1_U1203 fmul_32ns_32ns_32_4_max_dsp_1_U1204 fmul_32ns_32ns_32_4_max_dsp_1_U1205 fmul_32ns_32ns_32_4_max_dsp_1_U1791 fmul_32ns_32ns_32_4_max_dsp_1_U1206 fmul_32ns_32ns_32_4_max_dsp_1_U1207 fmul_32ns_32ns_32_4_max_dsp_1_U1792 fmul_32ns_32ns_32_4_max_dsp_1_U1208 fmul_32ns_32ns_32_4_max_dsp_1_U1209 fmul_32ns_32ns_32_4_max_dsp_1_U1793 fmul_32ns_32ns_32_4_max_dsp_1_U1210 fmul_32ns_32ns_32_4_max_dsp_1_U1211 fmul_32ns_32ns_32_4_max_dsp_1_U1212 fmul_32ns_32ns_32_4_max_dsp_1_U1213 fmul_32ns_32ns_32_4_max_dsp_1_U1214 fmul_32ns_32ns_32_4_max_dsp_1_U1215 fadd_32ns_32ns_32_7_full_dsp_1_U364 fadd_32ns_32ns_32_7_full_dsp_1_U678 fadd_32ns_32ns_32_7_full_dsp_1_U365 fadd_32ns_32ns_32_7_full_dsp_1_U679 fadd_32ns_32ns_32_7_full_dsp_1_U922 fadd_32ns_32ns_32_7_full_dsp_1_U366 fadd_32ns_32ns_32_7_full_dsp_1_U680 fadd_32ns_32ns_32_7_full_dsp_1_U367 fadd_32ns_32ns_32_7_full_dsp_1_U368 fadd_32ns_32ns_32_7_full_dsp_1_U681 fadd_32ns_32ns_32_7_full_dsp_1_U923 fadd_32ns_32ns_32_7_full_dsp_1_U1044 fadd_32ns_32ns_32_7_full_dsp_1_U369 fadd_32ns_32ns_32_7_full_dsp_1_U682 fadd_32ns_32ns_32_7_full_dsp_1_U370 fadd_32ns_32ns_32_7_full_dsp_1_U683 fadd_32ns_32ns_32_7_full_dsp_1_U924 fadd_32ns_32ns_32_7_full_dsp_1_U371 fadd_32ns_32ns_32_7_full_dsp_1_U684 fadd_32ns_32ns_32_7_full_dsp_1_U372 fadd_32ns_32ns_32_7_full_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U685 fadd_32ns_32ns_32_7_full_dsp_1_U925 fadd_32ns_32ns_32_7_full_dsp_1_U1045 fadd_32ns_32ns_32_7_full_dsp_1_U1105 fmul_32ns_32ns_32_4_max_dsp_1_U1216 fmul_32ns_32ns_32_4_max_dsp_1_U1217 fmul_32ns_32ns_32_4_max_dsp_1_U1794 fmul_32ns_32ns_32_4_max_dsp_1_U1218 mul_8ns_10ns_17_1_1_U2044 add_ln339_40_fu_16198_p2 add_ln339_41_fu_16231_p2 add_ln339_42_fu_16246_p2 add_ln339_43_fu_16261_p2 add_ln339_44_fu_16276_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1219 fmul_32ns_32ns_32_4_max_dsp_1_U1795 fmul_32ns_32ns_32_4_max_dsp_1_U1220 fmul_32ns_32ns_32_4_max_dsp_1_U1221 fmul_32ns_32ns_32_4_max_dsp_1_U1222 fmul_32ns_32ns_32_4_max_dsp_1_U1223 fmul_32ns_32ns_32_4_max_dsp_1_U1224 fmul_32ns_32ns_32_4_max_dsp_1_U1225 fmul_32ns_32ns_32_4_max_dsp_1_U1796 fmul_32ns_32ns_32_4_max_dsp_1_U1226 fmul_32ns_32ns_32_4_max_dsp_1_U1227 fmul_32ns_32ns_32_4_max_dsp_1_U1797 fmul_32ns_32ns_32_4_max_dsp_1_U1228 fmul_32ns_32ns_32_4_max_dsp_1_U1229 fmul_32ns_32ns_32_4_max_dsp_1_U1798 fmul_32ns_32ns_32_4_max_dsp_1_U1230 fmul_32ns_32ns_32_4_max_dsp_1_U1231 fmul_32ns_32ns_32_4_max_dsp_1_U1232 fmul_32ns_32ns_32_4_max_dsp_1_U1233 fmul_32ns_32ns_32_4_max_dsp_1_U1234 fmul_32ns_32ns_32_4_max_dsp_1_U1235 fadd_32ns_32ns_32_7_full_dsp_1_U374 fadd_32ns_32ns_32_7_full_dsp_1_U686 fadd_32ns_32ns_32_7_full_dsp_1_U375 fadd_32ns_32ns_32_7_full_dsp_1_U687 fadd_32ns_32ns_32_7_full_dsp_1_U926 fadd_32ns_32ns_32_7_full_dsp_1_U376 fadd_32ns_32ns_32_7_full_dsp_1_U688 fadd_32ns_32ns_32_7_full_dsp_1_U377 fadd_32ns_32ns_32_7_full_dsp_1_U378 fadd_32ns_32ns_32_7_full_dsp_1_U689 fadd_32ns_32ns_32_7_full_dsp_1_U927 fadd_32ns_32ns_32_7_full_dsp_1_U1046 fadd_32ns_32ns_32_7_full_dsp_1_U379 fadd_32ns_32ns_32_7_full_dsp_1_U690 fadd_32ns_32ns_32_7_full_dsp_1_U380 fadd_32ns_32ns_32_7_full_dsp_1_U691 fadd_32ns_32ns_32_7_full_dsp_1_U928 fadd_32ns_32ns_32_7_full_dsp_1_U381 fadd_32ns_32ns_32_7_full_dsp_1_U692 fadd_32ns_32ns_32_7_full_dsp_1_U382 fadd_32ns_32ns_32_7_full_dsp_1_U383 fadd_32ns_32ns_32_7_full_dsp_1_U693 fadd_32ns_32ns_32_7_full_dsp_1_U929 fadd_32ns_32ns_32_7_full_dsp_1_U1047 fadd_32ns_32ns_32_7_full_dsp_1_U1106 fmul_32ns_32ns_32_4_max_dsp_1_U1236 fmul_32ns_32ns_32_4_max_dsp_1_U1237 fmul_32ns_32ns_32_4_max_dsp_1_U1799 fmul_32ns_32ns_32_4_max_dsp_1_U1238 mul_8ns_10ns_17_1_1_U2045 add_ln339_45_fu_16294_p2 add_ln339_46_fu_16327_p2 add_ln339_47_fu_16342_p2 add_ln339_48_fu_16357_p2 add_ln339_49_fu_16372_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1239 fmul_32ns_32ns_32_4_max_dsp_1_U1800 fmul_32ns_32ns_32_4_max_dsp_1_U1240 fmul_32ns_32ns_32_4_max_dsp_1_U1241 fmul_32ns_32ns_32_4_max_dsp_1_U1242 fmul_32ns_32ns_32_4_max_dsp_1_U1243 fmul_32ns_32ns_32_4_max_dsp_1_U1244 fmul_32ns_32ns_32_4_max_dsp_1_U1245 fmul_32ns_32ns_32_4_max_dsp_1_U1801 fmul_32ns_32ns_32_4_max_dsp_1_U1246 fmul_32ns_32ns_32_4_max_dsp_1_U1247 fmul_32ns_32ns_32_4_max_dsp_1_U1802 fmul_32ns_32ns_32_4_max_dsp_1_U1248 fmul_32ns_32ns_32_4_max_dsp_1_U1249 fmul_32ns_32ns_32_4_max_dsp_1_U1803 fmul_32ns_32ns_32_4_max_dsp_1_U1250 fmul_32ns_32ns_32_4_max_dsp_1_U1251 fmul_32ns_32ns_32_4_max_dsp_1_U1252 fmul_32ns_32ns_32_4_max_dsp_1_U1253 fmul_32ns_32ns_32_4_max_dsp_1_U1254 fmul_32ns_32ns_32_4_max_dsp_1_U1255 fadd_32ns_32ns_32_7_full_dsp_1_U384 fadd_32ns_32ns_32_7_full_dsp_1_U694 fadd_32ns_32ns_32_7_full_dsp_1_U385 fadd_32ns_32ns_32_7_full_dsp_1_U695 fadd_32ns_32ns_32_7_full_dsp_1_U930 fadd_32ns_32ns_32_7_full_dsp_1_U386 fadd_32ns_32ns_32_7_full_dsp_1_U696 fadd_32ns_32ns_32_7_full_dsp_1_U387 fadd_32ns_32ns_32_7_full_dsp_1_U388 fadd_32ns_32ns_32_7_full_dsp_1_U697 fadd_32ns_32ns_32_7_full_dsp_1_U931 fadd_32ns_32ns_32_7_full_dsp_1_U1048 fadd_32ns_32ns_32_7_full_dsp_1_U389 fadd_32ns_32ns_32_7_full_dsp_1_U698 fadd_32ns_32ns_32_7_full_dsp_1_U390 fadd_32ns_32ns_32_7_full_dsp_1_U699 fadd_32ns_32ns_32_7_full_dsp_1_U932 fadd_32ns_32ns_32_7_full_dsp_1_U391 fadd_32ns_32ns_32_7_full_dsp_1_U700 fadd_32ns_32ns_32_7_full_dsp_1_U392 fadd_32ns_32ns_32_7_full_dsp_1_U393 fadd_32ns_32ns_32_7_full_dsp_1_U701 fadd_32ns_32ns_32_7_full_dsp_1_U933 fadd_32ns_32ns_32_7_full_dsp_1_U1049 fadd_32ns_32ns_32_7_full_dsp_1_U1107 fmul_32ns_32ns_32_4_max_dsp_1_U1256 fmul_32ns_32ns_32_4_max_dsp_1_U1257 fmul_32ns_32ns_32_4_max_dsp_1_U1804 fmul_32ns_32ns_32_4_max_dsp_1_U1258 mul_8ns_10ns_17_1_1_U2046 add_ln339_50_fu_16390_p2 add_ln339_51_fu_16423_p2 add_ln339_52_fu_16438_p2 add_ln339_53_fu_16453_p2 add_ln339_54_fu_16468_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1259 fmul_32ns_32ns_32_4_max_dsp_1_U1805 fmul_32ns_32ns_32_4_max_dsp_1_U1260 fmul_32ns_32ns_32_4_max_dsp_1_U1261 fmul_32ns_32ns_32_4_max_dsp_1_U1262 fmul_32ns_32ns_32_4_max_dsp_1_U1263 fmul_32ns_32ns_32_4_max_dsp_1_U1264 fmul_32ns_32ns_32_4_max_dsp_1_U1265 fmul_32ns_32ns_32_4_max_dsp_1_U1806 fmul_32ns_32ns_32_4_max_dsp_1_U1266 fmul_32ns_32ns_32_4_max_dsp_1_U1267 fmul_32ns_32ns_32_4_max_dsp_1_U1807 fmul_32ns_32ns_32_4_max_dsp_1_U1268 fmul_32ns_32ns_32_4_max_dsp_1_U1269 fmul_32ns_32ns_32_4_max_dsp_1_U1808 fmul_32ns_32ns_32_4_max_dsp_1_U1270 fmul_32ns_32ns_32_4_max_dsp_1_U1271 fmul_32ns_32ns_32_4_max_dsp_1_U1272 fmul_32ns_32ns_32_4_max_dsp_1_U1273 fmul_32ns_32ns_32_4_max_dsp_1_U1274 fmul_32ns_32ns_32_4_max_dsp_1_U1275 fadd_32ns_32ns_32_7_full_dsp_1_U394 fadd_32ns_32ns_32_7_full_dsp_1_U702 fadd_32ns_32ns_32_7_full_dsp_1_U395 fadd_32ns_32ns_32_7_full_dsp_1_U703 fadd_32ns_32ns_32_7_full_dsp_1_U934 fadd_32ns_32ns_32_7_full_dsp_1_U396 fadd_32ns_32ns_32_7_full_dsp_1_U704 fadd_32ns_32ns_32_7_full_dsp_1_U397 fadd_32ns_32ns_32_7_full_dsp_1_U398 fadd_32ns_32ns_32_7_full_dsp_1_U705 fadd_32ns_32ns_32_7_full_dsp_1_U935 fadd_32ns_32ns_32_7_full_dsp_1_U1050 fadd_32ns_32ns_32_7_full_dsp_1_U399 fadd_32ns_32ns_32_7_full_dsp_1_U706 fadd_32ns_32ns_32_7_full_dsp_1_U400 fadd_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U936 fadd_32ns_32ns_32_7_full_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U708 fadd_32ns_32ns_32_7_full_dsp_1_U402 fadd_32ns_32ns_32_7_full_dsp_1_U403 fadd_32ns_32ns_32_7_full_dsp_1_U709 fadd_32ns_32ns_32_7_full_dsp_1_U937 fadd_32ns_32ns_32_7_full_dsp_1_U1051 fadd_32ns_32ns_32_7_full_dsp_1_U1108 fmul_32ns_32ns_32_4_max_dsp_1_U1276 fmul_32ns_32ns_32_4_max_dsp_1_U1277 fmul_32ns_32ns_32_4_max_dsp_1_U1809 fmul_32ns_32ns_32_4_max_dsp_1_U1278 mul_8ns_10ns_17_1_1_U2047 add_ln339_55_fu_16486_p2 add_ln339_56_fu_16519_p2 add_ln339_57_fu_16534_p2 add_ln339_58_fu_16549_p2 add_ln339_59_fu_16564_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1279 fmul_32ns_32ns_32_4_max_dsp_1_U1810 fmul_32ns_32ns_32_4_max_dsp_1_U1280 fmul_32ns_32ns_32_4_max_dsp_1_U1281 fmul_32ns_32ns_32_4_max_dsp_1_U1282 fmul_32ns_32ns_32_4_max_dsp_1_U1283 fmul_32ns_32ns_32_4_max_dsp_1_U1284 fmul_32ns_32ns_32_4_max_dsp_1_U1285 fmul_32ns_32ns_32_4_max_dsp_1_U1811 fmul_32ns_32ns_32_4_max_dsp_1_U1286 fmul_32ns_32ns_32_4_max_dsp_1_U1287 fmul_32ns_32ns_32_4_max_dsp_1_U1812 fmul_32ns_32ns_32_4_max_dsp_1_U1288 fmul_32ns_32ns_32_4_max_dsp_1_U1289 fmul_32ns_32ns_32_4_max_dsp_1_U1813 fmul_32ns_32ns_32_4_max_dsp_1_U1290 fmul_32ns_32ns_32_4_max_dsp_1_U1291 fmul_32ns_32ns_32_4_max_dsp_1_U1292 fmul_32ns_32ns_32_4_max_dsp_1_U1293 fmul_32ns_32ns_32_4_max_dsp_1_U1294 fmul_32ns_32ns_32_4_max_dsp_1_U1295 fadd_32ns_32ns_32_7_full_dsp_1_U404 fadd_32ns_32ns_32_7_full_dsp_1_U710 fadd_32ns_32ns_32_7_full_dsp_1_U405 fadd_32ns_32ns_32_7_full_dsp_1_U711 fadd_32ns_32ns_32_7_full_dsp_1_U938 fadd_32ns_32ns_32_7_full_dsp_1_U406 fadd_32ns_32ns_32_7_full_dsp_1_U712 fadd_32ns_32ns_32_7_full_dsp_1_U407 fadd_32ns_32ns_32_7_full_dsp_1_U408 fadd_32ns_32ns_32_7_full_dsp_1_U713 fadd_32ns_32ns_32_7_full_dsp_1_U939 fadd_32ns_32ns_32_7_full_dsp_1_U1052 fadd_32ns_32ns_32_7_full_dsp_1_U409 fadd_32ns_32ns_32_7_full_dsp_1_U714 fadd_32ns_32ns_32_7_full_dsp_1_U410 fadd_32ns_32ns_32_7_full_dsp_1_U715 fadd_32ns_32ns_32_7_full_dsp_1_U940 fadd_32ns_32ns_32_7_full_dsp_1_U411 fadd_32ns_32ns_32_7_full_dsp_1_U716 fadd_32ns_32ns_32_7_full_dsp_1_U412 fadd_32ns_32ns_32_7_full_dsp_1_U413 fadd_32ns_32ns_32_7_full_dsp_1_U717 fadd_32ns_32ns_32_7_full_dsp_1_U941 fadd_32ns_32ns_32_7_full_dsp_1_U1053 fadd_32ns_32ns_32_7_full_dsp_1_U1109 fmul_32ns_32ns_32_4_max_dsp_1_U1296 fmul_32ns_32ns_32_4_max_dsp_1_U1297 fmul_32ns_32ns_32_4_max_dsp_1_U1814 fmul_32ns_32ns_32_4_max_dsp_1_U1298 fmul_32ns_32ns_32_4_max_dsp_1_U1299 fmul_32ns_32ns_32_4_max_dsp_1_U1815 fmul_32ns_32ns_32_4_max_dsp_1_U1300 fmul_32ns_32ns_32_4_max_dsp_1_U1301 fmul_32ns_32ns_32_4_max_dsp_1_U1302 fmul_32ns_32ns_32_4_max_dsp_1_U1303 fmul_32ns_32ns_32_4_max_dsp_1_U1304 fmul_32ns_32ns_32_4_max_dsp_1_U1305 fmul_32ns_32ns_32_4_max_dsp_1_U1816 fmul_32ns_32ns_32_4_max_dsp_1_U1306 fmul_32ns_32ns_32_4_max_dsp_1_U1307 fmul_32ns_32ns_32_4_max_dsp_1_U1817 fmul_32ns_32ns_32_4_max_dsp_1_U1308 fmul_32ns_32ns_32_4_max_dsp_1_U1309 fmul_32ns_32ns_32_4_max_dsp_1_U1818 fmul_32ns_32ns_32_4_max_dsp_1_U1310 fmul_32ns_32ns_32_4_max_dsp_1_U1311 fmul_32ns_32ns_32_4_max_dsp_1_U1312 fmul_32ns_32ns_32_4_max_dsp_1_U1313 fmul_32ns_32ns_32_4_max_dsp_1_U1314 fmul_32ns_32ns_32_4_max_dsp_1_U1315 fadd_32ns_32ns_32_7_full_dsp_1_U414 fadd_32ns_32ns_32_7_full_dsp_1_U718 fadd_32ns_32ns_32_7_full_dsp_1_U415 fadd_32ns_32ns_32_7_full_dsp_1_U719 fadd_32ns_32ns_32_7_full_dsp_1_U942 fadd_32ns_32ns_32_7_full_dsp_1_U416 fadd_32ns_32ns_32_7_full_dsp_1_U720 fadd_32ns_32ns_32_7_full_dsp_1_U417 fadd_32ns_32ns_32_7_full_dsp_1_U418 fadd_32ns_32ns_32_7_full_dsp_1_U721 fadd_32ns_32ns_32_7_full_dsp_1_U943 fadd_32ns_32ns_32_7_full_dsp_1_U1054 fadd_32ns_32ns_32_7_full_dsp_1_U419 fadd_32ns_32ns_32_7_full_dsp_1_U722 fadd_32ns_32ns_32_7_full_dsp_1_U420 fadd_32ns_32ns_32_7_full_dsp_1_U723 fadd_32ns_32ns_32_7_full_dsp_1_U944 fadd_32ns_32ns_32_7_full_dsp_1_U421 fadd_32ns_32ns_32_7_full_dsp_1_U724 fadd_32ns_32ns_32_7_full_dsp_1_U422 fadd_32ns_32ns_32_7_full_dsp_1_U423 fadd_32ns_32ns_32_7_full_dsp_1_U725 fadd_32ns_32ns_32_7_full_dsp_1_U945 fadd_32ns_32ns_32_7_full_dsp_1_U1055 fadd_32ns_32ns_32_7_full_dsp_1_U1110 fmul_32ns_32ns_32_4_max_dsp_1_U1316 fmul_32ns_32ns_32_4_max_dsp_1_U1317 fmul_32ns_32ns_32_4_max_dsp_1_U1819 fmul_32ns_32ns_32_4_max_dsp_1_U1318 fmul_32ns_32ns_32_4_max_dsp_1_U1319 fmul_32ns_32ns_32_4_max_dsp_1_U1820 fmul_32ns_32ns_32_4_max_dsp_1_U1320 fmul_32ns_32ns_32_4_max_dsp_1_U1321 fmul_32ns_32ns_32_4_max_dsp_1_U1322 fmul_32ns_32ns_32_4_max_dsp_1_U1323 fmul_32ns_32ns_32_4_max_dsp_1_U1324 fmul_32ns_32ns_32_4_max_dsp_1_U1325 fmul_32ns_32ns_32_4_max_dsp_1_U1821 fmul_32ns_32ns_32_4_max_dsp_1_U1326 fmul_32ns_32ns_32_4_max_dsp_1_U1327 fmul_32ns_32ns_32_4_max_dsp_1_U1822 fmul_32ns_32ns_32_4_max_dsp_1_U1328 fmul_32ns_32ns_32_4_max_dsp_1_U1329 fmul_32ns_32ns_32_4_max_dsp_1_U1823 fmul_32ns_32ns_32_4_max_dsp_1_U1330 fmul_32ns_32ns_32_4_max_dsp_1_U1331 fmul_32ns_32ns_32_4_max_dsp_1_U1332 fmul_32ns_32ns_32_4_max_dsp_1_U1333 fmul_32ns_32ns_32_4_max_dsp_1_U1334 fmul_32ns_32ns_32_4_max_dsp_1_U1335 fadd_32ns_32ns_32_7_full_dsp_1_U424 fadd_32ns_32ns_32_7_full_dsp_1_U726 fadd_32ns_32ns_32_7_full_dsp_1_U425 fadd_32ns_32ns_32_7_full_dsp_1_U727 fadd_32ns_32ns_32_7_full_dsp_1_U946 fadd_32ns_32ns_32_7_full_dsp_1_U426 fadd_32ns_32ns_32_7_full_dsp_1_U728 fadd_32ns_32ns_32_7_full_dsp_1_U427 fadd_32ns_32ns_32_7_full_dsp_1_U428 fadd_32ns_32ns_32_7_full_dsp_1_U729 fadd_32ns_32ns_32_7_full_dsp_1_U947 fadd_32ns_32ns_32_7_full_dsp_1_U1056 fadd_32ns_32ns_32_7_full_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U730 fadd_32ns_32ns_32_7_full_dsp_1_U430 fadd_32ns_32ns_32_7_full_dsp_1_U731 fadd_32ns_32ns_32_7_full_dsp_1_U948 fadd_32ns_32ns_32_7_full_dsp_1_U431 fadd_32ns_32ns_32_7_full_dsp_1_U732 fadd_32ns_32ns_32_7_full_dsp_1_U432 fadd_32ns_32ns_32_7_full_dsp_1_U433 fadd_32ns_32ns_32_7_full_dsp_1_U733 fadd_32ns_32ns_32_7_full_dsp_1_U949 fadd_32ns_32ns_32_7_full_dsp_1_U1057 fadd_32ns_32ns_32_7_full_dsp_1_U1111 fmul_32ns_32ns_32_4_max_dsp_1_U1336 fmul_32ns_32ns_32_4_max_dsp_1_U1337 fmul_32ns_32ns_32_4_max_dsp_1_U1824 fmul_32ns_32ns_32_4_max_dsp_1_U1338 fmul_32ns_32ns_32_4_max_dsp_1_U1339 fmul_32ns_32ns_32_4_max_dsp_1_U1825 fmul_32ns_32ns_32_4_max_dsp_1_U1340 fmul_32ns_32ns_32_4_max_dsp_1_U1341 fmul_32ns_32ns_32_4_max_dsp_1_U1342 fmul_32ns_32ns_32_4_max_dsp_1_U1343 fmul_32ns_32ns_32_4_max_dsp_1_U1344 fmul_32ns_32ns_32_4_max_dsp_1_U1345 fmul_32ns_32ns_32_4_max_dsp_1_U1826 fmul_32ns_32ns_32_4_max_dsp_1_U1346 fmul_32ns_32ns_32_4_max_dsp_1_U1347 fmul_32ns_32ns_32_4_max_dsp_1_U1827 fmul_32ns_32ns_32_4_max_dsp_1_U1348 fmul_32ns_32ns_32_4_max_dsp_1_U1349 fmul_32ns_32ns_32_4_max_dsp_1_U1828 fmul_32ns_32ns_32_4_max_dsp_1_U1350 fmul_32ns_32ns_32_4_max_dsp_1_U1351 fmul_32ns_32ns_32_4_max_dsp_1_U1352 fmul_32ns_32ns_32_4_max_dsp_1_U1353 fmul_32ns_32ns_32_4_max_dsp_1_U1354 fmul_32ns_32ns_32_4_max_dsp_1_U1355 fadd_32ns_32ns_32_7_full_dsp_1_U434 fadd_32ns_32ns_32_7_full_dsp_1_U734 fadd_32ns_32ns_32_7_full_dsp_1_U435 fadd_32ns_32ns_32_7_full_dsp_1_U735 fadd_32ns_32ns_32_7_full_dsp_1_U950 fadd_32ns_32ns_32_7_full_dsp_1_U436 fadd_32ns_32ns_32_7_full_dsp_1_U736 fadd_32ns_32ns_32_7_full_dsp_1_U437 fadd_32ns_32ns_32_7_full_dsp_1_U438 fadd_32ns_32ns_32_7_full_dsp_1_U737 fadd_32ns_32ns_32_7_full_dsp_1_U951 fadd_32ns_32ns_32_7_full_dsp_1_U1058 fadd_32ns_32ns_32_7_full_dsp_1_U439 fadd_32ns_32ns_32_7_full_dsp_1_U738 fadd_32ns_32ns_32_7_full_dsp_1_U440 fadd_32ns_32ns_32_7_full_dsp_1_U739 fadd_32ns_32ns_32_7_full_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U441 fadd_32ns_32ns_32_7_full_dsp_1_U740 fadd_32ns_32ns_32_7_full_dsp_1_U442 fadd_32ns_32ns_32_7_full_dsp_1_U443 fadd_32ns_32ns_32_7_full_dsp_1_U741 fadd_32ns_32ns_32_7_full_dsp_1_U953 fadd_32ns_32ns_32_7_full_dsp_1_U1059 fadd_32ns_32ns_32_7_full_dsp_1_U1112 fmul_32ns_32ns_32_4_max_dsp_1_U1356 fmul_32ns_32ns_32_4_max_dsp_1_U1357 fmul_32ns_32ns_32_4_max_dsp_1_U1829 fmul_32ns_32ns_32_4_max_dsp_1_U1358 fmul_32ns_32ns_32_4_max_dsp_1_U1359 fmul_32ns_32ns_32_4_max_dsp_1_U1830 fmul_32ns_32ns_32_4_max_dsp_1_U1360 fmul_32ns_32ns_32_4_max_dsp_1_U1361 fmul_32ns_32ns_32_4_max_dsp_1_U1362 fmul_32ns_32ns_32_4_max_dsp_1_U1363 fmul_32ns_32ns_32_4_max_dsp_1_U1364 fmul_32ns_32ns_32_4_max_dsp_1_U1365 fmul_32ns_32ns_32_4_max_dsp_1_U1831 fmul_32ns_32ns_32_4_max_dsp_1_U1366 fmul_32ns_32ns_32_4_max_dsp_1_U1367 fmul_32ns_32ns_32_4_max_dsp_1_U1832 fmul_32ns_32ns_32_4_max_dsp_1_U1368 fmul_32ns_32ns_32_4_max_dsp_1_U1369 fmul_32ns_32ns_32_4_max_dsp_1_U1833 fmul_32ns_32ns_32_4_max_dsp_1_U1370 fmul_32ns_32ns_32_4_max_dsp_1_U1371 fmul_32ns_32ns_32_4_max_dsp_1_U1372 fmul_32ns_32ns_32_4_max_dsp_1_U1373 fmul_32ns_32ns_32_4_max_dsp_1_U1374 fmul_32ns_32ns_32_4_max_dsp_1_U1375 fadd_32ns_32ns_32_7_full_dsp_1_U444 fadd_32ns_32ns_32_7_full_dsp_1_U742 fadd_32ns_32ns_32_7_full_dsp_1_U445 fadd_32ns_32ns_32_7_full_dsp_1_U743 fadd_32ns_32ns_32_7_full_dsp_1_U954 fadd_32ns_32ns_32_7_full_dsp_1_U446 fadd_32ns_32ns_32_7_full_dsp_1_U744 fadd_32ns_32ns_32_7_full_dsp_1_U447 fadd_32ns_32ns_32_7_full_dsp_1_U448 fadd_32ns_32ns_32_7_full_dsp_1_U745 fadd_32ns_32ns_32_7_full_dsp_1_U955 fadd_32ns_32ns_32_7_full_dsp_1_U1060 fadd_32ns_32ns_32_7_full_dsp_1_U449 fadd_32ns_32ns_32_7_full_dsp_1_U746 fadd_32ns_32ns_32_7_full_dsp_1_U450 fadd_32ns_32ns_32_7_full_dsp_1_U747 fadd_32ns_32ns_32_7_full_dsp_1_U956 fadd_32ns_32ns_32_7_full_dsp_1_U451 fadd_32ns_32ns_32_7_full_dsp_1_U748 fadd_32ns_32ns_32_7_full_dsp_1_U452 fadd_32ns_32ns_32_7_full_dsp_1_U453 fadd_32ns_32ns_32_7_full_dsp_1_U749 fadd_32ns_32ns_32_7_full_dsp_1_U957 fadd_32ns_32ns_32_7_full_dsp_1_U1061 fadd_32ns_32ns_32_7_full_dsp_1_U1113 fmul_32ns_32ns_32_4_max_dsp_1_U1376 fmul_32ns_32ns_32_4_max_dsp_1_U1377 fmul_32ns_32ns_32_4_max_dsp_1_U1834 fmul_32ns_32ns_32_4_max_dsp_1_U1378 fmul_32ns_32ns_32_4_max_dsp_1_U1379 fmul_32ns_32ns_32_4_max_dsp_1_U1835 fmul_32ns_32ns_32_4_max_dsp_1_U1380 fmul_32ns_32ns_32_4_max_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1382 fmul_32ns_32ns_32_4_max_dsp_1_U1383 fmul_32ns_32ns_32_4_max_dsp_1_U1384 fmul_32ns_32ns_32_4_max_dsp_1_U1385 fmul_32ns_32ns_32_4_max_dsp_1_U1836 fmul_32ns_32ns_32_4_max_dsp_1_U1386 fmul_32ns_32ns_32_4_max_dsp_1_U1387 fmul_32ns_32ns_32_4_max_dsp_1_U1837 fmul_32ns_32ns_32_4_max_dsp_1_U1388 fmul_32ns_32ns_32_4_max_dsp_1_U1389 fmul_32ns_32ns_32_4_max_dsp_1_U1838 fmul_32ns_32ns_32_4_max_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1391 fmul_32ns_32ns_32_4_max_dsp_1_U1392 fmul_32ns_32ns_32_4_max_dsp_1_U1393 fmul_32ns_32ns_32_4_max_dsp_1_U1394 fmul_32ns_32ns_32_4_max_dsp_1_U1395 fadd_32ns_32ns_32_7_full_dsp_1_U454 fadd_32ns_32ns_32_7_full_dsp_1_U750 fadd_32ns_32ns_32_7_full_dsp_1_U455 fadd_32ns_32ns_32_7_full_dsp_1_U751 fadd_32ns_32ns_32_7_full_dsp_1_U958 fadd_32ns_32ns_32_7_full_dsp_1_U456 fadd_32ns_32ns_32_7_full_dsp_1_U752 fadd_32ns_32ns_32_7_full_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U458 fadd_32ns_32ns_32_7_full_dsp_1_U753 fadd_32ns_32ns_32_7_full_dsp_1_U959 fadd_32ns_32ns_32_7_full_dsp_1_U1062 fadd_32ns_32ns_32_7_full_dsp_1_U459 fadd_32ns_32ns_32_7_full_dsp_1_U754 fadd_32ns_32ns_32_7_full_dsp_1_U460 fadd_32ns_32ns_32_7_full_dsp_1_U755 fadd_32ns_32ns_32_7_full_dsp_1_U960 fadd_32ns_32ns_32_7_full_dsp_1_U461 fadd_32ns_32ns_32_7_full_dsp_1_U756 fadd_32ns_32ns_32_7_full_dsp_1_U462 fadd_32ns_32ns_32_7_full_dsp_1_U463 fadd_32ns_32ns_32_7_full_dsp_1_U757 fadd_32ns_32ns_32_7_full_dsp_1_U961 fadd_32ns_32ns_32_7_full_dsp_1_U1063 fadd_32ns_32ns_32_7_full_dsp_1_U1114 fmul_32ns_32ns_32_4_max_dsp_1_U1396 fmul_32ns_32ns_32_4_max_dsp_1_U1397 fmul_32ns_32ns_32_4_max_dsp_1_U1839 fmul_32ns_32ns_32_4_max_dsp_1_U1398 fmul_32ns_32ns_32_4_max_dsp_1_U1399 fmul_32ns_32ns_32_4_max_dsp_1_U1840 fmul_32ns_32ns_32_4_max_dsp_1_U1400 fmul_32ns_32ns_32_4_max_dsp_1_U1401 fmul_32ns_32ns_32_4_max_dsp_1_U1402 fmul_32ns_32ns_32_4_max_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1404 fmul_32ns_32ns_32_4_max_dsp_1_U1405 fmul_32ns_32ns_32_4_max_dsp_1_U1841 fmul_32ns_32ns_32_4_max_dsp_1_U1406 fmul_32ns_32ns_32_4_max_dsp_1_U1407 fmul_32ns_32ns_32_4_max_dsp_1_U1842 fmul_32ns_32ns_32_4_max_dsp_1_U1408 fmul_32ns_32ns_32_4_max_dsp_1_U1409 fmul_32ns_32ns_32_4_max_dsp_1_U1843 fmul_32ns_32ns_32_4_max_dsp_1_U1410 fmul_32ns_32ns_32_4_max_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1412 fmul_32ns_32ns_32_4_max_dsp_1_U1413 fmul_32ns_32ns_32_4_max_dsp_1_U1414 fmul_32ns_32ns_32_4_max_dsp_1_U1415 fadd_32ns_32ns_32_7_full_dsp_1_U464 fadd_32ns_32ns_32_7_full_dsp_1_U758 fadd_32ns_32ns_32_7_full_dsp_1_U465 fadd_32ns_32ns_32_7_full_dsp_1_U759 fadd_32ns_32ns_32_7_full_dsp_1_U962 fadd_32ns_32ns_32_7_full_dsp_1_U466 fadd_32ns_32ns_32_7_full_dsp_1_U760 fadd_32ns_32ns_32_7_full_dsp_1_U467 fadd_32ns_32ns_32_7_full_dsp_1_U468 fadd_32ns_32ns_32_7_full_dsp_1_U761 fadd_32ns_32ns_32_7_full_dsp_1_U963 fadd_32ns_32ns_32_7_full_dsp_1_U1064 fadd_32ns_32ns_32_7_full_dsp_1_U469 fadd_32ns_32ns_32_7_full_dsp_1_U762 fadd_32ns_32ns_32_7_full_dsp_1_U470 fadd_32ns_32ns_32_7_full_dsp_1_U763 fadd_32ns_32ns_32_7_full_dsp_1_U964 fadd_32ns_32ns_32_7_full_dsp_1_U471 fadd_32ns_32ns_32_7_full_dsp_1_U764 fadd_32ns_32ns_32_7_full_dsp_1_U472 fadd_32ns_32ns_32_7_full_dsp_1_U473 fadd_32ns_32ns_32_7_full_dsp_1_U765 fadd_32ns_32ns_32_7_full_dsp_1_U965 fadd_32ns_32ns_32_7_full_dsp_1_U1065 fadd_32ns_32ns_32_7_full_dsp_1_U1115 fmul_32ns_32ns_32_4_max_dsp_1_U1416 fmul_32ns_32ns_32_4_max_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1844 fmul_32ns_32ns_32_4_max_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1419 fmul_32ns_32ns_32_4_max_dsp_1_U1845 fmul_32ns_32ns_32_4_max_dsp_1_U1420 fmul_32ns_32ns_32_4_max_dsp_1_U1421 fmul_32ns_32ns_32_4_max_dsp_1_U1422 fmul_32ns_32ns_32_4_max_dsp_1_U1423 fmul_32ns_32ns_32_4_max_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1425 fmul_32ns_32ns_32_4_max_dsp_1_U1846 fmul_32ns_32ns_32_4_max_dsp_1_U1426 fmul_32ns_32ns_32_4_max_dsp_1_U1427 fmul_32ns_32ns_32_4_max_dsp_1_U1847 fmul_32ns_32ns_32_4_max_dsp_1_U1428 fmul_32ns_32ns_32_4_max_dsp_1_U1429 fmul_32ns_32ns_32_4_max_dsp_1_U1848 fmul_32ns_32ns_32_4_max_dsp_1_U1430 fmul_32ns_32ns_32_4_max_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1432 fmul_32ns_32ns_32_4_max_dsp_1_U1433 fmul_32ns_32ns_32_4_max_dsp_1_U1434 fmul_32ns_32ns_32_4_max_dsp_1_U1435 fadd_32ns_32ns_32_7_full_dsp_1_U474 fadd_32ns_32ns_32_7_full_dsp_1_U766 fadd_32ns_32ns_32_7_full_dsp_1_U475 fadd_32ns_32ns_32_7_full_dsp_1_U767 fadd_32ns_32ns_32_7_full_dsp_1_U966 fadd_32ns_32ns_32_7_full_dsp_1_U476 fadd_32ns_32ns_32_7_full_dsp_1_U768 fadd_32ns_32ns_32_7_full_dsp_1_U477 fadd_32ns_32ns_32_7_full_dsp_1_U478 fadd_32ns_32ns_32_7_full_dsp_1_U769 fadd_32ns_32ns_32_7_full_dsp_1_U967 fadd_32ns_32ns_32_7_full_dsp_1_U1066 fadd_32ns_32ns_32_7_full_dsp_1_U479 fadd_32ns_32ns_32_7_full_dsp_1_U770 fadd_32ns_32ns_32_7_full_dsp_1_U480 fadd_32ns_32ns_32_7_full_dsp_1_U771 fadd_32ns_32ns_32_7_full_dsp_1_U968 fadd_32ns_32ns_32_7_full_dsp_1_U481 fadd_32ns_32ns_32_7_full_dsp_1_U772 fadd_32ns_32ns_32_7_full_dsp_1_U482 fadd_32ns_32ns_32_7_full_dsp_1_U483 fadd_32ns_32ns_32_7_full_dsp_1_U773 fadd_32ns_32ns_32_7_full_dsp_1_U969 fadd_32ns_32ns_32_7_full_dsp_1_U1067 fadd_32ns_32ns_32_7_full_dsp_1_U1116 fmul_32ns_32ns_32_4_max_dsp_1_U1436 fmul_32ns_32ns_32_4_max_dsp_1_U1437 fmul_32ns_32ns_32_4_max_dsp_1_U1849 fmul_32ns_32ns_32_4_max_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1439 fmul_32ns_32ns_32_4_max_dsp_1_U1850 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1445 fmul_32ns_32ns_32_4_max_dsp_1_U1851 fmul_32ns_32ns_32_4_max_dsp_1_U1446 fmul_32ns_32ns_32_4_max_dsp_1_U1447 fmul_32ns_32ns_32_4_max_dsp_1_U1852 fmul_32ns_32ns_32_4_max_dsp_1_U1448 fmul_32ns_32ns_32_4_max_dsp_1_U1449 fmul_32ns_32ns_32_4_max_dsp_1_U1853 fmul_32ns_32ns_32_4_max_dsp_1_U1450 fmul_32ns_32ns_32_4_max_dsp_1_U1451 fmul_32ns_32ns_32_4_max_dsp_1_U1452 fmul_32ns_32ns_32_4_max_dsp_1_U1453 fmul_32ns_32ns_32_4_max_dsp_1_U1454 fmul_32ns_32ns_32_4_max_dsp_1_U1455 fadd_32ns_32ns_32_7_full_dsp_1_U484 fadd_32ns_32ns_32_7_full_dsp_1_U774 fadd_32ns_32ns_32_7_full_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U775 fadd_32ns_32ns_32_7_full_dsp_1_U970 fadd_32ns_32ns_32_7_full_dsp_1_U486 fadd_32ns_32ns_32_7_full_dsp_1_U776 fadd_32ns_32ns_32_7_full_dsp_1_U487 fadd_32ns_32ns_32_7_full_dsp_1_U488 fadd_32ns_32ns_32_7_full_dsp_1_U777 fadd_32ns_32ns_32_7_full_dsp_1_U971 fadd_32ns_32ns_32_7_full_dsp_1_U1068 fadd_32ns_32ns_32_7_full_dsp_1_U489 fadd_32ns_32ns_32_7_full_dsp_1_U778 fadd_32ns_32ns_32_7_full_dsp_1_U490 fadd_32ns_32ns_32_7_full_dsp_1_U779 fadd_32ns_32ns_32_7_full_dsp_1_U972 fadd_32ns_32ns_32_7_full_dsp_1_U491 fadd_32ns_32ns_32_7_full_dsp_1_U780 fadd_32ns_32ns_32_7_full_dsp_1_U492 fadd_32ns_32ns_32_7_full_dsp_1_U493 fadd_32ns_32ns_32_7_full_dsp_1_U781 fadd_32ns_32ns_32_7_full_dsp_1_U973 fadd_32ns_32ns_32_7_full_dsp_1_U1069 fadd_32ns_32ns_32_7_full_dsp_1_U1117 fmul_32ns_32ns_32_4_max_dsp_1_U1456 fmul_32ns_32ns_32_4_max_dsp_1_U1457 fmul_32ns_32ns_32_4_max_dsp_1_U1854 fmul_32ns_32ns_32_4_max_dsp_1_U1458 fmul_32ns_32ns_32_4_max_dsp_1_U1459 fmul_32ns_32ns_32_4_max_dsp_1_U1855 fmul_32ns_32ns_32_4_max_dsp_1_U1460 fmul_32ns_32ns_32_4_max_dsp_1_U1461 fmul_32ns_32ns_32_4_max_dsp_1_U1462 fmul_32ns_32ns_32_4_max_dsp_1_U1463 fmul_32ns_32ns_32_4_max_dsp_1_U1464 fmul_32ns_32ns_32_4_max_dsp_1_U1465 fmul_32ns_32ns_32_4_max_dsp_1_U1856 fmul_32ns_32ns_32_4_max_dsp_1_U1466 fmul_32ns_32ns_32_4_max_dsp_1_U1467 fmul_32ns_32ns_32_4_max_dsp_1_U1857 fmul_32ns_32ns_32_4_max_dsp_1_U1468 fmul_32ns_32ns_32_4_max_dsp_1_U1469 fmul_32ns_32ns_32_4_max_dsp_1_U1858 fmul_32ns_32ns_32_4_max_dsp_1_U1470 fmul_32ns_32ns_32_4_max_dsp_1_U1471 fmul_32ns_32ns_32_4_max_dsp_1_U1472 fmul_32ns_32ns_32_4_max_dsp_1_U1473 fmul_32ns_32ns_32_4_max_dsp_1_U1474 fmul_32ns_32ns_32_4_max_dsp_1_U1475 fadd_32ns_32ns_32_7_full_dsp_1_U494 fadd_32ns_32ns_32_7_full_dsp_1_U782 fadd_32ns_32ns_32_7_full_dsp_1_U495 fadd_32ns_32ns_32_7_full_dsp_1_U783 fadd_32ns_32ns_32_7_full_dsp_1_U974 fadd_32ns_32ns_32_7_full_dsp_1_U496 fadd_32ns_32ns_32_7_full_dsp_1_U784 fadd_32ns_32ns_32_7_full_dsp_1_U497 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U785 fadd_32ns_32ns_32_7_full_dsp_1_U975 fadd_32ns_32ns_32_7_full_dsp_1_U1070 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U786 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U787 fadd_32ns_32ns_32_7_full_dsp_1_U976 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U788 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U789 fadd_32ns_32ns_32_7_full_dsp_1_U977 fadd_32ns_32ns_32_7_full_dsp_1_U1071 fadd_32ns_32ns_32_7_full_dsp_1_U1118 fmul_32ns_32ns_32_4_max_dsp_1_U1476 fmul_32ns_32ns_32_4_max_dsp_1_U1477 fmul_32ns_32ns_32_4_max_dsp_1_U1859 fmul_32ns_32ns_32_4_max_dsp_1_U1478 fmul_32ns_32ns_32_4_max_dsp_1_U1479 fmul_32ns_32ns_32_4_max_dsp_1_U1860 fmul_32ns_32ns_32_4_max_dsp_1_U1480 fmul_32ns_32ns_32_4_max_dsp_1_U1481 fmul_32ns_32ns_32_4_max_dsp_1_U1482 fmul_32ns_32ns_32_4_max_dsp_1_U1483 fmul_32ns_32ns_32_4_max_dsp_1_U1484 fmul_32ns_32ns_32_4_max_dsp_1_U1485 fmul_32ns_32ns_32_4_max_dsp_1_U1861 fmul_32ns_32ns_32_4_max_dsp_1_U1486 fmul_32ns_32ns_32_4_max_dsp_1_U1487 fmul_32ns_32ns_32_4_max_dsp_1_U1862 fmul_32ns_32ns_32_4_max_dsp_1_U1488 fmul_32ns_32ns_32_4_max_dsp_1_U1489 fmul_32ns_32ns_32_4_max_dsp_1_U1863 fmul_32ns_32ns_32_4_max_dsp_1_U1490 fmul_32ns_32ns_32_4_max_dsp_1_U1491 fmul_32ns_32ns_32_4_max_dsp_1_U1492 fmul_32ns_32ns_32_4_max_dsp_1_U1493 fmul_32ns_32ns_32_4_max_dsp_1_U1494 fmul_32ns_32ns_32_4_max_dsp_1_U1495 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U790 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U791 fadd_32ns_32ns_32_7_full_dsp_1_U978 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U792 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U793 fadd_32ns_32ns_32_7_full_dsp_1_U979 fadd_32ns_32ns_32_7_full_dsp_1_U1072 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U794 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U795 fadd_32ns_32ns_32_7_full_dsp_1_U980 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U796 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U797 fadd_32ns_32ns_32_7_full_dsp_1_U981 fadd_32ns_32ns_32_7_full_dsp_1_U1073 fadd_32ns_32ns_32_7_full_dsp_1_U1119 fmul_32ns_32ns_32_4_max_dsp_1_U1496 fmul_32ns_32ns_32_4_max_dsp_1_U1497 fmul_32ns_32ns_32_4_max_dsp_1_U1864 fmul_32ns_32ns_32_4_max_dsp_1_U1498 fmul_32ns_32ns_32_4_max_dsp_1_U1499 fmul_32ns_32ns_32_4_max_dsp_1_U1865 fmul_32ns_32ns_32_4_max_dsp_1_U1500 fmul_32ns_32ns_32_4_max_dsp_1_U1501 fmul_32ns_32ns_32_4_max_dsp_1_U1502 fmul_32ns_32ns_32_4_max_dsp_1_U1503 fmul_32ns_32ns_32_4_max_dsp_1_U1504 fmul_32ns_32ns_32_4_max_dsp_1_U1505 fmul_32ns_32ns_32_4_max_dsp_1_U1866 fmul_32ns_32ns_32_4_max_dsp_1_U1506 fmul_32ns_32ns_32_4_max_dsp_1_U1507 fmul_32ns_32ns_32_4_max_dsp_1_U1867 fmul_32ns_32ns_32_4_max_dsp_1_U1508 fmul_32ns_32ns_32_4_max_dsp_1_U1509 fmul_32ns_32ns_32_4_max_dsp_1_U1868 fmul_32ns_32ns_32_4_max_dsp_1_U1510 fmul_32ns_32ns_32_4_max_dsp_1_U1511 fmul_32ns_32ns_32_4_max_dsp_1_U1512 fmul_32ns_32ns_32_4_max_dsp_1_U1513 fmul_32ns_32ns_32_4_max_dsp_1_U1514 fmul_32ns_32ns_32_4_max_dsp_1_U1515 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U798 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U799 fadd_32ns_32ns_32_7_full_dsp_1_U982 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U800 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U801 fadd_32ns_32ns_32_7_full_dsp_1_U983 fadd_32ns_32ns_32_7_full_dsp_1_U1074 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U802 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U803 fadd_32ns_32ns_32_7_full_dsp_1_U984 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U804 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U805 fadd_32ns_32ns_32_7_full_dsp_1_U985 fadd_32ns_32ns_32_7_full_dsp_1_U1075 fadd_32ns_32ns_32_7_full_dsp_1_U1120 fmul_32ns_32ns_32_4_max_dsp_1_U1516 fmul_32ns_32ns_32_4_max_dsp_1_U1517 fmul_32ns_32ns_32_4_max_dsp_1_U1869 fmul_32ns_32ns_32_4_max_dsp_1_U1518 fmul_32ns_32ns_32_4_max_dsp_1_U1519 fmul_32ns_32ns_32_4_max_dsp_1_U1870 fmul_32ns_32ns_32_4_max_dsp_1_U1520 fmul_32ns_32ns_32_4_max_dsp_1_U1521 fmul_32ns_32ns_32_4_max_dsp_1_U1522 fmul_32ns_32ns_32_4_max_dsp_1_U1523 fmul_32ns_32ns_32_4_max_dsp_1_U1524 fmul_32ns_32ns_32_4_max_dsp_1_U1525 fmul_32ns_32ns_32_4_max_dsp_1_U1871 fmul_32ns_32ns_32_4_max_dsp_1_U1526 fmul_32ns_32ns_32_4_max_dsp_1_U1527 fmul_32ns_32ns_32_4_max_dsp_1_U1872 fmul_32ns_32ns_32_4_max_dsp_1_U1528 fmul_32ns_32ns_32_4_max_dsp_1_U1529 fmul_32ns_32ns_32_4_max_dsp_1_U1873 fmul_32ns_32ns_32_4_max_dsp_1_U1530 fmul_32ns_32ns_32_4_max_dsp_1_U1531 fmul_32ns_32ns_32_4_max_dsp_1_U1532 fmul_32ns_32ns_32_4_max_dsp_1_U1533 fmul_32ns_32ns_32_4_max_dsp_1_U1534 fmul_32ns_32ns_32_4_max_dsp_1_U1535 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U806 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U807 fadd_32ns_32ns_32_7_full_dsp_1_U986 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U808 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U809 fadd_32ns_32ns_32_7_full_dsp_1_U987 fadd_32ns_32ns_32_7_full_dsp_1_U1076 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U810 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U811 fadd_32ns_32ns_32_7_full_dsp_1_U988 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U812 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U813 fadd_32ns_32ns_32_7_full_dsp_1_U989 fadd_32ns_32ns_32_7_full_dsp_1_U1077 fadd_32ns_32ns_32_7_full_dsp_1_U1121 fmul_32ns_32ns_32_4_max_dsp_1_U1536 fmul_32ns_32ns_32_4_max_dsp_1_U1537 fmul_32ns_32ns_32_4_max_dsp_1_U1874 fmul_32ns_32ns_32_4_max_dsp_1_U1538 fmul_32ns_32ns_32_4_max_dsp_1_U1539 fmul_32ns_32ns_32_4_max_dsp_1_U1875 fmul_32ns_32ns_32_4_max_dsp_1_U1540 fmul_32ns_32ns_32_4_max_dsp_1_U1541 fmul_32ns_32ns_32_4_max_dsp_1_U1542 fmul_32ns_32ns_32_4_max_dsp_1_U1543 fmul_32ns_32ns_32_4_max_dsp_1_U1544 fmul_32ns_32ns_32_4_max_dsp_1_U1545 fmul_32ns_32ns_32_4_max_dsp_1_U1876 fmul_32ns_32ns_32_4_max_dsp_1_U1546 fmul_32ns_32ns_32_4_max_dsp_1_U1547 fmul_32ns_32ns_32_4_max_dsp_1_U1877 fmul_32ns_32ns_32_4_max_dsp_1_U1548 fmul_32ns_32ns_32_4_max_dsp_1_U1549 fmul_32ns_32ns_32_4_max_dsp_1_U1878 fmul_32ns_32ns_32_4_max_dsp_1_U1550 fmul_32ns_32ns_32_4_max_dsp_1_U1551 fmul_32ns_32ns_32_4_max_dsp_1_U1552 fmul_32ns_32ns_32_4_max_dsp_1_U1553 fmul_32ns_32ns_32_4_max_dsp_1_U1554 fmul_32ns_32ns_32_4_max_dsp_1_U1555 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U814 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U815 fadd_32ns_32ns_32_7_full_dsp_1_U990 fadd_32ns_32ns_32_7_full_dsp_1_U536 fadd_32ns_32ns_32_7_full_dsp_1_U816 fadd_32ns_32ns_32_7_full_dsp_1_U537 fadd_32ns_32ns_32_7_full_dsp_1_U538 fadd_32ns_32ns_32_7_full_dsp_1_U817 fadd_32ns_32ns_32_7_full_dsp_1_U991 fadd_32ns_32ns_32_7_full_dsp_1_U1078 fadd_32ns_32ns_32_7_full_dsp_1_U539 fadd_32ns_32ns_32_7_full_dsp_1_U818 fadd_32ns_32ns_32_7_full_dsp_1_U540 fadd_32ns_32ns_32_7_full_dsp_1_U819 fadd_32ns_32ns_32_7_full_dsp_1_U992 fadd_32ns_32ns_32_7_full_dsp_1_U541 fadd_32ns_32ns_32_7_full_dsp_1_U820 fadd_32ns_32ns_32_7_full_dsp_1_U542 fadd_32ns_32ns_32_7_full_dsp_1_U543 fadd_32ns_32ns_32_7_full_dsp_1_U821 fadd_32ns_32ns_32_7_full_dsp_1_U993 fadd_32ns_32ns_32_7_full_dsp_1_U1079 fadd_32ns_32ns_32_7_full_dsp_1_U1122 fmul_32ns_32ns_32_4_max_dsp_1_U1556 fmul_32ns_32ns_32_4_max_dsp_1_U1557 fmul_32ns_32ns_32_4_max_dsp_1_U1879 fmul_32ns_32ns_32_4_max_dsp_1_U1558 fmul_32ns_32ns_32_4_max_dsp_1_U1559 fmul_32ns_32ns_32_4_max_dsp_1_U1880 fmul_32ns_32ns_32_4_max_dsp_1_U1560 fmul_32ns_32ns_32_4_max_dsp_1_U1561 fmul_32ns_32ns_32_4_max_dsp_1_U1562 fmul_32ns_32ns_32_4_max_dsp_1_U1563 fmul_32ns_32ns_32_4_max_dsp_1_U1564 fmul_32ns_32ns_32_4_max_dsp_1_U1565 fmul_32ns_32ns_32_4_max_dsp_1_U1881 fmul_32ns_32ns_32_4_max_dsp_1_U1566 fmul_32ns_32ns_32_4_max_dsp_1_U1567 fmul_32ns_32ns_32_4_max_dsp_1_U1882 fmul_32ns_32ns_32_4_max_dsp_1_U1568 fmul_32ns_32ns_32_4_max_dsp_1_U1569 fmul_32ns_32ns_32_4_max_dsp_1_U1883 fmul_32ns_32ns_32_4_max_dsp_1_U1570 fmul_32ns_32ns_32_4_max_dsp_1_U1571 fmul_32ns_32ns_32_4_max_dsp_1_U1572 fmul_32ns_32ns_32_4_max_dsp_1_U1573 fmul_32ns_32ns_32_4_max_dsp_1_U1574 fmul_32ns_32ns_32_4_max_dsp_1_U1575 fadd_32ns_32ns_32_7_full_dsp_1_U544 fadd_32ns_32ns_32_7_full_dsp_1_U822 fadd_32ns_32ns_32_7_full_dsp_1_U545 fadd_32ns_32ns_32_7_full_dsp_1_U823 fadd_32ns_32ns_32_7_full_dsp_1_U994 fadd_32ns_32ns_32_7_full_dsp_1_U546 fadd_32ns_32ns_32_7_full_dsp_1_U824 fadd_32ns_32ns_32_7_full_dsp_1_U547 fadd_32ns_32ns_32_7_full_dsp_1_U548 fadd_32ns_32ns_32_7_full_dsp_1_U825 fadd_32ns_32ns_32_7_full_dsp_1_U995 fadd_32ns_32ns_32_7_full_dsp_1_U1080 fadd_32ns_32ns_32_7_full_dsp_1_U549 fadd_32ns_32ns_32_7_full_dsp_1_U826 fadd_32ns_32ns_32_7_full_dsp_1_U550 fadd_32ns_32ns_32_7_full_dsp_1_U827 fadd_32ns_32ns_32_7_full_dsp_1_U996 fadd_32ns_32ns_32_7_full_dsp_1_U551 fadd_32ns_32ns_32_7_full_dsp_1_U828 fadd_32ns_32ns_32_7_full_dsp_1_U552 fadd_32ns_32ns_32_7_full_dsp_1_U553 fadd_32ns_32ns_32_7_full_dsp_1_U829 fadd_32ns_32ns_32_7_full_dsp_1_U997 fadd_32ns_32ns_32_7_full_dsp_1_U1081 fadd_32ns_32ns_32_7_full_dsp_1_U1123 fmul_32ns_32ns_32_4_max_dsp_1_U1576 fmul_32ns_32ns_32_4_max_dsp_1_U1577 fmul_32ns_32ns_32_4_max_dsp_1_U1884 fmul_32ns_32ns_32_4_max_dsp_1_U1578 fmul_32ns_32ns_32_4_max_dsp_1_U1579 fmul_32ns_32ns_32_4_max_dsp_1_U1885 fmul_32ns_32ns_32_4_max_dsp_1_U1580 fmul_32ns_32ns_32_4_max_dsp_1_U1581 fmul_32ns_32ns_32_4_max_dsp_1_U1582 fmul_32ns_32ns_32_4_max_dsp_1_U1583 fmul_32ns_32ns_32_4_max_dsp_1_U1584 fmul_32ns_32ns_32_4_max_dsp_1_U1585 fmul_32ns_32ns_32_4_max_dsp_1_U1886 fmul_32ns_32ns_32_4_max_dsp_1_U1586 fmul_32ns_32ns_32_4_max_dsp_1_U1587 fmul_32ns_32ns_32_4_max_dsp_1_U1887 fmul_32ns_32ns_32_4_max_dsp_1_U1588 fmul_32ns_32ns_32_4_max_dsp_1_U1589 fmul_32ns_32ns_32_4_max_dsp_1_U1888 fmul_32ns_32ns_32_4_max_dsp_1_U1590 fmul_32ns_32ns_32_4_max_dsp_1_U1591 fmul_32ns_32ns_32_4_max_dsp_1_U1592 fmul_32ns_32ns_32_4_max_dsp_1_U1593 fmul_32ns_32ns_32_4_max_dsp_1_U1594 fmul_32ns_32ns_32_4_max_dsp_1_U1595 fadd_32ns_32ns_32_7_full_dsp_1_U554 fadd_32ns_32ns_32_7_full_dsp_1_U830 fadd_32ns_32ns_32_7_full_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U831 fadd_32ns_32ns_32_7_full_dsp_1_U998 fadd_32ns_32ns_32_7_full_dsp_1_U556 fadd_32ns_32ns_32_7_full_dsp_1_U832 fadd_32ns_32ns_32_7_full_dsp_1_U557 fadd_32ns_32ns_32_7_full_dsp_1_U558 fadd_32ns_32ns_32_7_full_dsp_1_U833 fadd_32ns_32ns_32_7_full_dsp_1_U999 fadd_32ns_32ns_32_7_full_dsp_1_U1082 fadd_32ns_32ns_32_7_full_dsp_1_U559 fadd_32ns_32ns_32_7_full_dsp_1_U834 fadd_32ns_32ns_32_7_full_dsp_1_U560 fadd_32ns_32ns_32_7_full_dsp_1_U835 fadd_32ns_32ns_32_7_full_dsp_1_U1000 fadd_32ns_32ns_32_7_full_dsp_1_U561 fadd_32ns_32ns_32_7_full_dsp_1_U836 fadd_32ns_32ns_32_7_full_dsp_1_U562 fadd_32ns_32ns_32_7_full_dsp_1_U563 fadd_32ns_32ns_32_7_full_dsp_1_U837 fadd_32ns_32ns_32_7_full_dsp_1_U1001 fadd_32ns_32ns_32_7_full_dsp_1_U1083 fadd_32ns_32ns_32_7_full_dsp_1_U1124 fmul_32ns_32ns_32_4_max_dsp_1_U1596 fmul_32ns_32ns_32_4_max_dsp_1_U1597 fmul_32ns_32ns_32_4_max_dsp_1_U1889 fmul_32ns_32ns_32_4_max_dsp_1_U1598 fmul_32ns_32ns_32_4_max_dsp_1_U1599 fmul_32ns_32ns_32_4_max_dsp_1_U1890 fmul_32ns_32ns_32_4_max_dsp_1_U1600 fmul_32ns_32ns_32_4_max_dsp_1_U1601 fmul_32ns_32ns_32_4_max_dsp_1_U1602 fmul_32ns_32ns_32_4_max_dsp_1_U1603 fmul_32ns_32ns_32_4_max_dsp_1_U1604 fmul_32ns_32ns_32_4_max_dsp_1_U1605 fmul_32ns_32ns_32_4_max_dsp_1_U1891 fmul_32ns_32ns_32_4_max_dsp_1_U1606 fmul_32ns_32ns_32_4_max_dsp_1_U1607 fmul_32ns_32ns_32_4_max_dsp_1_U1892 fmul_32ns_32ns_32_4_max_dsp_1_U1608 fmul_32ns_32ns_32_4_max_dsp_1_U1609 fmul_32ns_32ns_32_4_max_dsp_1_U1893 fmul_32ns_32ns_32_4_max_dsp_1_U1610 fmul_32ns_32ns_32_4_max_dsp_1_U1611 fmul_32ns_32ns_32_4_max_dsp_1_U1612 fmul_32ns_32ns_32_4_max_dsp_1_U1613 fmul_32ns_32ns_32_4_max_dsp_1_U1614 fmul_32ns_32ns_32_4_max_dsp_1_U1615 fadd_32ns_32ns_32_7_full_dsp_1_U564 fadd_32ns_32ns_32_7_full_dsp_1_U838 fadd_32ns_32ns_32_7_full_dsp_1_U565 fadd_32ns_32ns_32_7_full_dsp_1_U839 fadd_32ns_32ns_32_7_full_dsp_1_U1002 fadd_32ns_32ns_32_7_full_dsp_1_U566 fadd_32ns_32ns_32_7_full_dsp_1_U840 fadd_32ns_32ns_32_7_full_dsp_1_U567 fadd_32ns_32ns_32_7_full_dsp_1_U568 fadd_32ns_32ns_32_7_full_dsp_1_U841 fadd_32ns_32ns_32_7_full_dsp_1_U1003 fadd_32ns_32ns_32_7_full_dsp_1_U1084 fadd_32ns_32ns_32_7_full_dsp_1_U569 fadd_32ns_32ns_32_7_full_dsp_1_U842 fadd_32ns_32ns_32_7_full_dsp_1_U570 fadd_32ns_32ns_32_7_full_dsp_1_U843 fadd_32ns_32ns_32_7_full_dsp_1_U1004 fadd_32ns_32ns_32_7_full_dsp_1_U571 fadd_32ns_32ns_32_7_full_dsp_1_U844 fadd_32ns_32ns_32_7_full_dsp_1_U572 fadd_32ns_32ns_32_7_full_dsp_1_U573 fadd_32ns_32ns_32_7_full_dsp_1_U845 fadd_32ns_32ns_32_7_full_dsp_1_U1005 fadd_32ns_32ns_32_7_full_dsp_1_U1085 fadd_32ns_32ns_32_7_full_dsp_1_U1125 fmul_32ns_32ns_32_4_max_dsp_1_U1616 fmul_32ns_32ns_32_4_max_dsp_1_U1617 fmul_32ns_32ns_32_4_max_dsp_1_U1894 fmul_32ns_32ns_32_4_max_dsp_1_U1618 fmul_32ns_32ns_32_4_max_dsp_1_U1619 fmul_32ns_32ns_32_4_max_dsp_1_U1895 fmul_32ns_32ns_32_4_max_dsp_1_U1620 fmul_32ns_32ns_32_4_max_dsp_1_U1621 fmul_32ns_32ns_32_4_max_dsp_1_U1622 fmul_32ns_32ns_32_4_max_dsp_1_U1623 fmul_32ns_32ns_32_4_max_dsp_1_U1624 fmul_32ns_32ns_32_4_max_dsp_1_U1625 fmul_32ns_32ns_32_4_max_dsp_1_U1896 fmul_32ns_32ns_32_4_max_dsp_1_U1626 fmul_32ns_32ns_32_4_max_dsp_1_U1627 fmul_32ns_32ns_32_4_max_dsp_1_U1897 fmul_32ns_32ns_32_4_max_dsp_1_U1628 fmul_32ns_32ns_32_4_max_dsp_1_U1629 fmul_32ns_32ns_32_4_max_dsp_1_U1898 fmul_32ns_32ns_32_4_max_dsp_1_U1630 fmul_32ns_32ns_32_4_max_dsp_1_U1631 fmul_32ns_32ns_32_4_max_dsp_1_U1632 fmul_32ns_32ns_32_4_max_dsp_1_U1633 fmul_32ns_32ns_32_4_max_dsp_1_U1634 fmul_32ns_32ns_32_4_max_dsp_1_U1635 fadd_32ns_32ns_32_7_full_dsp_1_U574 fadd_32ns_32ns_32_7_full_dsp_1_U846 fadd_32ns_32ns_32_7_full_dsp_1_U575 fadd_32ns_32ns_32_7_full_dsp_1_U847 fadd_32ns_32ns_32_7_full_dsp_1_U1006 fadd_32ns_32ns_32_7_full_dsp_1_U576 fadd_32ns_32ns_32_7_full_dsp_1_U848 fadd_32ns_32ns_32_7_full_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U578 fadd_32ns_32ns_32_7_full_dsp_1_U849 fadd_32ns_32ns_32_7_full_dsp_1_U1007 fadd_32ns_32ns_32_7_full_dsp_1_U1086 fadd_32ns_32ns_32_7_full_dsp_1_U579 fadd_32ns_32ns_32_7_full_dsp_1_U850 fadd_32ns_32ns_32_7_full_dsp_1_U580 fadd_32ns_32ns_32_7_full_dsp_1_U851 fadd_32ns_32ns_32_7_full_dsp_1_U1008 fadd_32ns_32ns_32_7_full_dsp_1_U581 fadd_32ns_32ns_32_7_full_dsp_1_U852 fadd_32ns_32ns_32_7_full_dsp_1_U582 fadd_32ns_32ns_32_7_full_dsp_1_U583 fadd_32ns_32ns_32_7_full_dsp_1_U853 fadd_32ns_32ns_32_7_full_dsp_1_U1009 fadd_32ns_32ns_32_7_full_dsp_1_U1087 fadd_32ns_32ns_32_7_full_dsp_1_U1126 fmul_32ns_32ns_32_4_max_dsp_1_U1636 fmul_32ns_32ns_32_4_max_dsp_1_U1637 fmul_32ns_32ns_32_4_max_dsp_1_U1899 fmul_32ns_32ns_32_4_max_dsp_1_U1638 fmul_32ns_32ns_32_4_max_dsp_1_U1639 fmul_32ns_32ns_32_4_max_dsp_1_U1900 fmul_32ns_32ns_32_4_max_dsp_1_U1640 fmul_32ns_32ns_32_4_max_dsp_1_U1641 fmul_32ns_32ns_32_4_max_dsp_1_U1642 fmul_32ns_32ns_32_4_max_dsp_1_U1643 fmul_32ns_32ns_32_4_max_dsp_1_U1644 fmul_32ns_32ns_32_4_max_dsp_1_U1645 fmul_32ns_32ns_32_4_max_dsp_1_U1901 fmul_32ns_32ns_32_4_max_dsp_1_U1646 fmul_32ns_32ns_32_4_max_dsp_1_U1647 fmul_32ns_32ns_32_4_max_dsp_1_U1902 fmul_32ns_32ns_32_4_max_dsp_1_U1648 fmul_32ns_32ns_32_4_max_dsp_1_U1649 fmul_32ns_32ns_32_4_max_dsp_1_U1903 fmul_32ns_32ns_32_4_max_dsp_1_U1650 fmul_32ns_32ns_32_4_max_dsp_1_U1651 fmul_32ns_32ns_32_4_max_dsp_1_U1652 fmul_32ns_32ns_32_4_max_dsp_1_U1653 fmul_32ns_32ns_32_4_max_dsp_1_U1654 fmul_32ns_32ns_32_4_max_dsp_1_U1655 fadd_32ns_32ns_32_7_full_dsp_1_U584 fadd_32ns_32ns_32_7_full_dsp_1_U854 fadd_32ns_32ns_32_7_full_dsp_1_U585 fadd_32ns_32ns_32_7_full_dsp_1_U855 fadd_32ns_32ns_32_7_full_dsp_1_U1010 fadd_32ns_32ns_32_7_full_dsp_1_U586 fadd_32ns_32ns_32_7_full_dsp_1_U856 fadd_32ns_32ns_32_7_full_dsp_1_U587 fadd_32ns_32ns_32_7_full_dsp_1_U588 fadd_32ns_32ns_32_7_full_dsp_1_U857 fadd_32ns_32ns_32_7_full_dsp_1_U1011 fadd_32ns_32ns_32_7_full_dsp_1_U1088 fadd_32ns_32ns_32_7_full_dsp_1_U589 fadd_32ns_32ns_32_7_full_dsp_1_U858 fadd_32ns_32ns_32_7_full_dsp_1_U590 fadd_32ns_32ns_32_7_full_dsp_1_U859 fadd_32ns_32ns_32_7_full_dsp_1_U1012 fadd_32ns_32ns_32_7_full_dsp_1_U591 fadd_32ns_32ns_32_7_full_dsp_1_U860 fadd_32ns_32ns_32_7_full_dsp_1_U592 fadd_32ns_32ns_32_7_full_dsp_1_U593 fadd_32ns_32ns_32_7_full_dsp_1_U861 fadd_32ns_32ns_32_7_full_dsp_1_U1013 fadd_32ns_32ns_32_7_full_dsp_1_U1089 fadd_32ns_32ns_32_7_full_dsp_1_U1127 fmul_32ns_32ns_32_4_max_dsp_1_U1656 fmul_32ns_32ns_32_4_max_dsp_1_U1657 fmul_32ns_32ns_32_4_max_dsp_1_U1904 fmul_32ns_32ns_32_4_max_dsp_1_U1658 fmul_32ns_32ns_32_4_max_dsp_1_U1659 fmul_32ns_32ns_32_4_max_dsp_1_U1905 fmul_32ns_32ns_32_4_max_dsp_1_U1660 fmul_32ns_32ns_32_4_max_dsp_1_U1661 fmul_32ns_32ns_32_4_max_dsp_1_U1662 fmul_32ns_32ns_32_4_max_dsp_1_U1663 fmul_32ns_32ns_32_4_max_dsp_1_U1664 fmul_32ns_32ns_32_4_max_dsp_1_U1665 fmul_32ns_32ns_32_4_max_dsp_1_U1906 fmul_32ns_32ns_32_4_max_dsp_1_U1666 fmul_32ns_32ns_32_4_max_dsp_1_U1667 fmul_32ns_32ns_32_4_max_dsp_1_U1907 fmul_32ns_32ns_32_4_max_dsp_1_U1668 fmul_32ns_32ns_32_4_max_dsp_1_U1669 fmul_32ns_32ns_32_4_max_dsp_1_U1908 fmul_32ns_32ns_32_4_max_dsp_1_U1670 fmul_32ns_32ns_32_4_max_dsp_1_U1671 fmul_32ns_32ns_32_4_max_dsp_1_U1672 fmul_32ns_32ns_32_4_max_dsp_1_U1673 fmul_32ns_32ns_32_4_max_dsp_1_U1674 fmul_32ns_32ns_32_4_max_dsp_1_U1675 fadd_32ns_32ns_32_7_full_dsp_1_U594 fadd_32ns_32ns_32_7_full_dsp_1_U862 fadd_32ns_32ns_32_7_full_dsp_1_U595 fadd_32ns_32ns_32_7_full_dsp_1_U863 fadd_32ns_32ns_32_7_full_dsp_1_U1014 fadd_32ns_32ns_32_7_full_dsp_1_U596 fadd_32ns_32ns_32_7_full_dsp_1_U864 fadd_32ns_32ns_32_7_full_dsp_1_U597 fadd_32ns_32ns_32_7_full_dsp_1_U598 fadd_32ns_32ns_32_7_full_dsp_1_U865 fadd_32ns_32ns_32_7_full_dsp_1_U1015 fadd_32ns_32ns_32_7_full_dsp_1_U1090 fadd_32ns_32ns_32_7_full_dsp_1_U599 fadd_32ns_32ns_32_7_full_dsp_1_U866 fadd_32ns_32ns_32_7_full_dsp_1_U600 fadd_32ns_32ns_32_7_full_dsp_1_U867 fadd_32ns_32ns_32_7_full_dsp_1_U1016 fadd_32ns_32ns_32_7_full_dsp_1_U601 fadd_32ns_32ns_32_7_full_dsp_1_U868 fadd_32ns_32ns_32_7_full_dsp_1_U602 fadd_32ns_32ns_32_7_full_dsp_1_U603 fadd_32ns_32ns_32_7_full_dsp_1_U869 fadd_32ns_32ns_32_7_full_dsp_1_U1017 fadd_32ns_32ns_32_7_full_dsp_1_U1091 fadd_32ns_32ns_32_7_full_dsp_1_U1128 fmul_32ns_32ns_32_4_max_dsp_1_U1676 fmul_32ns_32ns_32_4_max_dsp_1_U1677 fmul_32ns_32ns_32_4_max_dsp_1_U1909 fmul_32ns_32ns_32_4_max_dsp_1_U1678 fmul_32ns_32ns_32_4_max_dsp_1_U1679 fmul_32ns_32ns_32_4_max_dsp_1_U1910 fmul_32ns_32ns_32_4_max_dsp_1_U1680 fmul_32ns_32ns_32_4_max_dsp_1_U1681 fmul_32ns_32ns_32_4_max_dsp_1_U1682 fmul_32ns_32ns_32_4_max_dsp_1_U1683 fmul_32ns_32ns_32_4_max_dsp_1_U1684 fmul_32ns_32ns_32_4_max_dsp_1_U1685 fmul_32ns_32ns_32_4_max_dsp_1_U1911 fmul_32ns_32ns_32_4_max_dsp_1_U1686 fmul_32ns_32ns_32_4_max_dsp_1_U1687 fmul_32ns_32ns_32_4_max_dsp_1_U1912 fmul_32ns_32ns_32_4_max_dsp_1_U1688 fmul_32ns_32ns_32_4_max_dsp_1_U1689 fmul_32ns_32ns_32_4_max_dsp_1_U1913 fmul_32ns_32ns_32_4_max_dsp_1_U1690 fmul_32ns_32ns_32_4_max_dsp_1_U1691 fmul_32ns_32ns_32_4_max_dsp_1_U1692 fmul_32ns_32ns_32_4_max_dsp_1_U1693 fmul_32ns_32ns_32_4_max_dsp_1_U1694 fmul_32ns_32ns_32_4_max_dsp_1_U1695 fadd_32ns_32ns_32_7_full_dsp_1_U604 fadd_32ns_32ns_32_7_full_dsp_1_U870 fadd_32ns_32ns_32_7_full_dsp_1_U605 fadd_32ns_32ns_32_7_full_dsp_1_U871 fadd_32ns_32ns_32_7_full_dsp_1_U1018 fadd_32ns_32ns_32_7_full_dsp_1_U606 fadd_32ns_32ns_32_7_full_dsp_1_U872 fadd_32ns_32ns_32_7_full_dsp_1_U607 fadd_32ns_32ns_32_7_full_dsp_1_U608 fadd_32ns_32ns_32_7_full_dsp_1_U873 fadd_32ns_32ns_32_7_full_dsp_1_U1019 fadd_32ns_32ns_32_7_full_dsp_1_U1092 fadd_32ns_32ns_32_7_full_dsp_1_U609 fadd_32ns_32ns_32_7_full_dsp_1_U874 fadd_32ns_32ns_32_7_full_dsp_1_U610 fadd_32ns_32ns_32_7_full_dsp_1_U875 fadd_32ns_32ns_32_7_full_dsp_1_U1020 fadd_32ns_32ns_32_7_full_dsp_1_U611 fadd_32ns_32ns_32_7_full_dsp_1_U876 fadd_32ns_32ns_32_7_full_dsp_1_U612 fadd_32ns_32ns_32_7_full_dsp_1_U613 fadd_32ns_32ns_32_7_full_dsp_1_U877 fadd_32ns_32ns_32_7_full_dsp_1_U1021 fadd_32ns_32ns_32_7_full_dsp_1_U1093 fadd_32ns_32ns_32_7_full_dsp_1_U1129 fmul_32ns_32ns_32_4_max_dsp_1_U1696 fmul_32ns_32ns_32_4_max_dsp_1_U1697 fmul_32ns_32ns_32_4_max_dsp_1_U1914 fmul_32ns_32ns_32_4_max_dsp_1_U1698 fmul_32ns_32ns_32_4_max_dsp_1_U1699 fmul_32ns_32ns_32_4_max_dsp_1_U1915 fmul_32ns_32ns_32_4_max_dsp_1_U1700 fmul_32ns_32ns_32_4_max_dsp_1_U1701 fmul_32ns_32ns_32_4_max_dsp_1_U1702 fmul_32ns_32ns_32_4_max_dsp_1_U1703 fmul_32ns_32ns_32_4_max_dsp_1_U1704 fmul_32ns_32ns_32_4_max_dsp_1_U1705 fmul_32ns_32ns_32_4_max_dsp_1_U1916 fmul_32ns_32ns_32_4_max_dsp_1_U1706 fmul_32ns_32ns_32_4_max_dsp_1_U1707 fmul_32ns_32ns_32_4_max_dsp_1_U1917 fmul_32ns_32ns_32_4_max_dsp_1_U1708 fmul_32ns_32ns_32_4_max_dsp_1_U1709 fmul_32ns_32ns_32_4_max_dsp_1_U1918 fmul_32ns_32ns_32_4_max_dsp_1_U1710 fmul_32ns_32ns_32_4_max_dsp_1_U1711 fmul_32ns_32ns_32_4_max_dsp_1_U1712 fmul_32ns_32ns_32_4_max_dsp_1_U1713 fmul_32ns_32ns_32_4_max_dsp_1_U1714 fmul_32ns_32ns_32_4_max_dsp_1_U1715 fadd_32ns_32ns_32_7_full_dsp_1_U614 fadd_32ns_32ns_32_7_full_dsp_1_U878 fadd_32ns_32ns_32_7_full_dsp_1_U615 fadd_32ns_32ns_32_7_full_dsp_1_U879 fadd_32ns_32ns_32_7_full_dsp_1_U1022 fadd_32ns_32ns_32_7_full_dsp_1_U616 fadd_32ns_32ns_32_7_full_dsp_1_U880 fadd_32ns_32ns_32_7_full_dsp_1_U617 fadd_32ns_32ns_32_7_full_dsp_1_U618 fadd_32ns_32ns_32_7_full_dsp_1_U881 fadd_32ns_32ns_32_7_full_dsp_1_U1023 fadd_32ns_32ns_32_7_full_dsp_1_U1094 fadd_32ns_32ns_32_7_full_dsp_1_U619 fadd_32ns_32ns_32_7_full_dsp_1_U882 fadd_32ns_32ns_32_7_full_dsp_1_U620 fadd_32ns_32ns_32_7_full_dsp_1_U883 fadd_32ns_32ns_32_7_full_dsp_1_U1024 fadd_32ns_32ns_32_7_full_dsp_1_U621 fadd_32ns_32ns_32_7_full_dsp_1_U884 fadd_32ns_32ns_32_7_full_dsp_1_U622 fadd_32ns_32ns_32_7_full_dsp_1_U623 fadd_32ns_32ns_32_7_full_dsp_1_U885 fadd_32ns_32ns_32_7_full_dsp_1_U1025 fadd_32ns_32ns_32_7_full_dsp_1_U1095 fadd_32ns_32ns_32_7_full_dsp_1_U1130 fmul_32ns_32ns_32_4_max_dsp_1_U1716 fmul_32ns_32ns_32_4_max_dsp_1_U1717 fmul_32ns_32ns_32_4_max_dsp_1_U1919 fmul_32ns_32ns_32_4_max_dsp_1_U1718 fmul_32ns_32ns_32_4_max_dsp_1_U1719 fmul_32ns_32ns_32_4_max_dsp_1_U1920 fmul_32ns_32ns_32_4_max_dsp_1_U1720 fmul_32ns_32ns_32_4_max_dsp_1_U1721 fmul_32ns_32ns_32_4_max_dsp_1_U1722 fmul_32ns_32ns_32_4_max_dsp_1_U1723 fmul_32ns_32ns_32_4_max_dsp_1_U1724 fmul_32ns_32ns_32_4_max_dsp_1_U1725 fmul_32ns_32ns_32_4_max_dsp_1_U1921 fmul_32ns_32ns_32_4_max_dsp_1_U1726 fmul_32ns_32ns_32_4_max_dsp_1_U1727 fmul_32ns_32ns_32_4_max_dsp_1_U1922 fmul_32ns_32ns_32_4_max_dsp_1_U1728 fmul_32ns_32ns_32_4_max_dsp_1_U1729 fmul_32ns_32ns_32_4_max_dsp_1_U1923 fmul_32ns_32ns_32_4_max_dsp_1_U1730 fmul_32ns_32ns_32_4_max_dsp_1_U1731 fmul_32ns_32ns_32_4_max_dsp_1_U1732 fmul_32ns_32ns_32_4_max_dsp_1_U1733 fmul_32ns_32ns_32_4_max_dsp_1_U1734 fmul_32ns_32ns_32_4_max_dsp_1_U1735 fadd_32ns_32ns_32_7_full_dsp_1_U624 fadd_32ns_32ns_32_7_full_dsp_1_U886 fadd_32ns_32ns_32_7_full_dsp_1_U625 fadd_32ns_32ns_32_7_full_dsp_1_U887 fadd_32ns_32ns_32_7_full_dsp_1_U1026 fadd_32ns_32ns_32_7_full_dsp_1_U626 fadd_32ns_32ns_32_7_full_dsp_1_U888 fadd_32ns_32ns_32_7_full_dsp_1_U627 fadd_32ns_32ns_32_7_full_dsp_1_U628 fadd_32ns_32ns_32_7_full_dsp_1_U889 fadd_32ns_32ns_32_7_full_dsp_1_U1027 fadd_32ns_32ns_32_7_full_dsp_1_U1096 fadd_32ns_32ns_32_7_full_dsp_1_U629 fadd_32ns_32ns_32_7_full_dsp_1_U890 fadd_32ns_32ns_32_7_full_dsp_1_U630 fadd_32ns_32ns_32_7_full_dsp_1_U891 fadd_32ns_32ns_32_7_full_dsp_1_U1028 fadd_32ns_32ns_32_7_full_dsp_1_U631 fadd_32ns_32ns_32_7_full_dsp_1_U892 fadd_32ns_32ns_32_7_full_dsp_1_U632 fadd_32ns_32ns_32_7_full_dsp_1_U633 fadd_32ns_32ns_32_7_full_dsp_1_U893 fadd_32ns_32ns_32_7_full_dsp_1_U1029 fadd_32ns_32ns_32_7_full_dsp_1_U1097 fadd_32ns_32ns_32_7_full_dsp_1_U1131 fmul_32ns_32ns_32_4_max_dsp_1_U1736 fmul_32ns_32ns_32_4_max_dsp_1_U1737 fmul_32ns_32ns_32_4_max_dsp_1_U1924 fmul_32ns_32ns_32_4_max_dsp_1_U1738 fmul_32ns_32ns_32_4_max_dsp_1_U1739 fmul_32ns_32ns_32_4_max_dsp_1_U1925 fmul_32ns_32ns_32_4_max_dsp_1_U1740 fmul_32ns_32ns_32_4_max_dsp_1_U1741 fmul_32ns_32ns_32_4_max_dsp_1_U1742 fmul_32ns_32ns_32_4_max_dsp_1_U1743 fmul_32ns_32ns_32_4_max_dsp_1_U1744 fmul_32ns_32ns_32_4_max_dsp_1_U1745 fmul_32ns_32ns_32_4_max_dsp_1_U1926 fmul_32ns_32ns_32_4_max_dsp_1_U1746 fmul_32ns_32ns_32_4_max_dsp_1_U1747 fmul_32ns_32ns_32_4_max_dsp_1_U1927 fmul_32ns_32ns_32_4_max_dsp_1_U1748 fmul_32ns_32ns_32_4_max_dsp_1_U1749 fmul_32ns_32ns_32_4_max_dsp_1_U1928 fmul_32ns_32ns_32_4_max_dsp_1_U1750 fmul_32ns_32ns_32_4_max_dsp_1_U1751 fmul_32ns_32ns_32_4_max_dsp_1_U1752 fmul_32ns_32ns_32_4_max_dsp_1_U1753 fmul_32ns_32ns_32_4_max_dsp_1_U1754 fmul_32ns_32ns_32_4_max_dsp_1_U1755 fadd_32ns_32ns_32_7_full_dsp_1_U634 fadd_32ns_32ns_32_7_full_dsp_1_U894 fadd_32ns_32ns_32_7_full_dsp_1_U635 fadd_32ns_32ns_32_7_full_dsp_1_U895 fadd_32ns_32ns_32_7_full_dsp_1_U1030 fadd_32ns_32ns_32_7_full_dsp_1_U636 fadd_32ns_32ns_32_7_full_dsp_1_U896 fadd_32ns_32ns_32_7_full_dsp_1_U637 fadd_32ns_32ns_32_7_full_dsp_1_U638 fadd_32ns_32ns_32_7_full_dsp_1_U897 fadd_32ns_32ns_32_7_full_dsp_1_U1031 fadd_32ns_32ns_32_7_full_dsp_1_U1098 fadd_32ns_32ns_32_7_full_dsp_1_U639 fadd_32ns_32ns_32_7_full_dsp_1_U898 fadd_32ns_32ns_32_7_full_dsp_1_U640 fadd_32ns_32ns_32_7_full_dsp_1_U899 fadd_32ns_32ns_32_7_full_dsp_1_U1032 fadd_32ns_32ns_32_7_full_dsp_1_U641 fadd_32ns_32ns_32_7_full_dsp_1_U900 fadd_32ns_32ns_32_7_full_dsp_1_U642 fadd_32ns_32ns_32_7_full_dsp_1_U643 fadd_32ns_32ns_32_7_full_dsp_1_U901 fadd_32ns_32ns_32_7_full_dsp_1_U1033 fadd_32ns_32ns_32_7_full_dsp_1_U1099 fadd_32ns_32ns_32_7_full_dsp_1_U1132 fmul_32ns_32ns_32_4_max_dsp_1_U1756 fmul_32ns_32ns_32_4_max_dsp_1_U1757 fmul_32ns_32ns_32_4_max_dsp_1_U1929 fmul_32ns_32ns_32_4_max_dsp_1_U1758 fmul_32ns_32ns_32_4_max_dsp_1_U1759 fmul_32ns_32ns_32_4_max_dsp_1_U1930 fmul_32ns_32ns_32_4_max_dsp_1_U1760 fmul_32ns_32ns_32_4_max_dsp_1_U1761 fmul_32ns_32ns_32_4_max_dsp_1_U1762 fmul_32ns_32ns_32_4_max_dsp_1_U1763 fmul_32ns_32ns_32_4_max_dsp_1_U1764 fmul_32ns_32ns_32_4_max_dsp_1_U1765 fmul_32ns_32ns_32_4_max_dsp_1_U1931 fmul_32ns_32ns_32_4_max_dsp_1_U1766 fmul_32ns_32ns_32_4_max_dsp_1_U1767 fmul_32ns_32ns_32_4_max_dsp_1_U1932 fmul_32ns_32ns_32_4_max_dsp_1_U1768 fmul_32ns_32ns_32_4_max_dsp_1_U1769 fmul_32ns_32ns_32_4_max_dsp_1_U1933 fmul_32ns_32ns_32_4_max_dsp_1_U1770 fmul_32ns_32ns_32_4_max_dsp_1_U1771 fmul_32ns_32ns_32_4_max_dsp_1_U1772 fmul_32ns_32ns_32_4_max_dsp_1_U1773 fmul_32ns_32ns_32_4_max_dsp_1_U1774 fmul_32ns_32ns_32_4_max_dsp_1_U1775 fadd_32ns_32ns_32_7_full_dsp_1_U644 fadd_32ns_32ns_32_7_full_dsp_1_U902 fadd_32ns_32ns_32_7_full_dsp_1_U645 fadd_32ns_32ns_32_7_full_dsp_1_U903 fadd_32ns_32ns_32_7_full_dsp_1_U1034 fadd_32ns_32ns_32_7_full_dsp_1_U646 fadd_32ns_32ns_32_7_full_dsp_1_U904 fadd_32ns_32ns_32_7_full_dsp_1_U647 fadd_32ns_32ns_32_7_full_dsp_1_U648 fadd_32ns_32ns_32_7_full_dsp_1_U905 fadd_32ns_32ns_32_7_full_dsp_1_U1035 fadd_32ns_32ns_32_7_full_dsp_1_U1100 fadd_32ns_32ns_32_7_full_dsp_1_U649 fadd_32ns_32ns_32_7_full_dsp_1_U906 fadd_32ns_32ns_32_7_full_dsp_1_U650 fadd_32ns_32ns_32_7_full_dsp_1_U907 fadd_32ns_32ns_32_7_full_dsp_1_U1036 fadd_32ns_32ns_32_7_full_dsp_1_U651 fadd_32ns_32ns_32_7_full_dsp_1_U908 fadd_32ns_32ns_32_7_full_dsp_1_U652 fadd_32ns_32ns_32_7_full_dsp_1_U653 fadd_32ns_32ns_32_7_full_dsp_1_U909 fadd_32ns_32ns_32_7_full_dsp_1_U1037 fadd_32ns_32ns_32_7_full_dsp_1_U1101 fadd_32ns_32ns_32_7_full_dsp_1_U1133 add_ln320_fu_14855_p2 add_ln319_1_fu_14861_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i0_2_fu_1138_p2 add_ln308_fu_1156_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>input_U input_1_U input_2_U input_3_U input_4_U input_5_U input_6_U input_7_U input_8_U input_9_U input_10_U input_11_U input_12_U input_13_U input_14_U input_15_U input_16_U input_17_U input_18_U input_19_U input_20_U input_21_U input_22_U input_23_U input_24_U input_25_U input_26_U input_27_U input_28_U input_29_U input_30_U input_31_U input_32_U input_33_U input_34_U input_35_U input_36_U input_37_U input_38_U input_39_U input_40_U input_41_U input_42_U input_43_U input_44_U input_45_U input_46_U input_47_U input_48_U input_49_U input_50_U input_51_U input_52_U input_53_U input_54_U input_55_U input_56_U input_57_U input_58_U input_59_U input_60_U input_61_U input_62_U input_63_U input_64_U input_65_U input_66_U input_67_U input_68_U input_69_U input_70_U input_71_U input_72_U input_73_U input_74_U input_75_U input_76_U input_77_U input_78_U input_79_U input_80_U input_81_U input_82_U input_83_U input_84_U input_85_U input_86_U input_87_U input_88_U input_89_U input_90_U input_91_U input_92_U input_93_U input_94_U input_95_U output_U output_1_U output_2_U output_3_U output_4_U output_5_U output_6_U output_7_U output_8_U output_9_U output_10_U output_11_U output_12_U output_13_U output_14_U output_15_U output_16_U output_17_U output_18_U output_19_U output_20_U output_21_U output_22_U output_23_U output_24_U output_25_U output_26_U output_27_U output_28_U output_29_U output_30_U output_31_U weight_U weight_1_U weight_2_U weight_3_U weight_4_U weight_5_U weight_6_U weight_7_U weight_8_U weight_9_U weight_10_U weight_11_U weight_12_U weight_13_U weight_14_U weight_15_U weight_16_U weight_17_U weight_18_U weight_19_U weight_20_U weight_21_U weight_22_U weight_23_U weight_24_U control_s_axi_U kernel_input_m_axi_U kernel_output_m_axi_U kernel_weight_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS</Name>
            <Loops>
                <VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102403</Best-caseLatency>
                    <Average-caseLatency>102403</Average-caseLatency>
                    <Worst-caseLatency>102403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4>
                        <Name>VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>102400</TripCount>
                        <Latency>102401</Latency>
                        <AbsoluteTimeLatency>0.410 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4>
                            <Name>VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:183</SourceLocation>
                        </VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>377</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_547_p2" SOURCE="cnn.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_1_fu_604_p2" SOURCE="cnn.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_651_p2" SOURCE="cnn.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_701_p2" SOURCE="cnn.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_746_p2" SOURCE="cnn.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_756_p2" SOURCE="cnn.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_762_p2" SOURCE="cnn.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_1_fu_559_p2" SOURCE="cnn.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln182_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weight_S0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102477</Best-caseLatency>
                    <Average-caseLatency>102477</Average-caseLatency>
                    <Worst-caseLatency>102477</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102477</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:168</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>275</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>945</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_16ns_23_1_1_U28" SOURCE="cnn.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_193_p2" SOURCE="cnn.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3</Name>
            <Loops>
                <VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50179</Best-caseLatency>
                    <Average-caseLatency>50179</Average-caseLatency>
                    <Worst-caseLatency>50179</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.201 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.201 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50179</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3>
                        <Name>VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50177</Latency>
                        <AbsoluteTimeLatency>0.201 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:114</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3>
                            <Name>VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:114</SourceLocation>
                        </VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>594</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1103_p2" SOURCE="cnn.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_1_fu_1112_p2" SOURCE="cnn.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_1197_p2" SOURCE="cnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln133_fu_1238_p2" SOURCE="cnn.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_1266_p2" SOURCE="cnn.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln133_1_fu_1292_p2" SOURCE="cnn.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_1564_p2" SOURCE="cnn.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_1615_p2" SOURCE="cnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_1656_p2" SOURCE="cnn.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_1516_p2" SOURCE="cnn.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_1132_p2" SOURCE="cnn.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_output_S0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50253</Best-caseLatency>
                    <Average-caseLatency>50253</Average-caseLatency>
                    <Worst-caseLatency>50253</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.201 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.201 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50253</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:101</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>754</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>976</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_19ns_26_1_1_U92" SOURCE="cnn.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_221_p2" SOURCE="cnn.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3</Name>
            <Loops>
                <VITIS_LOOP_58_2_VITIS_LOOP_59_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13009</Best-caseLatency>
                    <Average-caseLatency>13009</Average-caseLatency>
                    <Worst-caseLatency>13009</Worst-caseLatency>
                    <Best-caseRealTimeLatency>52.036 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>52.036 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>52.036 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13009</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_2_VITIS_LOOP_59_3>
                        <Name>VITIS_LOOP_58_2_VITIS_LOOP_59_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12996</TripCount>
                        <Latency>13007</Latency>
                        <AbsoluteTimeLatency>52.028 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_2_VITIS_LOOP_59_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_58_2_VITIS_LOOP_59_3>
                            <Name>VITIS_LOOP_58_2_VITIS_LOOP_59_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:59</SourceLocation>
                        </VITIS_LOOP_58_2_VITIS_LOOP_59_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>583</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2992</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1625_p2" SOURCE="cnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_1712_p2" SOURCE="cnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_10_4_1_U131" SOURCE="cnn.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U129" SOURCE="cnn.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_5ns_5ns_10_4_1_U131" SOURCE="cnn.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1674_p2" SOURCE="cnn.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2_VITIS_LOOP_59_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_1680_p2" SOURCE="cnn.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_S0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13083</Best-caseLatency>
                    <Average-caseLatency>13083</Average-caseLatency>
                    <Worst-caseLatency>13083</Worst-caseLatency>
                    <Best-caseRealTimeLatency>52.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>52.332 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>52.332 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13083</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>741</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3557</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_15ns_22_1_1_U233" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_477_p2" SOURCE="cnn.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5</Name>
            <Loops>
                <VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.688</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25139</Best-caseLatency>
                    <Average-caseLatency>25139</Average-caseLatency>
                    <Worst-caseLatency>25139</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.101 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.101 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.101 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25139</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5>
                        <Name>VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25088</TripCount>
                        <Latency>25137</Latency>
                        <AbsoluteTimeLatency>0.101 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>51</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:320</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5>
                            <Name>VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:317</SourceLocation>
                        </VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4000</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>436318</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>236443</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_14673_p2" SOURCE="cnn.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_14691_p2" SOURCE="cnn.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_fu_14741_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_14793_p2" SOURCE="cnn.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_14906_p2" SOURCE="cnn.cpp:317" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_14990_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_14996_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_15002_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_15008_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2031" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2032" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2033" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2034" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_10_1_1_U2035" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_15110_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_15116_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_15122_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_15134_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U2036" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="mul34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_fu_15430_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_1_fu_15463_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_2_fu_15478_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_3_fu_15493_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_4_fu_15508_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1134" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2037" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_5_fu_15526_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_6_fu_15559_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_7_fu_15574_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_8_fu_15589_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_9_fu_15604_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1135" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2038" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_10_fu_15622_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_11_fu_15655_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_12_fu_15670_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_13_fu_15685_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_14_fu_15700_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1136" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2039" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_15_fu_15718_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_16_fu_15751_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_17_fu_15766_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_18_fu_15781_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_19_fu_15796_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1137" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2040" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_20_fu_15814_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_21_fu_15847_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_22_fu_15862_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_23_fu_15877_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_24_fu_15892_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1138" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1139" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1140" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1984_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1141" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1984_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1142" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1984_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1143" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1984_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1144" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1145" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2992_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1776" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2992_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1146" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2992_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1147" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2992_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1777" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1148" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_31000_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1149" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_31000_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1778" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_31000_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1150" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_31000_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1151" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1152" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_41008_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1153" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_41008_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1154" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_41008_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1155" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_41008_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U334" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U654" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U335" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U655" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U910" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U336" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U656" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U337" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U338" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U657" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U911" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1038" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U339" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U658" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U340" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U659" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U912" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U341" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U660" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U342" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U343" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U661" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U913" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1039" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1102" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_41009_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1156" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1157" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1779" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1158" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2041" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_25_fu_15910_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_26_fu_15943_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_27_fu_15958_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_28_fu_15973_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_29_fu_15988_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1159" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1780" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1160" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1161" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1162" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1163" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1164" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1165" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1781" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1166" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1167" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1782" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1168" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1169" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1783" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1170" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1171" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1172" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1173" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1174" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1175" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1748_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U662" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U345" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U663" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U914" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U346" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U664" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U347" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U348" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U665" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U915" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1040" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U349" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U666" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U350" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U667" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U916" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U351" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U668" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U352" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U353" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U669" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U917" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1041" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1103" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1749_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1176" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1177" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1784" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1178" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2042" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_30_fu_16006_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_31_fu_16039_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_32_fu_16054_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_33_fu_16069_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_34_fu_16084_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1179" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1785" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1180" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1181" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1182" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1183" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1184" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1185" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1786" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1186" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1187" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1787" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1188" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1189" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1788" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1190" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1191" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1192" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1193" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1194" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1195" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2760_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U354" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U670" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U355" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U671" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U918" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U356" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U672" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U357" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U358" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U673" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U919" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1042" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U359" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U674" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U360" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U675" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U920" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U361" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U676" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U362" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U363" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U677" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U921" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1043" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1104" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2761_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1196" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1197" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1789" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1198" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2043" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_35_fu_16102_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_36_fu_16135_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_37_fu_16150_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_38_fu_16165_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_39_fu_16180_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1199" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1790" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1200" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1201" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1202" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1203" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1204" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1205" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1791" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1206" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1207" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1792" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1208" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1209" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1793" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1210" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1211" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1212" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1213" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1214" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1215" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3772_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U364" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U678" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U365" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U679" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U922" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U366" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U680" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U367" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U368" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U681" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U923" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1044" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U369" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U682" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U370" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U683" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U924" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U371" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U684" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U373" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U685" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U925" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1045" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1105" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3773_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1216" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1217" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1794" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1218" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2044" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_40_fu_16198_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_41_fu_16231_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_42_fu_16246_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_43_fu_16261_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_44_fu_16276_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1219" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1795" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1220" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1221" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1222" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1223" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1224" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1225" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1796" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1226" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1227" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1797" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1228" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1229" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1798" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1230" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1231" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1232" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1233" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1234" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1235" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U374" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U686" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U375" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U687" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U926" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U376" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U688" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U377" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U378" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U689" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1046" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U379" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U690" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U380" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U691" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U928" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U381" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U692" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U382" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U383" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U693" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U929" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1047" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1106" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1236" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1237" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1799" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1238" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2045" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_45_fu_16294_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_46_fu_16327_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_47_fu_16342_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_48_fu_16357_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_49_fu_16372_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1239" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1800" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1240" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1241" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1242" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1243" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1244" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1245" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1801" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1246" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1247" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1802" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1248" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1249" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1803" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1250" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1251" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1252" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1253" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1254" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1255" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U384" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U694" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U385" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U695" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U930" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U386" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U696" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U387" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U388" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U697" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U931" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1048" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U389" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U698" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U390" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U699" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U932" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U391" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U700" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U392" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U393" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U701" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U933" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1049" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1107" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1256" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1257" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1804" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1258" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2046" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_50_fu_16390_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_51_fu_16423_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_52_fu_16438_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_53_fu_16453_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_54_fu_16468_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1259" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1805" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1260" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1261" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1262" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1263" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1264" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1265" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1806" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1266" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1267" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1807" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1268" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1269" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1808" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1270" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1271" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1272" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1273" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1274" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1275" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U394" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U702" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U395" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U703" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U934" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U396" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U704" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U397" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U398" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U705" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U935" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1050" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U399" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U706" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U707" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U936" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U401" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U708" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U402" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U403" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U709" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U937" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1051" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1108" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1276" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1277" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1809" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1278" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U2047" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln339_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_55_fu_16486_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_56_fu_16519_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_57_fu_16534_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_58_fu_16549_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln339_59_fu_16564_p2" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln339_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1279" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1810" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1280" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1281" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1282" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1283" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1284" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1285" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1811" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1286" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1287" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1812" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1288" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1289" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1813" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1290" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1291" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1292" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1293" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1294" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1295" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U404" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U710" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U405" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U711" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U938" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U406" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U712" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U407" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U408" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U713" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U939" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1052" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U409" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U714" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U410" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U715" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U940" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U411" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U716" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U412" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U413" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U717" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U941" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1053" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1109" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1296" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1297" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1814" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1298" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1299" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1815" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1300" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1672_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1301" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1672_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1302" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1672_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1303" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1672_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1304" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1305" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2680_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1816" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2680_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1306" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2680_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1307" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2680_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1817" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1308" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3688_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1309" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3688_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1818" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3688_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1310" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3688_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1311" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1312" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4696_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1313" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4696_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1314" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4696_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1315" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4696_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U414" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U718" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U415" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U719" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U942" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U416" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U720" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U417" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U418" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U721" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U943" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1054" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U419" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U722" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U420" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U723" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U944" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U421" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U724" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U422" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U423" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U725" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U945" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1055" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1110" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_4697_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1316" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1317" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1819" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1318" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1319" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1820" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1320" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1321" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1322" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1323" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1324" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1325" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1821" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1326" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1327" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1822" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1328" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1329" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1823" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1330" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1331" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1332" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1333" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1334" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1335" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U424" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U726" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U425" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U727" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U946" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U426" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U728" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U427" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U729" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U947" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1056" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U429" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U730" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U430" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U731" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U948" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U431" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U732" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U432" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U433" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U733" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U949" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1057" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1111" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1336" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1337" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1824" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1338" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1339" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1825" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1340" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1341" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1342" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1343" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1344" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1345" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1826" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1346" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1347" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1827" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1348" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1349" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1828" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1350" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1351" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1352" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1353" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1354" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1355" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U434" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U734" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U435" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U735" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U950" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U436" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U736" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U437" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U438" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U737" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U951" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1058" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U439" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U738" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U440" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U739" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U952" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U441" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U740" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U442" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U443" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U741" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U953" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1059" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1112" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1356" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1357" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1829" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1358" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1359" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1830" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1360" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1361" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1362" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1363" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1364" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1365" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1831" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1366" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1367" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1832" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1368" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1369" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1833" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1370" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1371" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1372" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1373" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1374" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1375" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U444" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U742" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U445" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U743" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U954" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U446" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U744" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U447" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U448" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U745" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U955" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1060" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U449" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U746" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U450" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U747" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U956" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U451" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U748" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U452" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U453" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U749" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U957" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1061" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1113" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1376" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1377" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1834" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1378" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1379" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1835" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1380" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1381" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1382" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1383" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1384" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1385" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1836" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1386" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1387" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1837" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1388" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1389" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1838" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1390" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1391" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1392" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1393" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1394" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1395" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U454" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U750" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U455" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U751" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U958" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U752" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U457" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U458" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U753" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U959" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1062" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U459" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U754" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U460" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U755" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U960" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U461" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U756" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U462" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U463" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U757" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U961" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1063" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1114" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1396" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1397" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1839" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1398" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1399" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1840" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1400" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1401" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1402" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1403" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1404" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1405" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1841" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1406" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1407" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1842" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1408" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1409" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1843" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1410" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1411" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1412" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1413" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1414" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1415" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U464" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U758" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U465" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U759" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U962" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U466" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U760" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U467" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U468" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U761" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U963" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1064" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U469" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U762" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U470" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U763" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U964" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U471" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U764" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U472" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U473" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U765" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U965" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1065" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1115" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1416" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1417" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1844" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1418" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1419" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1845" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1420" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1421" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1422" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1423" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1424" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1425" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1846" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1426" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1427" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1847" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1428" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1429" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1848" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1430" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1431" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1432" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1433" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1434" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1435" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U474" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U766" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U475" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U767" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U966" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U476" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U768" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U477" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U478" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U769" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U967" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1066" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U479" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U770" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U480" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U771" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U968" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U481" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U772" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U482" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U483" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U773" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U969" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1067" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1116" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1436" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1437" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1849" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1438" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1439" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1850" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1441" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1442" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1443" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1445" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1851" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1446" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1447" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1852" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1448" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1449" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1853" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1450" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1451" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1452" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1453" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1454" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1455" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_1_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U774" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U485" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U775" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U970" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U486" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U776" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U487" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U488" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U777" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U971" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1068" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U489" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U778" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U490" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U779" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U972" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U491" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U780" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U492" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U493" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U781" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U973" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1069" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1117" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_1_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1456" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1457" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1854" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1458" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1459" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1855" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1460" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1432_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1461" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1432_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1462" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1432_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1463" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1432_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1464" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1465" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2440_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1856" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2440_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1466" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2440_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1467" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2440_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1857" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1468" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3448_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1469" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3448_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1858" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3448_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1470" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3448_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1471" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1472" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4456_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1473" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4456_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1474" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4456_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1475" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4456_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U494" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U782" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U495" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U783" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U974" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U496" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U784" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U497" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U498" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U785" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U975" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1070" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U499" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U786" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U500" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U787" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U976" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U501" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U788" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U502" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U503" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U789" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U977" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1071" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1118" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_4457_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1476" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1477" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1859" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1478" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1479" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1860" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1480" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1481" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1482" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1483" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1484" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1485" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1861" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1486" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1487" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1862" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1488" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1489" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1863" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1490" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1491" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1492" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1493" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1494" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1495" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U504" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U790" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U505" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U791" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U978" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U506" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U792" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U507" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U508" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U793" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U979" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1072" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U509" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U794" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U510" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U795" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U980" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U511" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U796" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U513" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U797" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U981" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1073" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1119" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1496" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1497" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1864" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1498" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1499" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1865" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1500" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1501" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1502" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1503" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1504" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1505" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1866" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1506" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1507" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1867" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1508" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1509" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1868" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1510" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1511" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1512" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1513" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1514" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1515" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U514" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U798" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U515" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U799" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U982" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U516" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U800" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U517" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U801" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U983" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1074" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U519" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U802" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U520" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U803" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U984" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U521" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U804" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U522" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U523" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U805" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U985" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1075" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1120" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1516" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1517" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1869" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1518" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1519" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1870" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1520" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1521" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1522" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1523" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1524" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1525" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1871" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1526" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1527" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1872" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1528" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1529" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1873" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1530" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1531" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1532" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1533" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1534" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1535" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U524" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U806" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U525" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U807" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U986" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U526" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U808" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U527" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U528" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U809" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U987" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1076" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U529" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U810" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U530" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U811" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U988" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U531" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U812" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U532" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U533" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U813" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U989" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1077" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1121" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1536" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1537" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1874" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1538" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1539" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1875" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1540" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1541" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1542" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1543" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1544" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1545" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1876" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1546" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1547" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1877" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1548" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1549" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1878" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1550" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1551" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1552" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1553" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1554" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1555" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U534" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U814" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U535" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U815" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U990" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U536" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U816" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U537" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U538" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U817" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U991" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1078" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U539" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U818" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U540" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U819" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U992" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U541" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U820" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U542" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U543" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U821" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U993" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1079" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1122" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1556" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1557" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1879" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1558" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1559" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1880" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1560" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1561" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1562" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1563" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1564" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1565" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1881" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1566" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1567" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1882" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1568" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1569" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1883" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1570" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1571" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1572" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1573" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1574" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1575" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U544" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U822" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U545" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U823" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U994" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U546" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U824" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U547" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U548" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U825" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U995" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1080" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U549" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U826" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U550" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U827" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U996" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U551" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U828" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U552" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U553" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U829" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U997" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1081" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1123" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1576" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1577" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1884" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1578" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1579" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1885" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1580" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1581" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1582" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1583" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1584" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1585" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1886" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1586" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1587" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1887" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1588" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1589" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1888" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1590" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1591" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1592" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1593" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1594" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1595" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U554" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U830" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U555" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U831" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U998" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U556" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U832" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U557" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U558" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U833" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U999" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1082" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U559" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U834" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U560" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U835" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1000" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U561" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U836" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U562" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U563" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U837" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1001" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1083" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1124" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1596" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1597" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1889" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1598" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1599" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1890" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1600" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1601" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1602" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1603" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1604" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1605" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1891" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1606" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1607" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1892" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1608" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1609" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1893" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1610" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1611" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1612" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1613" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1614" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1615" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_2_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U564" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U838" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U565" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U839" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1002" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U566" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U840" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U567" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U568" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U841" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1003" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1084" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U569" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U842" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U570" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U843" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1004" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U571" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U844" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U572" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U573" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U845" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1005" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1085" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1125" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_2_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1616" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1617" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1894" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1618" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1619" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1895" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1620" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1192_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1621" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1192_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1622" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1192_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1623" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1192_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1624" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1625" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1896" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2200_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1626" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2200_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1627" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2200_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1897" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1628" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3208_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1629" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3208_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1898" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3208_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1630" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3208_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1631" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1632" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4216_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1633" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4216_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1634" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4216_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1635" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4216_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U574" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U846" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U575" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U847" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1006" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U848" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U577" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U578" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U849" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1007" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1086" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U579" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U850" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U580" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U851" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1008" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U581" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U852" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U582" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U583" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U853" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1009" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1087" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1126" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_4217_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1636" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1637" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1899" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1638" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1639" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1900" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1640" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1641" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1642" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1643" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1644" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1645" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1901" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1646" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1647" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1902" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1648" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1649" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1903" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1650" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1651" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1652" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1653" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1654" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1655" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U584" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U854" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U585" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U855" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1010" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U586" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U856" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U587" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U588" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U857" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1011" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1088" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U589" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U858" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U590" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U859" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1012" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U591" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U860" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U592" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U593" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U861" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1013" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1089" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1127" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1656" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1657" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1904" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1658" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1659" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1905" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1660" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1661" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1662" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1663" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1664" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1665" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1906" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1666" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1667" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1907" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1668" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1669" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1908" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1670" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1671" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1672" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1673" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1674" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1675" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U594" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U862" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U595" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U863" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1014" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U596" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U864" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U597" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U598" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U865" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1015" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1090" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U599" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U866" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U600" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U867" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1016" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U601" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U868" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U602" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U603" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U869" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1017" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1091" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1128" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1676" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1677" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1909" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1678" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1679" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1910" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1680" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1681" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1682" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1683" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1684" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1685" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1911" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1686" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1687" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1912" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1688" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1689" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1913" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1690" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1691" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1692" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1693" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1694" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1695" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U604" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U870" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U605" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U871" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1018" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U606" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U872" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U607" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U608" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U873" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1019" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1092" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U609" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U874" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U610" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U875" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1020" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U611" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U876" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U612" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U613" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U877" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1021" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1093" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1129" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1696" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1697" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1914" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1698" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1699" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1915" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1700" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1701" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1702" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1703" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1704" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1705" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1916" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1706" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1707" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1917" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1708" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1709" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1918" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1710" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1711" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1712" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1713" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1714" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1715" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U614" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U878" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U615" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U879" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1022" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U616" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U880" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U617" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U618" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U881" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1023" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1094" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U619" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U882" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U620" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U883" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1024" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U621" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U884" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U622" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U623" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U885" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1025" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1095" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1130" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_4_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1716" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1717" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1919" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1718" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1719" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1920" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1720" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1721" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1722" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1723" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1724" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1725" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1921" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1726" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1727" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1922" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1728" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1729" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1923" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1730" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1731" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1732" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1733" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1734" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1735" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U624" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U886" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U625" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U887" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1026" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U626" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U888" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U627" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U628" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U889" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1027" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1096" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U629" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U890" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U630" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U891" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1028" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U631" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U892" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U632" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U633" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U893" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1029" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1097" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1131" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_5_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1736" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1737" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1924" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1738" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1739" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1925" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1740" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1741" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1742" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1743" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1744" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1745" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1926" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1746" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1747" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1927" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1748" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1749" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1928" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1750" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1751" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1752" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1753" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1754" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1755" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U634" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U894" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U635" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U895" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1030" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U636" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U896" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U637" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U638" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U897" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1031" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1098" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U639" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U898" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U640" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U899" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1032" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U641" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U900" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U642" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U643" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U901" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1033" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1099" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1132" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_6_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1756" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1757" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1929" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1758" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1759" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1930" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1760" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1761" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1762" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1763" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1764" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1765" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1931" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1766" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1767" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1932" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1768" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1769" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1933" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1770" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1771" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1772" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1773" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1774" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1775" SOURCE="cnn.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="mul50_3_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U644" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U902" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U645" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U903" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1034" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U646" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U904" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U647" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U648" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U905" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1035" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1100" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U649" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U906" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U650" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U907" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1036" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U651" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U908" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U652" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U653" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U909" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1037" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1101" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1133" SOURCE="cnn.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="add57_3_7_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_14855_p2" SOURCE="cnn.cpp:320" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln319_1_fu_14861_p2" SOURCE="cnn.cpp:319" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln319_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_output_S0_Pipeline_VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3</Name>
            <Loops>
                <VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50180</Best-caseLatency>
                    <Average-caseLatency>50180</Average-caseLatency>
                    <Worst-caseLatency>50180</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.201 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.201 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50180</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3>
                        <Name>VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>50176</TripCount>
                        <Latency>50178</Latency>
                        <AbsoluteTimeLatency>0.201 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:237</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3>
                            <Name>VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:235</SourceLocation>
                        </VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>601</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_1053_p2" SOURCE="cnn.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_1_fu_1071_p2" SOURCE="cnn.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_1117_p2" SOURCE="cnn.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln250_fu_1161_p2" SOURCE="cnn.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_1189_p2" SOURCE="cnn.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln250_1_fu_1276_p2" SOURCE="cnn.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln250_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_1_fu_1296_p2" SOURCE="cnn.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln250_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_1348_p2" SOURCE="cnn.cpp:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_1390_p2" SOURCE="cnn.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_1_fu_1199_p2" SOURCE="cnn.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln237_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1_VITIS_LOOP_236_2_VITIS_LOOP_237_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_1_fu_1213_p2" SOURCE="cnn.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_output_S0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50252</Best-caseLatency>
                    <Average-caseLatency>50252</Average-caseLatency>
                    <Worst-caseLatency>50252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.201 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.201 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.201 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>759</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1304</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_19ns_26_1_1_U2261" SOURCE="cnn.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_224_p2" SOURCE="cnn.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn</Name>
            <Loops>
                <VITIS_LOOP_293_1>
                    <VITIS_LOOP_308_2/>
                </VITIS_LOOP_293_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159017425</Best-caseLatency>
                    <Average-caseLatency>159017425</Average-caseLatency>
                    <Worst-caseLatency>159017425</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.636 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.636 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.636 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159017425</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_293_1>
                        <Name>VITIS_LOOP_293_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <Latency>159017424</Latency>
                        <AbsoluteTimeLatency>0.636 sec</AbsoluteTimeLatency>
                        <IterationLatency>9938589</IterationLatency>
                        <PipelineDepth>9938589</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_weight_S0_fu_411</Instance>
                            <Instance>grp_load_output_S0_fu_469</Instance>
                            <Instance>grp_store_output_S0_fu_741</Instance>
                        </InstanceList>
                        <VITIS_LOOP_308_2>
                            <Name>VITIS_LOOP_308_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>256</TripCount>
                            <Latency>9785856</Latency>
                            <AbsoluteTimeLatency>39.143 ms</AbsoluteTimeLatency>
                            <IterationLatency>38226</IterationLatency>
                            <PipelineDepth>38226</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_load_input_S0_fu_541</Instance>
                                <Instance>grp_cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5_fu_813</Instance>
                            </InstanceList>
                        </VITIS_LOOP_308_2>
                    </VITIS_LOOP_293_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:293</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_293_1>
                            <Name>VITIS_LOOP_293_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn.cpp:293</SourceLocation>
                            <VITIS_LOOP_308_2>
                                <Name>VITIS_LOOP_308_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>cnn.cpp:308</SourceLocation>
                            </VITIS_LOOP_308_2>
                        </VITIS_LOOP_293_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4005</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>438900</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>251654</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_293_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_2_fu_1138_p2" SOURCE="cnn.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_1156_p2" SOURCE="cnn.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_cnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.096</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159017426</Best-caseLatency>
                    <Average-caseLatency>159017426</Average-caseLatency>
                    <Worst-caseLatency>159017426</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.636 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.636 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.636 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159017427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn.cpp:374</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1800</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>41</UTIL_BRAM>
                    <DSP>4005</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>444743</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>256716</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>25</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>2</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_1_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_2_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_3_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_4_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_5_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_6_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_7_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_8_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_9_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_10_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_11_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_12_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_13_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_14_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_15_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_16_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_17_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_18_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_19_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_20_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_21_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_22_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_23_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_24_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_25_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_26_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_27_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_28_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_29_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_30_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_31_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_32_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_33_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_34_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_35_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_36_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_37_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_38_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_39_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_40_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_41_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_42_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_43_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_44_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_45_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_46_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_47_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_48_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_49_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_50_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_51_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_52_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_53_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_54_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_55_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_56_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_57_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_58_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_59_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_60_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_61_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_62_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_63_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_63"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_64_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_64"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_65_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_65"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_66_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_66"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_67_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_67"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_68_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_68"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_69_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_69"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_70_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_70"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_71_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_71"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_72_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_72"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_73_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_73"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_74_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_74"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_75_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_75"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_76_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_76"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_77_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_77"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_78_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_78"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_79_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_79"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_80_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_80"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_81_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_81"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_82_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_82"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_83_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_83"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_84_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_84"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_85_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_85"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_86_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_86"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_87_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_87"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_88_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_88"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_89_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_89"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_90_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_90"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_91_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_91"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_92_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_92"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_93_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_93"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_94_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_94"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_95_U" SOURCE="cnn.cpp:389" STORAGESIZE="32 551 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_95"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_1_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_1"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_2_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_2"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_3_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_3"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_4_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_4"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_5_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_5"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_6_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_6"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_7_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_7"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_8_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_8"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_9_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_9"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_10_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_10"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_11_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_11"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_12_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_12"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_13_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_13"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_14_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_14"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_15_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_15"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_16_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_16"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_17_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_17"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_18_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_18"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_19_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_19"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_20_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_20"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_21_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_21"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_22_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_22"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_23_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_23"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_24_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_24"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_25_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_25"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_26_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_26"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_27_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_27"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_28_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_28"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_29_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_29"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_30_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_30"/>
                <BindNode BINDTYPE="storage" BRAM="49" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_31_U" SOURCE="cnn.cpp:390" STORAGESIZE="32 25088 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_1_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_2_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_3_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_4_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_5_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_6_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_7_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_8_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_9_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_10_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_11_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_12_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_13_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_14_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_15_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_16_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_17_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_18_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_19_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_20_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_21_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_22_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_23_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_24_U" SOURCE="cnn.cpp:391" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="weight_24"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="kernel_input" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_input_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_output" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_output_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="kernel_weight" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_weight_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export ipname="kernel_cnn"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vinput" index="0" direction="in" srcType="vector&lt;float, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_input" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vinput_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vinput_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vweight" index="1" direction="in" srcType="vector&lt;float, 1&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_weight" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vweight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vweight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="voutput" index="2" direction="inout" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_output" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="voutput_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="voutput_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="vinput_1" access="W" description="Data signal of vinput" range="32">
                    <fields>
                        <field offset="0" width="32" name="vinput" access="W" description="Bit 31 to 0 of vinput"/>
                    </fields>
                </register>
                <register offset="0x14" name="vinput_2" access="W" description="Data signal of vinput" range="32">
                    <fields>
                        <field offset="0" width="32" name="vinput" access="W" description="Bit 63 to 32 of vinput"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vweight_1" access="W" description="Data signal of vweight" range="32">
                    <fields>
                        <field offset="0" width="32" name="vweight" access="W" description="Bit 31 to 0 of vweight"/>
                    </fields>
                </register>
                <register offset="0x20" name="vweight_2" access="W" description="Data signal of vweight" range="32">
                    <fields>
                        <field offset="0" width="32" name="vweight" access="W" description="Bit 63 to 32 of vweight"/>
                    </fields>
                </register>
                <register offset="0x28" name="voutput_1" access="W" description="Data signal of voutput" range="32">
                    <fields>
                        <field offset="0" width="32" name="voutput" access="W" description="Bit 31 to 0 of voutput"/>
                    </fields>
                </register>
                <register offset="0x2c" name="voutput_2" access="W" description="Data signal of voutput" range="32">
                    <fields>
                        <field offset="0" width="32" name="voutput" access="W" description="Bit 63 to 32 of voutput"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="vinput"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vweight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="voutput"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_input:m_axi_kernel_weight:m_axi_kernel_output</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_input" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_kernel_input_" paramPrefix="C_M_AXI_KERNEL_INPUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_input_ARADDR</port>
                <port>m_axi_kernel_input_ARBURST</port>
                <port>m_axi_kernel_input_ARCACHE</port>
                <port>m_axi_kernel_input_ARID</port>
                <port>m_axi_kernel_input_ARLEN</port>
                <port>m_axi_kernel_input_ARLOCK</port>
                <port>m_axi_kernel_input_ARPROT</port>
                <port>m_axi_kernel_input_ARQOS</port>
                <port>m_axi_kernel_input_ARREADY</port>
                <port>m_axi_kernel_input_ARREGION</port>
                <port>m_axi_kernel_input_ARSIZE</port>
                <port>m_axi_kernel_input_ARUSER</port>
                <port>m_axi_kernel_input_ARVALID</port>
                <port>m_axi_kernel_input_AWADDR</port>
                <port>m_axi_kernel_input_AWBURST</port>
                <port>m_axi_kernel_input_AWCACHE</port>
                <port>m_axi_kernel_input_AWID</port>
                <port>m_axi_kernel_input_AWLEN</port>
                <port>m_axi_kernel_input_AWLOCK</port>
                <port>m_axi_kernel_input_AWPROT</port>
                <port>m_axi_kernel_input_AWQOS</port>
                <port>m_axi_kernel_input_AWREADY</port>
                <port>m_axi_kernel_input_AWREGION</port>
                <port>m_axi_kernel_input_AWSIZE</port>
                <port>m_axi_kernel_input_AWUSER</port>
                <port>m_axi_kernel_input_AWVALID</port>
                <port>m_axi_kernel_input_BID</port>
                <port>m_axi_kernel_input_BREADY</port>
                <port>m_axi_kernel_input_BRESP</port>
                <port>m_axi_kernel_input_BUSER</port>
                <port>m_axi_kernel_input_BVALID</port>
                <port>m_axi_kernel_input_RDATA</port>
                <port>m_axi_kernel_input_RID</port>
                <port>m_axi_kernel_input_RLAST</port>
                <port>m_axi_kernel_input_RREADY</port>
                <port>m_axi_kernel_input_RRESP</port>
                <port>m_axi_kernel_input_RUSER</port>
                <port>m_axi_kernel_input_RVALID</port>
                <port>m_axi_kernel_input_WDATA</port>
                <port>m_axi_kernel_input_WID</port>
                <port>m_axi_kernel_input_WLAST</port>
                <port>m_axi_kernel_input_WREADY</port>
                <port>m_axi_kernel_input_WSTRB</port>
                <port>m_axi_kernel_input_WUSER</port>
                <port>m_axi_kernel_input_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vinput"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="vinput"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_weight" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_kernel_weight_" paramPrefix="C_M_AXI_KERNEL_WEIGHT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_weight_ARADDR</port>
                <port>m_axi_kernel_weight_ARBURST</port>
                <port>m_axi_kernel_weight_ARCACHE</port>
                <port>m_axi_kernel_weight_ARID</port>
                <port>m_axi_kernel_weight_ARLEN</port>
                <port>m_axi_kernel_weight_ARLOCK</port>
                <port>m_axi_kernel_weight_ARPROT</port>
                <port>m_axi_kernel_weight_ARQOS</port>
                <port>m_axi_kernel_weight_ARREADY</port>
                <port>m_axi_kernel_weight_ARREGION</port>
                <port>m_axi_kernel_weight_ARSIZE</port>
                <port>m_axi_kernel_weight_ARUSER</port>
                <port>m_axi_kernel_weight_ARVALID</port>
                <port>m_axi_kernel_weight_AWADDR</port>
                <port>m_axi_kernel_weight_AWBURST</port>
                <port>m_axi_kernel_weight_AWCACHE</port>
                <port>m_axi_kernel_weight_AWID</port>
                <port>m_axi_kernel_weight_AWLEN</port>
                <port>m_axi_kernel_weight_AWLOCK</port>
                <port>m_axi_kernel_weight_AWPROT</port>
                <port>m_axi_kernel_weight_AWQOS</port>
                <port>m_axi_kernel_weight_AWREADY</port>
                <port>m_axi_kernel_weight_AWREGION</port>
                <port>m_axi_kernel_weight_AWSIZE</port>
                <port>m_axi_kernel_weight_AWUSER</port>
                <port>m_axi_kernel_weight_AWVALID</port>
                <port>m_axi_kernel_weight_BID</port>
                <port>m_axi_kernel_weight_BREADY</port>
                <port>m_axi_kernel_weight_BRESP</port>
                <port>m_axi_kernel_weight_BUSER</port>
                <port>m_axi_kernel_weight_BVALID</port>
                <port>m_axi_kernel_weight_RDATA</port>
                <port>m_axi_kernel_weight_RID</port>
                <port>m_axi_kernel_weight_RLAST</port>
                <port>m_axi_kernel_weight_RREADY</port>
                <port>m_axi_kernel_weight_RRESP</port>
                <port>m_axi_kernel_weight_RUSER</port>
                <port>m_axi_kernel_weight_RVALID</port>
                <port>m_axi_kernel_weight_WDATA</port>
                <port>m_axi_kernel_weight_WID</port>
                <port>m_axi_kernel_weight_WLAST</port>
                <port>m_axi_kernel_weight_WREADY</port>
                <port>m_axi_kernel_weight_WSTRB</port>
                <port>m_axi_kernel_weight_WUSER</port>
                <port>m_axi_kernel_weight_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vweight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="vweight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_output" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_output_" paramPrefix="C_M_AXI_KERNEL_OUTPUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_output_ARADDR</port>
                <port>m_axi_kernel_output_ARBURST</port>
                <port>m_axi_kernel_output_ARCACHE</port>
                <port>m_axi_kernel_output_ARID</port>
                <port>m_axi_kernel_output_ARLEN</port>
                <port>m_axi_kernel_output_ARLOCK</port>
                <port>m_axi_kernel_output_ARPROT</port>
                <port>m_axi_kernel_output_ARQOS</port>
                <port>m_axi_kernel_output_ARREADY</port>
                <port>m_axi_kernel_output_ARREGION</port>
                <port>m_axi_kernel_output_ARSIZE</port>
                <port>m_axi_kernel_output_ARUSER</port>
                <port>m_axi_kernel_output_ARVALID</port>
                <port>m_axi_kernel_output_AWADDR</port>
                <port>m_axi_kernel_output_AWBURST</port>
                <port>m_axi_kernel_output_AWCACHE</port>
                <port>m_axi_kernel_output_AWID</port>
                <port>m_axi_kernel_output_AWLEN</port>
                <port>m_axi_kernel_output_AWLOCK</port>
                <port>m_axi_kernel_output_AWPROT</port>
                <port>m_axi_kernel_output_AWQOS</port>
                <port>m_axi_kernel_output_AWREADY</port>
                <port>m_axi_kernel_output_AWREGION</port>
                <port>m_axi_kernel_output_AWSIZE</port>
                <port>m_axi_kernel_output_AWUSER</port>
                <port>m_axi_kernel_output_AWVALID</port>
                <port>m_axi_kernel_output_BID</port>
                <port>m_axi_kernel_output_BREADY</port>
                <port>m_axi_kernel_output_BRESP</port>
                <port>m_axi_kernel_output_BUSER</port>
                <port>m_axi_kernel_output_BVALID</port>
                <port>m_axi_kernel_output_RDATA</port>
                <port>m_axi_kernel_output_RID</port>
                <port>m_axi_kernel_output_RLAST</port>
                <port>m_axi_kernel_output_RREADY</port>
                <port>m_axi_kernel_output_RRESP</port>
                <port>m_axi_kernel_output_RUSER</port>
                <port>m_axi_kernel_output_RVALID</port>
                <port>m_axi_kernel_output_WDATA</port>
                <port>m_axi_kernel_output_WID</port>
                <port>m_axi_kernel_output_WLAST</port>
                <port>m_axi_kernel_output_WREADY</port>
                <port>m_axi_kernel_output_WSTRB</port>
                <port>m_axi_kernel_output_WUSER</port>
                <port>m_axi_kernel_output_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="voutput"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="voutput"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_input">128 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_kernel_output">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_weight">32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">vinput_1, 0x10, 32, W, Data signal of vinput, </column>
                    <column name="s_axi_control">vinput_2, 0x14, 32, W, Data signal of vinput, </column>
                    <column name="s_axi_control">vweight_1, 0x1c, 32, W, Data signal of vweight, </column>
                    <column name="s_axi_control">vweight_2, 0x20, 32, W, Data signal of vweight, </column>
                    <column name="s_axi_control">voutput_1, 0x28, 32, W, Data signal of voutput, </column>
                    <column name="s_axi_control">voutput_2, 0x2c, 32, W, Data signal of voutput, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vinput">in, vector&lt;float 4&gt;*</column>
                    <column name="vweight">in, vector&lt;float 1&gt;*</column>
                    <column name="voutput">inout, vector&lt;float 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="vinput">m_axi_kernel_input, interface, , </column>
                    <column name="vinput">s_axi_control, register, offset, name=vinput_1 offset=0x10 range=32</column>
                    <column name="vinput">s_axi_control, register, offset, name=vinput_2 offset=0x14 range=32</column>
                    <column name="vweight">m_axi_kernel_weight, interface, , </column>
                    <column name="vweight">s_axi_control, register, offset, name=vweight_1 offset=0x1c range=32</column>
                    <column name="vweight">s_axi_control, register, offset, name=vweight_2 offset=0x20 range=32</column>
                    <column name="voutput">m_axi_kernel_output, interface, , </column>
                    <column name="voutput">s_axi_control, register, offset, name=voutput_1 offset=0x28 range=32</column>
                    <column name="voutput">s_axi_control, register, offset, name=voutput_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_input">read, 12996, 128, VITIS_LOOP_58_2, cnn.cpp:58:22</column>
                    <column name="m_axi_kernel_output">read, 50176, 512, VITIS_LOOP_112_1, cnn.cpp:112:20</column>
                    <column name="m_axi_kernel_output">write, 50176, 512, VITIS_LOOP_235_1, cnn.cpp:235:20</column>
                    <column name="m_axi_kernel_weight">read, 102400, 32, VITIS_LOOP_181_1, cnn.cpp:181:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_input">vinput, cnn.cpp:71:21, read, Inferred, 12996, VITIS_LOOP_58_2, cnn.cpp:58:22, , </column>
                    <column name="m_axi_kernel_input">vinput, cnn.cpp:198:15, read, Widen Fail, , VITIS_LOOP_59_3, cnn.cpp:59:24, 214-307, Could not widen since type i128 size is greater than or equal to alignment 16(bytes)</column>
                    <column name="m_axi_kernel_output">voutput, cnn.cpp:126:23, read, Inferred, 50176, VITIS_LOOP_112_1, cnn.cpp:112:20, , </column>
                    <column name="m_axi_kernel_output">voutput, cnn.cpp:198:15, write, Widen Fail, , VITIS_LOOP_237_3, cnn.cpp:237:25, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_output">voutput, cnn.cpp:198:15, read, Widen Fail, , VITIS_LOOP_114_3, cnn.cpp:114:25, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_output">voutput, cnn.cpp:271:60, write, Inferred, 50176, VITIS_LOOP_235_1, cnn.cpp:235:20, , </column>
                    <column name="m_axi_kernel_weight">vweight, cnn.cpp:198:15, read, Widen Fail, , VITIS_LOOP_184_4, cnn.cpp:184:27, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_kernel_weight">vweight, cnn.cpp:198:15, read, Inferred, 102400, VITIS_LOOP_181_1, cnn.cpp:181:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="cnn.cpp:49" status="valid" parentFunction="load_input_s0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="cnn.cpp:65" status="valid" parentFunction="load_input_s0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="cnn.cpp:104" status="valid" parentFunction="load_output_s0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="cnn.cpp:120" status="valid" parentFunction="load_output_s0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="cnn.cpp:171" status="valid" parentFunction="load_weight_s0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="cnn.cpp:190" status="valid" parentFunction="load_weight_s0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="cnn.cpp:227" status="valid" parentFunction="store_output_s0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="cnn.cpp:243" status="valid" parentFunction="store_output_s0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="cnn.cpp:321" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:323" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:325" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:327" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="cnn.cpp:329" status="valid" parentFunction="cnn" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="cnn.cpp:376" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = vinput"/>
        <Pragma type="aggregate" location="cnn.cpp:378" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = vweight"/>
        <Pragma type="aggregate" location="cnn.cpp:380" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = voutput"/>
        <Pragma type="interface" location="cnn.cpp:381" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="m_axi port = vinput offset = slave bundle = kernel_input"/>
        <Pragma type="interface" location="cnn.cpp:382" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="m_axi port = voutput offset = slave bundle = kernel_output"/>
        <Pragma type="interface" location="cnn.cpp:383" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="m_axi port = vweight offset = slave bundle = kernel_weight"/>
        <Pragma type="array_partition" location="cnn.cpp:399" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = input cyclic factor = 1 dim = 1"/>
        <Pragma type="array_partition" location="cnn.cpp:400" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = input cyclic factor = 8 dim = 2"/>
        <Pragma type="array_partition" location="cnn.cpp:401" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = input cyclic factor = 12 dim = 3"/>
        <Pragma type="array_partition" location="cnn.cpp:403" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = output cyclic factor = 1 dim = 1"/>
        <Pragma type="array_partition" location="cnn.cpp:404" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = output cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="cnn.cpp:405" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = output cyclic factor = 8 dim = 3"/>
        <Pragma type="array_partition" location="cnn.cpp:407" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = weight cyclic factor = 1 dim = 1"/>
        <Pragma type="array_partition" location="cnn.cpp:408" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = weight cyclic factor = 1 dim = 2"/>
        <Pragma type="array_partition" location="cnn.cpp:409" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = weight cyclic factor = 5 dim = 3"/>
        <Pragma type="array_partition" location="cnn.cpp:410" status="valid" parentFunction="kernel_cnn" variable="" isDirective="0" options="variable = weight cyclic factor = 5 dim = 4"/>
    </PragmaReport>
</profile>

