#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 15 21:37:21 2017
# Process ID: 7996
# Current directory: C:/Users/jon/ECE532/video_in_ip/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2740 C:\Users\jon\ECE532\video_in_ip\ip_repo\edit_video_in_ip_v1_0.xpr
# Log file: C:/Users/jon/ECE532/video_in_ip/ip_repo/vivado.log
# Journal file: C:/Users/jon/ECE532/video_in_ip/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 765.273 ; gain = 124.086
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_AV_Config.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_AV_Config.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_Controller.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_OV7670_RGB565_VGA_Config.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/I2C_OV7670_RGB565_VGA_Config.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/capture.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/capture.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/debounce.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/debounce.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/ov7670_top.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/src/ov7670_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0_M00_AXIS.v" into library work [C:/Users/jon/ECE532/video_in_ip/ip_repo/video_in_ip_1.0/hdl/video_in_ip_v1_0_M00_AXIS.v:1]
[Wed Mar 15 21:39:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/jon/ECE532/video_in_ip/ip_repo/edit_video_in_ip_v1_0.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 21:42:43 2017...
