# single_cycle_CPU
Made 8 bit single cycle CPU with Verilog. 
Will be able to get same result with VIVADO @ Parrells.
