Initializing gui preferences from file  /home/ezw2/.synopsys_dc_gui/preferences.tcl
#=========================================================================
# START.tcl
#=========================================================================
# This script runs a list of other scripts from the "scripts" or "inputs"
# dir in some order (either default or from an mflowgen Python parameter).
#
# The order of the scripts can specified from an mflowgen parameter. This
# creates a highly flexible node where you can rearrange the internal
# scripts or add new scripts. For example, with a default order of:
#
#     order = step1.tcl step2.tcl step3.tcl
#
# After adding a new input called "new.tcl", you can re-parameterize as:
#
#     order = step1.tcl new.tcl step2.tcl step3.tcl
#
# and the scripts will execute in that order.
#
# Author : Christopher Torng
# Date   : January 14, 2020
#-------------------------------------------------------------------------
# Execute
#-------------------------------------------------------------------------
# Order is a comma-separated string containing scripts to run
set order [split $::env(order) ","]
designer-interface.tcl setup-session.tcl read-design.tcl constraints.tcl make-path-groups.tcl compile-options.tcl compile.tcl generate-results.tcl reporting.tcl
# Run the scripts in order (inputs take priority)
foreach tcl $order {
  # Try to find the script in the "inputs" directory first
  if {[ file exists inputs/$tcl ]} {
    puts "\n  > Info: Sourcing \"inputs/$tcl\"\n"
    source -echo -verbose inputs/$tcl
    # Hook to drop into interactive Design Compiler shell after setup
    if {[ info exists DC_SETUP_DONE ]} { return }
  # Try to find the script in the "scripts" directory
  } elseif {[ file exists scripts/$tcl ]} {
    puts "\n  > Info: Sourcing \"scripts/$tcl\"\n"
    source -echo -verbose scripts/$tcl
    # Hook to drop into interactive Design Compiler shell after setup
    if {[ info exists DC_SETUP_DONE ]} { return }
  # Failed to find the script anywhere...
  } else {
    echo "Warn: Did not find $tcl"
    exit 1
  }
}

  > Info: Sourcing "scripts/designer-interface.tcl"

#=========================================================================
# designer-interface.tcl
#=========================================================================
# The designer-interface.tcl file is the first script run by Design
# Compiler. It is the interface that connects the synthesis scripts with
# the following:
#
# - Build system parameters
# - Build system inputs
# - ASIC design kit
#
# Author : Christopher Torng
# Date   : April 8, 2018
#-------------------------------------------------------------------------
# Parameters
#-------------------------------------------------------------------------
set design_name                   $::env(design_name)
ProcDpathAluWrapper
set clock_period                  $::env(clock_period)
3.0
# dc_design_name and dc_clock_period kept for backwards comptability,
# prefer to use design_name and clock_period for tool independence
set dc_design_name                $::env(design_name)
ProcDpathAluWrapper
set dc_clock_period               $::env(clock_period)
3.0
set dc_saif_instance              $::env(saif_instance)
ProcDpathAluWrapper_tb/DUT
set dc_flatten_effort             $::env(flatten_effort)
0
set dc_topographical              $::env(topographical)
False
set dc_num_cores                  $::env(nthreads)
16
set dc_high_effort_area_opt       $::env(high_effort_area_opt)
False
set dc_gate_clock                 $::env(gate_clock)
True
set dc_uniquify_with_design_name  $::env(uniquify_with_design_name)
True
set dc_suppress_msg                       $::env(suppress_msg)
False
set dc_suppressed_msg                     [split $::env(suppressed_msg) ","]
TFCHK-072 TFCHK-014 TFCHK-049 TFCHK-050 TFCHK-012 TFCHK-073 TFCHK-092 PSYN-651 PSYN-650
#-------------------------------------------------------------------------
# Inputs
#-------------------------------------------------------------------------
set dc_rtl_handoff              inputs/rtl/$design_name.v
inputs/rtl/ProcDpathAluWrapper.v
set adk_dir                     inputs/adk
inputs/adk
# Extra libraries
#
# The glob below will capture any libraries collected by the build system
# (e.g., SRAM libraries) generated from steps that synthesis depends on.
#
# To add more link libraries (e.g., IO cells, hierarchical blocks), append
# to the "dc_extra_link_libraries" variable in the pre-synthesis plugin
# like this:
#
#   set dc_extra_link_libraries  [join "
#                                  $dc_extra_link_libraries
#                                  extra1.db
#                                  extra2.db
#                                  extra3.db
#                                "]
set extra_link_lib_dir $::env(extra_link_lib_dir)
./inputs/adk
set dc_extra_link_libraries     [join "
                                    [lsort [glob -nocomplain ./inputs/*.db]]
                                    [lsort [glob -nocomplain ./inputs/adk/*.db]]
                                    [lsort [glob -nocomplain $extra_link_lib_dir/*.db]]

                                "]
./inputs/adk/stdcells.db ./inputs/adk/stdcells.db
#-------------------------------------------------------------------------
# Interface to the ASIC design kit
#-------------------------------------------------------------------------
set dc_milkyway_ref_libraries   $adk_dir/stdcells.mwlib
inputs/adk/stdcells.mwlib
set dc_milkyway_tf              $adk_dir/rtk-tech.tf
inputs/adk/rtk-tech.tf
set dc_tluplus_map              $adk_dir/rtk-tluplus.map
inputs/adk/rtk-tluplus.map
set dc_tluplus_max              $adk_dir/rtk-max.tluplus
inputs/adk/rtk-max.tluplus
set dc_tluplus_min              $adk_dir/rtk-min.tluplus
inputs/adk/rtk-min.tluplus
set dc_adk_tcl                  $adk_dir/adk.tcl
inputs/adk/adk.tcl
set dc_target_libraries         stdcells.db
stdcells.db
# set dc_target_libraries         $adk_dir/stdcells.db
# Extra libraries
set dc_additional_search_path   $adk_dir
inputs/adk
#-------------------------------------------------------------------------
# Directories
#-------------------------------------------------------------------------
set dc_reports_dir              reports
reports
set dc_results_dir              results
results
set dc_alib_dir                 alib
alib

  > Info: Sourcing "scripts/setup-session.tcl"

#=========================================================================
# setup-session.tcl
#=========================================================================
# Author : Christopher Torng
# Date   : September 30, 2018
# Set up variables for this specific ASIC design kit
source -echo -verbose $dc_adk_tcl
#=========================================================================
# ASIC Design Kit Setup TCL File
#=========================================================================
# This file is sourced by every asic flow tcl script that uses the
# ASIC design kit. This allows us to set ADK-specific variables.
#-------------------------------------------------------------------------
# ADK_PROCESS
#-------------------------------------------------------------------------
# This variable is used by the Innovus Foundation Flow to automatically
# configure process-specific options (e.g., extraction engines).
#
# The process can be "28", "180", etc., with units in nm.
set ADK_PROCESS 45
45
#-------------------------------------------------------------------------
# Preferred routing layers
#-------------------------------------------------------------------------
# These variables are used by the Synopsys DC Topographical flow and also
# by the Innovus Foundation Flow. Typically the top few metal layers are
# reserved for power straps and maybe clock routing.
set ADK_MIN_ROUTING_LAYER_DC metal2
metal2
set ADK_MAX_ROUTING_LAYER_DC metal7
metal7
set ADK_MIN_ROUTING_LAYER_INNOVUS 2
2
set ADK_MAX_ROUTING_LAYER_INNOVUS 7
7
#-------------------------------------------------------------------------
# Power mesh layers
#-------------------------------------------------------------------------
# These variables are used in Innovus scripts to reference the layers used
# for the coarse power mesh.
#
# Care must be taken to choose the right layers for the power mesh such
# that the bottom layer of the power mesh is perpendicular to the
# direction of the power rails in the stdcells. This allows Innovus to
# stamp stacked vias down at each intersection.
set ADK_POWER_MESH_BOT_LAYER 6
6
set ADK_POWER_MESH_TOP_LAYER 7
7
# === 180 ================================================================
#-------------------------------------------------------------------------
# ADK Pad Ring (OPTIONAL) - BRG - Added by Jack Brzozowski (Under Construction)
#-------------------------------------------------------------------------
# These variables are used in the floorplanning step to generate a pad ring 
# for the final chip. 
# 
# We include variables for Core VDD/VSS, IO VDD/VSS, a corner cell, and Bond pads 
# We can also include POC pad, although for the freePDK one was not implemented 
# for ECE5745
# For ADK's that do not have a separate bondpad cell, we set ADK_BONDPAD_CELL to FALSE,
# this will tell the brg floorplan step to not instantiate the 
set ADK_BONDPAD_CELL   FALSE
FALSE
set ADK_VDD_CORE_CELL  VddPowerCell; 
VddPowerCell
set ADK_VSS_CORE_CELL  GndPowerCell; 
GndPowerCell
set ADK_VDD_IO_CELL    VddPowerCell; 
VddPowerCell
set ADK_VSS_IO_CELL    GndPowerCell; 
GndPowerCell
set ADK_CORNER_CELL    CornerCell ; 
CornerCell
set ADK_POC_CELL       FALSE
FALSE
#-------------------------------------------------------------------------
# ADK IOCELL Params (OPTIONAL) - BRG - Added by Jack Brzozowski (Under Construction)
#-------------------------------------------------------------------------
# These variables are used to specify dimensions of iocells and power routing gap 
# so that a Die Bounding Box, IO Bounding Box, and Core Bounding Box can be created
# for the floorplan
#
# The die edge must have space for:
#
# 1. IO cell height (180nm IO library uses 115um height)
# 2. Extra margin for power routing
#
#           115         8.4
#             um         um
#     |----------------|---|----->
#     ^        ^         ^    ^
#     |        |         |    +----- Core area from here onward
#     |        |         +---------- Margin for power routing
#     |        +-------------------- IO cell len
#     |
#     +----------------------------- Die boundary
#
set ADK_IO_CELL_LEN 115
115
set ADK_BONDPAD_WIDTH 80
80
set ADK_IO_CELL_SPACING 100
100
set ADK_PWR_NETS {VDD VPWR}
VDD VPWR
set ADK_GND_NETS {VSS VGND}
VSS VGND
set ADK_PWR_NET_LIST {VDD VSS}
VDD VSS
set ADK_PWR_RING_WIDTH 11.5;   # Width of power ring metal 
11.5
set ADK_PWR_RING_SPACING 4.80; # Spacing between power ring metals
4.80
set ADK_PWR_RING_OFFSET 5.0;   # Bond pad requires specific offset to avoid DRC
5.0
set ADK_CORE_MARGIN_LEN [expr ([llength $ADK_PWR_NET_LIST] * ($ADK_PWR_RING_WIDTH + $ADK_PWR_RING_SPACING)) + $ADK_PWR_RING_OFFSET]
37.6
#---------------------------------------------------------------------------------------
# ADK track pitch - BRG - added by Jack Brzozowski (Under Construction)
#---------------------------------------------------------------------------------------
# This variable indicates the track pitch between M1 stripes. This is used 
# by the power grid step to determine how wide to make the power grid stripes.
# 50 * ADK_TRACK_PITCH
# 
set ADK_TRACK_PITCH 0.14; # found in rtk-tech.tf, for M1
0.14
set ADK_GUI_TEXT FALSE
FALSE
#-------------------------------------------------------------------------
# ADK_IO_FILLER_CELLS
#-------------------------------------------------------------------------
# This variable should include a space delimited list of the names of
# the filler cells in the library. Note, you must order the filler cells
# from largest to smallest because ICC / Innovus will start by using the
# first filler cell, and only use the second filler cell if there is
# space.
set ADK_IO_FILLER_CELLS {FILLER20 FILLER10 FILLER5 FILLER1 FILLER05 FILLER0005}
FILLER20 FILLER10 FILLER5 FILLER1 FILLER05 FILLER0005
# === 180   ==============================================================
#-------------------------------------------------------------------------
# ADK_DRIVING_CELL
#-------------------------------------------------------------------------
# This variable should indicate which cell to use with the
# set_driving_cell command. The tools will assume all inputs to a block
# are being driven by this kind of cell. It should usually be some kind
# of simple inverter.
set ADK_DRIVING_CELL "INV_X2"
INV_X2
#-------------------------------------------------------------------------
# ADK_TYPICAL_ON_CHIP_LOAD
#-------------------------------------------------------------------------
# Our default timing constraints assume that we are driving another block
# of on-chip logic. Select how much load capacitance in picofarads we
# should drive here. This is the load capacitance that the output pins of
# the block will expect to be driving.
#
# The stdcell lib shows about 6.5fF for an inverter x4, so about 7fF is
# reasonable.
set ADK_TYPICAL_ON_CHIP_LOAD 7
7
#-------------------------------------------------------------------------
# ADK_FILLER_CELLS
#-------------------------------------------------------------------------
# This variable should include a space delimited list of the names of
# the filler cells in the library. Note, you must order the filler cells
# from largest to smallest because ICC / Innovus will start by using the
# first filler cell, and only use the second filler cell if there is
# space.
set ADK_FILLER_CELLS   "FILLCELL_X32    FILLCELL_X16    FILLCELL_X8    FILLCELL_X4    FILLCELL_X2    FILLCELL_X1"
FILLCELL_X32    FILLCELL_X16    FILLCELL_X8    FILLCELL_X4    FILLCELL_X2    FILLCELL_X1
#-------------------------------------------------------------------------
# ADK_TIE_CELLS
#-------------------------------------------------------------------------
# This list should specify the cells to use for tying high to VDD and
# tying low to VSS.
set ADK_TIE_CELLS   "LOGIC1_X1    LOGIC0_X1"
LOGIC1_X1    LOGIC0_X1
#-------------------------------------------------------------------------
# ADK_WELL_TAP_CELL
#-------------------------------------------------------------------------
# This list should specify the well tap cell if the stdcells in the
# library do not already include taps.
set ADK_WELL_TAP_CELL ""
#-------------------------------------------------------------------------
# ADK_END_CAP_CELL
#-------------------------------------------------------------------------
# This list should specify the end cap cells if the library requires them.
set ADK_END_CAP_CELL ""
#-------------------------------------------------------------------------
# ADK_ANTENNA_CELL
#-------------------------------------------------------------------------
# This list has the antenna diode cell used to avoid antenna DRC
# violations.
set ADK_ANTENNA_CELL "ANTENNA_X1"
ANTENNA_X1
#-------------------------------------------------------------------------
# ADK_LVS_EXCLUDE_CELL_LIST (OPTIONAL)
#-------------------------------------------------------------------------
# For LVS, we usually want a netlist that excludes physical cells that
# have no devices in them (or else LVS will have issues). Specifically for
# filler cells, the extracted layout will not have any trace of the
# fillers because there are no devices in them. Meanwhile, the schematic
# generated from the netlist will show filler cells instances with VDD/VSS
# ports, and this will cause LVS to flag a "mismatch" with the layout.
#
# This list can be used to filter out physical-only cells from the netlist
# generated for LVS. If this is left empty, LVS will just be a bit more
# difficult to deal with.
set ADK_LVS_EXCLUDE_CELL_LIST   "FILL*"
FILL*
#-------------------------------------------------------------------------
# ADK_VIRTUOSO_EXCLUDE_CELL_LIST (OPTIONAL)
#-------------------------------------------------------------------------
# Similar to the case with LVS, we may want to filter out certain cells
# for Virtuoso simulation. Specifically, decaps can make Virtuoso
# simulation very slow. While we do eventually want to do a complete
# simulation including decaps, excluding them can speed up simulation
# significantly.
#
# This list can be used to filter out such cells from the netlist
# generated for Virtuoso simulation. If this is left empty, then Virtuoso
# simulations will just run more slowly.
set ADK_VIRTUOSO_EXCLUDE_CELL_LIST   "FILL*"
FILL*
#-------------------------------------------------------------------------
# ADK_BUF_CELL_LIST (OPTIONAL)
#-------------------------------------------------------------------------
# For ECOs, we specify what buffer cells can be used in order to resolve
# timing violations.
set ADK_BUF_CELL_LIST {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32}
BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32
# Based roughly on lib information, obsolete, we now let the user set this parameter
# set ADK_HOLD_TARGET_SLACK 0.045;    # 45 ps
# set ADK_SETUP_TARGET_SLACK 0.012;   # 12 ps
set ADK_DONT_USE_LIST {NangateOpenCellLibrary/SDFF_X1 NangateOpenCellLibrary/SDFF_X2 NangateOpenCellLibrary/SDFFS_X1 NangateOpenCellLibrary/SDFFS_X2 NangateOpenCellLibrary/SDFFR_X1 NangateOpenCellLibrary/SDFFR_X2 NangateOpenCellLibrary/SDFFRS_X1 NangateOpenCellLibrary/SDFFRS_X2}
NangateOpenCellLibrary/SDFF_X1 NangateOpenCellLibrary/SDFF_X2 NangateOpenCellLibrary/SDFFS_X1 NangateOpenCellLibrary/SDFFS_X2 NangateOpenCellLibrary/SDFFR_X1 NangateOpenCellLibrary/SDFFR_X2 NangateOpenCellLibrary/SDFFRS_X1 NangateOpenCellLibrary/SDFFRS_X2
#-------------------------------------------------------------------------
# Support for open-source tools
#-------------------------------------------------------------------------
# Open-source tools tend to require more detailed variables than
# commercial tools do. In this section we define extra variables for them.
set ADK_TIE_HI_CELL "LOGIC1_X1"
LOGIC1_X1
set ADK_TIE_LO_CELL "LOGIC0_X1"
LOGIC0_X1
set ADK_TIE_HI_PORT "Z"
Z
set ADK_TIE_LO_PORT "Z"
Z
set ADK_MIN_BUF_CELL   "BUF_X1"
BUF_X1
set ADK_MIN_BUF_PORT_I "A"
A
set ADK_MIN_BUF_PORT_O "Z"
Z
Z
#-------------------------------------------------------------------------
# System
#-------------------------------------------------------------------------
# Multicore support -- watch how many licenses we have!
set_host_options -max_cores $dc_num_cores
Warning: You requested 16 cores. However, the host en-ec-ecelinux-01.coecis.cornell.edu only has 10 available cores. The tool will ignore the request and use -max_cores 10. (UIO-230)
1
# Set up alib caching for faster consecutive runs
set_app_var alib_library_analysis_path $dc_alib_dir
alib
#-------------------------------------------------------------------------
# Message suppression
#-------------------------------------------------------------------------
if { $dc_suppress_msg } {

  foreach m $dc_suppressed_msg {
    suppress_message $m
  }

}
#-------------------------------------------------------------------------
# Libraries
#-------------------------------------------------------------------------
# Set up search path for libraries and design files
set_app_var search_path ". $dc_additional_search_path $search_path"
. inputs/adk . /opt/synopsys/syn/R-2020-09.SP2/libraries/syn /opt/synopsys/syn/R-2020-09.SP2/dw/syn_ver /opt/synopsys/syn/R-2020-09.SP2/dw/sim_ver
# Important app vars
#
# - target_library    -- DC maps the design to gates in this library (db)
# - synthetic_library -- DesignWare library (sldb)
# - link_library      -- Libraries for any other design references (e.g.,
#                        SRAMs, hierarchical blocks, macros, IO libs) (db)
set_app_var target_library     $dc_target_libraries
stdcells.db
set_app_var synthetic_library  dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library       [join "
                                 *
                                 $target_library
                                 $dc_extra_link_libraries
                                 $synthetic_library
                               "]
* stdcells.db ./inputs/adk/stdcells.db ./inputs/adk/stdcells.db dw_foundation.sldb
# Create Milkyway library
#
# By default, Milkyway libraries only have 180 or so layers available to
# use (255 total, but some are reserved). The extend_mw_layers command
# expands the Milkyway library to accommodate up to 4095 layers.
# Only create new Milkyway design library if it doesn't already exist
set milkyway_library ${dc_design_name}_lib
ProcDpathAluWrapper_lib
if {![file isdirectory $milkyway_library ]} {

  # Create a new Milkyway library

  extend_mw_layers
  create_mw_lib -technology           $dc_milkyway_tf                            -mw_reference_library $dc_milkyway_ref_libraries                 $milkyway_library

} else {

  # Reuse existing Milkyway library, but ensure that it is consistent with
  # the provided reference Milkyway libraries.

  set_mw_lib_reference $milkyway_library     -mw_reference_library $dc_milkyway_ref_libraries

}
Start to load technology file inputs/adk/rtk-tech.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 106) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 165) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 224) (TFCHK-012)
Warning: Layer 'metal4' is missing the attribute 'minArea'. (line 282) (TFCHK-012)
Warning: Layer 'metal5' is missing the attribute 'minArea'. (line 340) (TFCHK-012)
Warning: Layer 'metal6' is missing the attribute 'minArea'. (line 398) (TFCHK-012)
Warning: Layer 'metal7' is missing the attribute 'minArea'. (line 455) (TFCHK-012)
Warning: Layer 'metal8' is missing the attribute 'minArea'. (line 512) (TFCHK-012)
Warning: Layer 'metal9' is missing the attribute 'minArea'. (line 568) (TFCHK-012)
Warning: Layer 'metal10' is missing the attribute 'minArea'. (line 624) (TFCHK-012)
Warning: Cut layer 'via1' has a non-cross primary default ContactCode 'via1_4'. (line 642) (TFCHK-092)
Warning: Cut layer 'via2' has a non-cross primary default ContactCode 'via2_8'. (line 732) (TFCHK-092)
Warning: ContactCode 'via4_0' has undefined or zero enclosures. (line 858). (TFCHK-073)
Warning: ContactCode 'via5_0' has undefined or zero enclosures. (line 876). (TFCHK-073)
Warning: ContactCode 'via7_0' has undefined or zero enclosures. (line 912). (TFCHK-073)
Warning: ContactCode 'via9_0' has undefined or zero enclosures. (line 948). (TFCHK-073)
Warning: ContactCode 'Via4Array-0' has undefined or zero enclosures. (line 1366). (TFCHK-073)
Warning: ContactCode 'Via5Array-0' has undefined or zero enclosures. (line 1385). (TFCHK-073)
Warning: ContactCode 'Via7Array-0' has undefined or zero enclosures. (line 1423). (TFCHK-073)
Warning: ContactCode 'Via9Array-0' has undefined or zero enclosures. (line 1461). (TFCHK-073)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1470) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1479) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1488) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1497) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1506) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1515) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1524) (TFCHK-014)
Warning: Layer '' is missing the attribute 'maxStackLevel'. (line 1533) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.17. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.175. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file inputs/adk/rtk-tech.tf has been loaded successfully.
open_mw_lib $milkyway_library
{ProcDpathAluWrapper_lib}
# Set up TLU plus (if the files exist)
if { $dc_topographical == True } {
  if {[file exists [which $dc_tluplus_max]]} {
    set_tlu_plus_files -max_tluplus  $dc_tluplus_max                        -min_tluplus  $dc_tluplus_min                        -tech2itf_map $dc_tluplus_map

    check_tlu_plus_files
  }
}
#-------------------------------------------------------------------------
# Misc
#-------------------------------------------------------------------------
# Set up tracking for Synopsys Formality
set_svf ${dc_results_dir}/${dc_design_name}.mapped.svf
1
# SAIF mapping
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
# Avoiding X-propagation for synchronous reset DFFs
#
# There are two key variables that help avoid X-propagation for
# synchronous reset DFFs:
#
# - set hdlin_ff_always_sync_set_reset true
#
#     - Tells DC to use every constant 0 loaded into a DFF with a clock
#       for synchronous reset, and every constant 1 loaded into a DFF with a
#       clock for synchronous set
#
# - set compile_seqmap_honor_sync_set_reset true
#
#     - Tells DC to preserve synchronous reset or preset logic close to
#       the flip-flop
#
# So the hdlin variable first tells DC to treat resets as synchronous, and
# the compile variable tells DC that for all these synchronous reset DFFs,
# keep the logic simple and close to the DFF to avoid X-propagation. The
# hdlin variable applies to the analyze step when we read in the RTL, so
# it must be set before we read in the Verilog. The second variable
# applies to compile and must be set before we run compile_ultra.
#
# Note: Instead of setting the hdlin_ff_always_sync_set_reset variable to
# true, you can specifically tell DC about a particular DFF reset using
# the //synopsys sync_set_reset "reset, int_reset" pragma.
#
# By default, the hdlin_ff_always_async_set_reset variable is set to true,
# and the hdlin_ff_always_sync_set_reset variable is set to false.
set hdlin_ff_always_sync_set_reset      true
true
set compile_seqmap_honor_sync_set_reset true
true
# When boundary optimizations are off, set this variable to true to still
# allow unconnected registers to be removed.
set compile_optimize_unloaded_seq_logic_with_no_bound_opt true
true
# Remove new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
# Hook to drop into interactive Design Compiler shell after setup
if {[info exists ::env(DC_EXIT_AFTER_SETUP)]} { set DC_SETUP_DONE true }

  > Info: Sourcing "scripts/read-design.tcl"

#=========================================================================
# read-design.tcl
#=========================================================================
# Author : Christopher Torng
# Date   : May 14, 2018
#
# Check libraries
check_library > $dc_reports_dir/${dc_design_name}.check_library.rpt
# The first "WORK" is a reserved word for Design Compiler. The value for
# the -path option is customizable.
define_design_lib WORK -path ${dc_results_dir}/WORK
1
# Analyze the RTL source file
if { ![analyze -format sverilog $dc_rtl_handoff] } { exit 1 }
Running PRESTO HDLC
Compiling source file ./inputs/rtl/ProcDpathAluWrapper.v
Presto compilation completed successfully.
Loading db file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/inputs/adk/stdcells.db'
Loading db file '/opt/synopsys/syn/R-2020-09.SP2/libraries/syn/dw_foundation.sldb'
# Elaborate the design with design parameters from a file, or else just
# elaborate normally
if {[file exists [which setup-design-params.txt]]} {
  elaborate $dc_design_name -file_parameters setup-design-params.txt
  rename_design $dc_design_name* $dc_design_name
} else {
  elaborate $dc_design_name
}
Warning: File 'setup-design-params.txt' was not found in search path. (CMD-030)
Loading db file '/opt/synopsys/syn/R-2020-09.SP2/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/syn/R-2020-09.SP2/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (ProcDpathAluWrapper)
Elaborated 1 design.
Current design is now 'ProcDpathAluWrapper'.
Information: Building the design 'proc_ProcDpathAluWrapper'. (HDL-193)
Presto compilation completed successfully. (proc_ProcDpathAluWrapper)
Information: Building the design 'vc_EnResetReg' instantiated from design 'proc_ProcDpathAluWrapper' with
        the parameters "1". (HDL-193)

Inferred memory devices in process
        in routine vc_EnResetReg_p_nbits1 line 102 in file
                'vc/regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vc_EnResetReg_p_nbits1)
Information: Building the design 'vc_EnReg' instantiated from design 'proc_ProcDpathAluWrapper' with
        the parameters "32". (HDL-193)

Inferred memory devices in process
        in routine vc_EnReg_p_nbits32 line 68 in file
                'vc/regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vc_EnReg_p_nbits32)
Information: Building the design 'vc_EnReg' instantiated from design 'proc_ProcDpathAluWrapper' with
        the parameters "6". (HDL-193)

Inferred memory devices in process
        in routine vc_EnReg_p_nbits6 line 68 in file
                'vc/regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (vc_EnReg_p_nbits6)
Information: Building the design 'proc_ProcDpathAlu'. (HDL-193)
Warning:  proc/ProcDpathAlu.v:39: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 21 in file
        'proc/ProcDpathAlu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully. (proc_ProcDpathAlu)
Information: Building the design 'vc_EqComparator' instantiated from design 'proc_ProcDpathAlu' with
        the parameters "32". (HDL-193)
Presto compilation completed successfully. (vc_EqComparator_p_nbits32)
1
current_design $dc_design_name
Current design is 'ProcDpathAluWrapper'.
{ProcDpathAluWrapper}
link

  Linking design 'ProcDpathAluWrapper'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/ProcDpathAluWrapper.db, etc
  NangateOpenCellLibrary (library) /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/inputs/adk/stdcells.db
  dw_foundation.sldb (library) /opt/synopsys/syn/R-2020-09.SP2/libraries/syn/dw_foundation.sldb

1
#-------------------------------------------------------------------------
# Write out useful files
#-------------------------------------------------------------------------
# This ddc can be used as a checkpoint to load up to the current state
write -hierarchy -format ddc       -output ${dc_results_dir}/${dc_design_name}.elab.ddc
Writing ddc file 'results/ProcDpathAluWrapper.elab.ddc'.
1
# This Verilog is useful to double-check the netlist that dc will use for
# mapping
write -hierarchy -format verilog       -output ${dc_results_dir}/${dc_design_name}.elab.v
Writing verilog file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/results/ProcDpathAluWrapper.elab.v'.
Warning: Module vc_EnResetReg_p_nbits1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog writer has added 1 nets to module proc_ProcDpathAlu using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Module proc_ProcDpathAlu contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1

  > Info: Sourcing "scripts/constraints.tcl"

#=========================================================================
# Design Constraints File
#=========================================================================
# This constraint sets the target clock period for the chip in
# nanoseconds. Note that the first parameter is the name of the clock
# signal in your verlog design. If you called it something different than
# clk you will need to change this. You should set this constraint
# carefully. If the period is unrealistically small then the tools will
# spend forever trying to meet timing and ultimately fail. If the period
# is too large the tools will have no trouble but you will get a very
# conservative implementation.
set clock_net  $env(clk_port)
clk
set clock_name ideal_clock
ideal_clock
create_clock -name ${clock_name}              -period ${clock_period}              [get_ports ${clock_net}]
1
# This constraint sets the load capacitance in picofarads of the
# output pins of your design.
set_load -pin_load $ADK_TYPICAL_ON_CHIP_LOAD [all_outputs]
1
# This constraint sets the input drive strength of the input pins of
# your design. We specifiy a specific standard cell which models what
# would be driving the inputs. This should usually be a small inverter
# which is reasonable if another block of on-chip logic is driving
# your inputs.
set_driving_cell -no_design_rule   -lib_cell $ADK_DRIVING_CELL [all_inputs]
1
set input_delay [expr ${clock_period}*$env(input_delay)]
0.15
set output_delay [expr ${clock_period}*$env(output_delay)]
0.15
# set_input_delay constraints for input ports
#
# - make this non-zero to avoid hold buffers on input-registered designs
#
# Input delay automatically excludes clk in innovus, so we don't explicitly exclude it
set_input_delay -clock ${clock_name} ${input_delay} [all_inputs]
1
# set_output_delay constraints for output ports
set_output_delay -clock ${clock_name} $output_delay [all_outputs]
1
# Make all signals limit their fanout
set_max_fanout 20 $design_name
1
# Make all signals meet good slew
set_max_transition [expr 0.25*${clock_period}] $design_name
1
#set_input_transition 1 [all_inputs]
#set_max_transition 10 [all_outputs]
set_dont_use $ADK_DONT_USE_LIST1

  > Info: Sourcing "scripts/make-path-groups.tcl"

#=========================================================================
# make-path-groups.tcl
#=========================================================================
# Set up common path groups to help the timing engine focus individually
# on different sets of paths.
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
set ports_clock_root [filter_collection                        [get_attribute [get_clocks] sources]                        object_class==port]
{clk[0]}
group_path -name REGOUT            -to   [all_outputs]
1
group_path -name REGIN            -from [remove_from_collection [all_inputs] $ports_clock_root]
1
#djl357 - adding reg to reg path?
group_path -name REG2REG            -from [remove_from_collection [all_registers] $ports_clock_root] -to [remove_from_collection [all_registers] $ports_clock_root]
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'alt1' from '(none)' to '5K_hvratio_1_1'. (OPT-170)
Information: Changed wire load model for 'astr' from '(none)' to '5K_hvratio_1_1'. (OPT-170)
Information: Changed wire load model for 'alt1' from '(none)' to '5K_hvratio_1_1'. (OPT-170)
Information: Changed wire load model for 'astr' from '(none)' to '5K_hvratio_1_1'. (OPT-170)
1
group_path -name FEEDTHROUGH            -from [remove_from_collection [all_inputs] $ports_clock_root]            -to   [all_outputs]
1

  > Info: Sourcing "scripts/compile-options.tcl"

#=========================================================================
# compile-options.tcl
#=========================================================================
# This script sets the "$compile_ultra_options" variable used in the
# compile.tcl script.
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
#-------------------------------------------------------------------------
# Flatten effort
#-------------------------------------------------------------------------
#
# - Effort 0: No auto-ungrouping / boundary optimizations (strict hierarchy)
# - Effort 1: No auto-ungrouping / boundary optimizations
#             DesignWare cells are ungrouped (var compile_ultra_ungroup_dw)
# - Effort 2: Enable auto-ungrouping / boundary optimizations
#             DesignWare cells are ungrouped (var compile_ultra_ungroup_dw)
# - Effort 3: Everything ungrouped + level param for how deep to ungroup
#
# Note that even with boundary optimizations off, DC will still propagate
# constants across the boundary, although this can be disabled with a
# variable if we really wanted to disable it.
#
puts "Info: Flattening effort = $dc_flatten_effort"
Info: Flattening effort = 0
set compile_ultra_options ""
if {$dc_flatten_effort == 0} {
  puts "Info: All design hierarchies are preserved unless otherwise specified."
  set_app_var compile_ultra_ungroup_dw false
  puts "Info: Design Compiler compile_ultra boundary optimization is disabled."
  append compile_ultra_options " -no_autoungroup -no_boundary_optimization"

} elseif {$dc_flatten_effort == 1} {
  puts "Info: Unconditionally ungroup the DesignWare cells."
  set_app_var compile_ultra_ungroup_dw true
  puts "Info: Design Compiler compile_ultra automatic ungrouping is disabled."
  puts "Info: Design Compiler compile_ultra boundary optimization is disabled."
  append compile_ultra_options " -no_autoungroup -no_boundary_optimization"

} elseif {$dc_flatten_effort == 2} {
  puts "Info: Unconditionally ungroup the DesignWare cells."
  set_app_var compile_ultra_ungroup_dw true
  puts "Info: Design Compiler compile_ultra automatic ungrouping is enabled."
  puts "Info: Design Compiler compile_ultra boundary optimization is enabled."
  append compile_ultra_options ""

} elseif {$dc_flatten_effort == 3} {
  set ungroup_start_level 2
  ungroup -start_level $ungroup_start_level -all -flatten
  puts "Info: All hierarchical cells starting from level $ungroup_start_level are flattened."
  puts "Info: Unconditionally ungroup the DesignWare cells."
  puts "Info: Design Compiler compile_ultra automatic ungrouping is enabled."
  puts "Info: Design Compiler compile_ultra boundary optimization is enabled."
  set_app_var compile_ultra_ungroup_dw true
  append compile_ultra_options ""

} else {
  puts "Info: Unrecognizable flatten effort value: $dc_flatten_effort"
  exit
}
Info: All design hierarchies are preserved unless otherwise specified.
Info: Design Compiler compile_ultra boundary optimization is disabled.
 -no_autoungroup -no_boundary_optimization
#-------------------------------------------------------------------------
# Enable or disable clock gating
#-------------------------------------------------------------------------
puts "Info: Enable clock gating = $dc_gate_clock"
Info: Enable clock gating = True
if { $dc_gate_clock == True } {
  append compile_ultra_options " -gate_clock"
}
 -no_autoungroup -no_boundary_optimization -gate_clock
#-------------------------------------------------------------------------
# Other
#-------------------------------------------------------------------------
# Three-state nets are declared as Verilog "wire" instead of "tri." This
# is useful in eliminating "assign" primitives and "tran" gates in the
# Verilog output.
set_app_var verilogout_no_tri true
true
# Prevent assignment statements in the Verilog netlist
set_fix_multiple_port_nets -all -buffer_constants
1
# Apply physical design constraints (this really belongs in constraints)
#
# Set the minimum and maximum routing layers used in DC topographical mode
#
if { $dc_topographical == True } {
  set_ignored_layers -min_routing_layer $ADK_MIN_ROUTING_LAYER_DC
  set_ignored_layers -max_routing_layer $ADK_MAX_ROUTING_LAYER_DC

  report_ignored_layers
}

  > Info: Sourcing "scripts/compile.tcl"

#=========================================================================
# compile.tcl
#=========================================================================
# Author : Christopher Torng
# Date   : September 30, 2018
#-------------------------------------------------------------------------
# Pre-compile checks
#-------------------------------------------------------------------------
# The check_timing command checks for constraint problems such as
# undefined clocking, undefined input arrival times, and undefined output
# constraints. These constraint problems could cause you to overlook
# timing violations. For this reason, the check_timing command is
# recommended whenever you apply new constraints such as clock
# definitions, I/O delays, or timing exceptions.
redirect -tee   ${dc_reports_dir}/${dc_design_name}.premapped.checktiming.rpt   {check_timing}
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# Check design for consistency
#
# Most problems with synthesis will be caught in this report
check_design -summary
 
****************************************
check_design summary:
Version:     R-2020.09-SP2
Date:        Thu Apr 13 14:52:31 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     2
    Feedthrough (LINT-29)                                           1

Nets                                                               11
    Unloaded nets (LINT-2)                                         11
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)

1
check_design   > ${dc_reports_dir}/${dc_design_name}.premapped.checkdesign.rpt
#-------------------------------------------------------------------------
# Compile
#-------------------------------------------------------------------------
puts "Info: DC compile_ultra options = $compile_ultra_options"
Info: DC compile_ultra options =  -no_autoungroup -no_boundary_optimization -gate_clock
eval "compile_ultra $compile_ultra_options"
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/inputs/adk/stdcells.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 10 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'vc_EnReg_p_nbits32'. (OPT-1056)
  Simplifying Design 'ProcDpathAluWrapper'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)

Loaded alib file 'alib/alib-52/stdcells.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'proc_ProcDpathAlu'
 Implement Synthetic for 'proc_ProcDpathAlu'.
Information: Added key list 'DesignWare' to design 'proc_ProcDpathAlu'. (DDB-72)
  Processing 'proc_ProcDpathAluWrapper'
  Processing 'vc_EnReg_p_nbits32_0'
  Processing 'ProcDpathAluWrapper'
  Processing 'vc_EqComparator_p_nbits32'
Information: Added key list 'DesignWare' to design 'vc_EqComparator_p_nbits32'. (DDB-72)
  Processing 'vc_EnReg_p_nbits6'
  Processing 'vc_EnResetReg_p_nbits1'
  Processing 'SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits6'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits32_0_0'
  Mapping integrated clock gating circuitry

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design ProcDpathAluWrapper, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAluWrapper, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits32_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design vc_EqComparator_p_nbits32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW_cmp_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW_cmp_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_sub_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_sub_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_sub_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_sub_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_add_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_add_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_add_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_sub_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design proc_ProcDpathAlu_DW01_add_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits32_0_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design vc_EnResetReg_p_nbits1. (PWR-730)
Information: Performing clock-gating on design vc_EnReg_p_nbits32_1. (PWR-730)
Information: Performing clock-gating on design vc_EnReg_p_nbits6. (PWR-730)
Information: Performing clock-gating on design vc_EnReg_p_nbits32_0. (PWR-730)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
        Number of combinational loops found: 0

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    2696.2      0.24       0.6      96.1                           73607.4844
    0:00:05    2679.4      0.26       0.7      96.1                           73291.1250

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Selecting critical implementations
  Mapping 'proc_ProcDpathAlu_DW01_add_0'
  Mapping 'proc_ProcDpathAlu_DW01_add_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:06    2186.8      0.25       0.6     111.2                           47179.0859
    0:00:07    2290.5      0.00       0.0     119.6                           51167.8516
    0:00:07    2290.5      0.00       0.0     119.6                           51167.8516
    0:00:07    2290.5      0.00       0.0     119.6                           51167.8516
        Number of combinational loops found: 0
    0:00:07    2290.3      0.00       0.0     119.6                           51161.1914
    0:00:07    2288.9      0.00       0.0     119.6                           51140.0469

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08    2228.3      0.00       0.0     119.2                           48798.4219
    0:00:08    2228.3      0.00       0.0     119.2                           48798.4219
    0:00:08    2228.3      0.00       0.0     119.2                           48798.4219
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2222.7      0.00       0.0     119.2                           48534.9766
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:08    2251.2      0.00       0.0       0.0                           49077.1172
    0:00:08    2251.2      0.00       0.0       0.0                           49077.1172


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08    2251.2      0.00       0.0       0.0                           49077.1172
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
        Number of combinational loops found: 0

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
    0:00:09    2213.9      0.00       0.0       0.0                           47873.1836
Loading db file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/inputs/adk/stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# High-effort area optimization
#
# This command was introduced in I-2013.12 and performs monotonic
# gate-to-gate optimization on mapped designs. It is supposed to improve
# area without degrading timing or leakage.
if { $dc_high_effort_area_opt == True } {
  optimize_netlist -area
}
#-------------------------------------------------------------------------
# Post-compile
#-------------------------------------------------------------------------
# Check design
check_design -summary
 
****************************************
check_design summary:
Version:     R-2020.09-SP2
Date:        Thu Apr 13 14:53:43 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     31
    Unconnected ports (LINT-28)                                    31

Cells                                                              24
    Connected to power or ground (LINT-32)                         22
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)

1
check_design > ${dc_reports_dir}/${dc_design_name}.mapped.checkdesign.rpt
# Synopsys Formality
set_svf -off
1
# Uniquify by prefixing every module in the design with the design name.
# This is useful for hierarchical LVS when multiple blocks use modules
# with the same name but different definitions.
if { $dc_uniquify_with_design_name == True } {
  set uniquify_naming_style "${dc_design_name}_%s_%d"
  uniquify -force
}
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAluWrapper'. (OPT-1056)
Information: Uniquified 1 instances of design 'vc_EqComparator_p_nbits32'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits6'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits32_0_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW_cmp_J1_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW_cmp_J1_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_sub_J1_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_sub_J1_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_sub_J1_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_sub_J1_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_add_J1_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_add_J1_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_add_J1_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_add_J1_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_sub_J1_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_vc_EnReg_p_nbits32_0_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'vc_EnResetReg_p_nbits1'. (OPT-1056)
Information: Uniquified 1 instances of design 'vc_EnReg_p_nbits32_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'vc_EnReg_p_nbits6'. (OPT-1056)
Information: Uniquified 1 instances of design 'vc_EnReg_p_nbits32_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'proc_ProcDpathAlu_DW01_add_J1_4'. (OPT-1056)
1
# Use naming rules to preserve structs and use case insensitive names
# to guarantee unique names even with case insensitive tools 
define_name_rules verilog -preserve_struct_ports -case_insensitive
1
report_names       -rules verilog   > ${dc_reports_dir}/${dc_design_name}.mapped.naming.rpt
# Replace special characters with non-special ones before writing out a
# Verilog netlist (e.g., "\bus[5]" -> "bus_5_")
change_names -rules verilog -hierarchy
1

  > Info: Sourcing "scripts/generate-results.tcl"

#=========================================================================
# generate-results.tcl
#=========================================================================
# Write out the design
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
# Write the .namemap file for energy analysis
if {[file exists "inputs/run.saif" ]} {
  saif_map                       -create_map                  -input "inputs/run.saif"     -source_instance ${dc_saif_instance}
}
# Write out files
write -format ddc       -hierarchy        -output ${dc_results_dir}/${dc_design_name}.mapped.ddc
Writing ddc file 'results/ProcDpathAluWrapper.mapped.ddc'.
1
write -format verilog       -hierarchy            -output ${dc_results_dir}/${dc_design_name}.mapped.v
Writing verilog file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/results/ProcDpathAluWrapper.mapped.v'.
1
write -format svsim       -output ${dc_results_dir}/${dc_design_name}.mapped.svwrapper.v
Writing svsim file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/results/ProcDpathAluWrapper.mapped.svwrapper.v'.
1
# Dump the mapped.v and svwrapper.v into one svsim.v file to make it
# easier to include a single file for gate-level simulation. The svwrapper
# matches the interface of the original RTL even if using SystemVerilog
# features (e.g., array of arrays, uses parameters, etc.).
sh cat ${dc_results_dir}/${dc_design_name}.mapped.v        ${dc_results_dir}/${dc_design_name}.mapped.svwrapper.v        > ${dc_results_dir}/${dc_design_name}.mapped.svsim.v
# Write top-level verilog view needed for block instantiation
write               -format verilog   -output ${dc_results_dir}/${dc_design_name}.mapped.top.v
Writing verilog file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/results/ProcDpathAluWrapper.mapped.top.v'.
1
# Floorplan
if { $dc_topographical == True } {
  write_floorplan -all ${dc_results_dir}/${dc_design_name}.mapped.fp
}
# Parasitics
write_parasitics -output ${dc_results_dir}/${dc_design_name}.mapped.spef
Information: Writing parasitics to file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/results/ProcDpathAluWrapper.mapped.spef'. (WP-3)
1
# SDF for back-annotated gate-level simulation
write_sdf ${dc_results_dir}/${dc_design_name}.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/4-brg-synopsys-dc-synthesis/results/ProcDpathAluWrapper.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
# SDC constraints
write_sdc -nosplit ${dc_results_dir}/${dc_design_name}.mapped.sdc1

  > Info: Sourcing "scripts/reporting.tcl"

#=========================================================================
# reporting.tcl
#=========================================================================
# Final reports
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
# Report variables
print_variable_group all > ${dc_reports_dir}/${dc_design_name}.vars.rpt
# Report units
redirect -tee   ${dc_reports_dir}/${dc_design_name}.mapped.units.rpt   {report_units}
************************************
Report : units
Design : ProcDpathAluWrapper
Version: R-2020.09-SP2
Date   : Thu Apr 13 14:53:43 2023

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-15 Farad(fF)
Resistance_unit      : 1.0e+6 Ohm(MOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-03 Amp(mA)
1
# Report QOR
report_qor > ${dc_reports_dir}/${dc_design_name}.mapped.qor.rpt
# Report timing
report_clock_timing   -type summary       > ${dc_reports_dir}/${dc_design_name}.mapped.timing.clock.rpt
report_timing   -input_pins -capacitance -transition_time   -nets -significant_digits 4 -nosplit        -path_type full_clock -attributes           -nworst 10 -max_paths 30 -delay_type max    > ${dc_reports_dir}/${dc_design_name}.mapped.timing.setup.rpt
report_timing   -input_pins -capacitance -transition_time   -nets -significant_digits 4 -nosplit        -path_type full_clock -attributes           -nworst 10 -max_paths 30 -delay_type min    > ${dc_reports_dir}/${dc_design_name}.mapped.timing.hold.rpt
# Report constraints
report_constraint   -nosplit          -verbose          > ${dc_reports_dir}/${dc_design_name}.mapped.constraints.rpt
report_constraint   -nosplit          -verbose          -all_violators    > ${dc_reports_dir}/${dc_design_name}.mapped.constraints.violators.rpt
report_timing_requirements   > ${dc_reports_dir}/${dc_design_name}.mapped.timing.requirements.rpt
# Report area
report_area    -hierarchy   -physical    -nosplit     > ${dc_reports_dir}/${dc_design_name}.mapped.area.rpt
# Report references and resources
report_reference   -nosplit         -hierarchy       > ${dc_reports_dir}/${dc_design_name}.mapped.reference.rpt
report_resources   -nosplit         -hierarchy       > ${dc_reports_dir}/${dc_design_name}.mapped.resources.rpt
# Report power
#
# - Use SAIF file for power analysis
#
if {[file exists "inputs/run.saif" ]} {

  read_saif                                -map_names                             -input "inputs/run.saif"               -instance_name $dc_saif_instance       -verbose

  report_saif            -hier                -annotated_flag      -rtl_saif            > ${dc_reports_dir}/${dc_design_name}.mapped.saif.rpt

  saif_map         -type ptpx     -write_map     ${dc_reports_dir}/${dc_design_name}.namemap

}
report_power   -nosplit     -hier        > ${dc_reports_dir}/${dc_design_name}.mapped.power.rpt
# Report clock gating
report_clock_gating   -nosplit            > ${dc_reports_dir}/${dc_design_name}.mapped.clock_gating.rpt
exit

Memory usage for this session 284 Mbytes.
Memory usage for this session including child processes 399 Mbytes.
CPU usage for this session 92 seconds ( 0.03 hours ).
Elapsed time for this session 81 seconds ( 0.02 hours ).

Thank you...

