mainboard_cpu_usage_latency : 3
mainboard_cpu_usage_latency_80 : 3
mainboard_cpu_usage_latency_90 : 3
mainboard_cpu_usage_latency_99 : 3
mainboard_cpu_usage_latency_999 : 3
mainboard_cpu_usage_latency_9999 : 3
mainboard_cpu_usage_max_latency : 3
mainboard_mem_resident_usage_latency : 293472
mainboard_mem_resident_usage_latency_80 : 293472
mainboard_mem_resident_usage_latency_90 : 293472
mainboard_mem_resident_usage_latency_99 : 293472
mainboard_mem_resident_usage_latency_999 : 293472
mainboard_mem_resident_usage_latency_9999 : 293472
mainboard_mem_resident_usage_max_latency : 293472
mainboard_message_reader_apollo_canbus_chassis_cyber_latency : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_max_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_max_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_proc_max_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_tran_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_max_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_proc_latency : 0
mainboard_message_reader_apollo_planning_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_proc_max_latency : 0
mainboard_message_reader_apollo_planning_tran_latency : 0
mainboard_message_reader_apollo_planning_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_tran_max_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_proc_max_latency : 0
mainboard_planning_apollo_canbus_chassis_tran_latency : 373
mainboard_planning_apollo_canbus_chassis_tran_latency_80 : 537
mainboard_planning_apollo_canbus_chassis_tran_latency_90 : 721
mainboard_planning_apollo_canbus_chassis_tran_latency_99 : 1518
mainboard_planning_apollo_canbus_chassis_tran_latency_999 : 4375
mainboard_planning_apollo_canbus_chassis_tran_latency_9999 : 4375
mainboard_planning_apollo_canbus_chassis_tran_max_latency : 4375
mainboard_planning_apollo_control_interactive_cyber_latency : 134
mainboard_planning_apollo_control_interactive_cyber_latency_80 : 170
mainboard_planning_apollo_control_interactive_cyber_latency_90 : 245
mainboard_planning_apollo_control_interactive_cyber_latency_99 : 896
mainboard_planning_apollo_control_interactive_cyber_latency_999 : 2125
mainboard_planning_apollo_control_interactive_cyber_latency_9999 : 2125
mainboard_planning_apollo_control_interactive_cyber_max_latency : 2125
mainboard_planning_apollo_control_interactive_proc_latency : 6
mainboard_planning_apollo_control_interactive_proc_latency_80 : 5
mainboard_planning_apollo_control_interactive_proc_latency_90 : 6
mainboard_planning_apollo_control_interactive_proc_latency_99 : 58
mainboard_planning_apollo_control_interactive_proc_latency_999 : 758
mainboard_planning_apollo_control_interactive_proc_latency_9999 : 758
mainboard_planning_apollo_control_interactive_proc_max_latency : 758
mainboard_planning_apollo_control_interactive_tran_latency : 293
mainboard_planning_apollo_control_interactive_tran_latency_80 : 405
mainboard_planning_apollo_control_interactive_tran_latency_90 : 544
mainboard_planning_apollo_control_interactive_tran_latency_99 : 1241
mainboard_planning_apollo_control_interactive_tran_latency_999 : 4406
mainboard_planning_apollo_control_interactive_tran_latency_9999 : 4406
mainboard_planning_apollo_control_interactive_tran_max_latency : 4406
mainboard_planning_apollo_localization_pose_cyber_latency : 0
mainboard_planning_apollo_localization_pose_cyber_latency_80 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_90 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_99 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_999 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_planning_apollo_localization_pose_cyber_max_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency_80 : 0
mainboard_planning_apollo_localization_pose_proc_latency_90 : 0
mainboard_planning_apollo_localization_pose_proc_latency_99 : 0
mainboard_planning_apollo_localization_pose_proc_latency_999 : 0
mainboard_planning_apollo_localization_pose_proc_latency_9999 : 0
mainboard_planning_apollo_localization_pose_proc_max_latency : 0
mainboard_planning_apollo_localization_pose_tran_latency : 427
mainboard_planning_apollo_localization_pose_tran_latency_80 : 609
mainboard_planning_apollo_localization_pose_tran_latency_90 : 816
mainboard_planning_apollo_localization_pose_tran_latency_99 : 1651
mainboard_planning_apollo_localization_pose_tran_latency_999 : 4419
mainboard_planning_apollo_localization_pose_tran_latency_9999 : 4419
mainboard_planning_apollo_localization_pose_tran_max_latency : 4419
mainboard_planning_apollo_perception_traffic_light_cyber_latency : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_80 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_90 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_99 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_999 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_latency_9999 : 0
mainboard_planning_apollo_perception_traffic_light_cyber_max_latency : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_80 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_90 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_99 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_999 : 0
mainboard_planning_apollo_perception_traffic_light_proc_latency_9999 : 0
mainboard_planning_apollo_perception_traffic_light_proc_max_latency : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_80 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_90 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_99 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_999 : 0
mainboard_planning_apollo_perception_traffic_light_tran_latency_9999 : 0
mainboard_planning_apollo_perception_traffic_light_tran_max_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency_80 : 0
mainboard_planning_apollo_planning_command_cyber_latency_90 : 0
mainboard_planning_apollo_planning_command_cyber_latency_99 : 0
mainboard_planning_apollo_planning_command_cyber_latency_999 : 0
mainboard_planning_apollo_planning_command_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_command_cyber_max_latency : 0
mainboard_planning_apollo_planning_command_proc_latency : 0
mainboard_planning_apollo_planning_command_proc_latency_80 : 0
mainboard_planning_apollo_planning_command_proc_latency_90 : 0
mainboard_planning_apollo_planning_command_proc_latency_99 : 0
mainboard_planning_apollo_planning_command_proc_latency_999 : 0
mainboard_planning_apollo_planning_command_proc_latency_9999 : 0
mainboard_planning_apollo_planning_command_proc_max_latency : 0
mainboard_planning_apollo_planning_command_tran_latency : 0
mainboard_planning_apollo_planning_command_tran_latency_80 : 0
mainboard_planning_apollo_planning_command_tran_latency_90 : 0
mainboard_planning_apollo_planning_command_tran_latency_99 : 0
mainboard_planning_apollo_planning_command_tran_latency_999 : 0
mainboard_planning_apollo_planning_command_tran_latency_9999 : 0
mainboard_planning_apollo_planning_command_tran_max_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency_80 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_90 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_99 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_999 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_pad_cyber_max_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency_80 : 0
mainboard_planning_apollo_planning_pad_proc_latency_90 : 0
mainboard_planning_apollo_planning_pad_proc_latency_99 : 0
mainboard_planning_apollo_planning_pad_proc_latency_999 : 0
mainboard_planning_apollo_planning_pad_proc_latency_9999 : 0
mainboard_planning_apollo_planning_pad_proc_max_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency_80 : 0
mainboard_planning_apollo_planning_pad_tran_latency_90 : 0
mainboard_planning_apollo_planning_pad_tran_latency_99 : 0
mainboard_planning_apollo_planning_pad_tran_latency_999 : 0
mainboard_planning_apollo_planning_pad_tran_latency_9999 : 0
mainboard_planning_apollo_planning_pad_tran_max_latency : 0
mainboard_planning_apollo_prediction_cyber_latency : 115
mainboard_planning_apollo_prediction_cyber_latency_80 : 127
mainboard_planning_apollo_prediction_cyber_latency_90 : 167
mainboard_planning_apollo_prediction_cyber_latency_99 : 756
mainboard_planning_apollo_prediction_cyber_latency_999 : 756
mainboard_planning_apollo_prediction_cyber_latency_9999 : 756
mainboard_planning_apollo_prediction_cyber_max_latency : 756
mainboard_planning_apollo_prediction_proc_latency : 218
mainboard_planning_apollo_prediction_proc_latency_80 : 269
mainboard_planning_apollo_prediction_proc_latency_90 : 341
mainboard_planning_apollo_prediction_proc_latency_99 : 1170
mainboard_planning_apollo_prediction_proc_latency_999 : 1170
mainboard_planning_apollo_prediction_proc_latency_9999 : 1170
mainboard_planning_apollo_prediction_proc_max_latency : 1170
mainboard_planning_apollo_prediction_tran_latency : 352
mainboard_planning_apollo_prediction_tran_latency_80 : 558
mainboard_planning_apollo_prediction_tran_latency_90 : 707
mainboard_planning_apollo_prediction_tran_latency_99 : 1626
mainboard_planning_apollo_prediction_tran_latency_999 : 1626
mainboard_planning_apollo_prediction_tran_latency_9999 : 1626
mainboard_planning_apollo_prediction_tran_max_latency : 1626
mainboard_planning_apollo_storytelling_cyber_latency : 0
mainboard_planning_apollo_storytelling_cyber_latency_80 : 0
mainboard_planning_apollo_storytelling_cyber_latency_90 : 0
mainboard_planning_apollo_storytelling_cyber_latency_99 : 0
mainboard_planning_apollo_storytelling_cyber_latency_999 : 0
mainboard_planning_apollo_storytelling_cyber_latency_9999 : 0
mainboard_planning_apollo_storytelling_cyber_max_latency : 0
mainboard_planning_apollo_storytelling_proc_latency : 0
mainboard_planning_apollo_storytelling_proc_latency_80 : 0
mainboard_planning_apollo_storytelling_proc_latency_90 : 0
mainboard_planning_apollo_storytelling_proc_latency_99 : 0
mainboard_planning_apollo_storytelling_proc_latency_999 : 0
mainboard_planning_apollo_storytelling_proc_latency_9999 : 0
mainboard_planning_apollo_storytelling_proc_max_latency : 0
mainboard_planning_apollo_storytelling_tran_latency : 0
mainboard_planning_apollo_storytelling_tran_latency_80 : 0
mainboard_planning_apollo_storytelling_tran_latency_90 : 0
mainboard_planning_apollo_storytelling_tran_latency_99 : 0
mainboard_planning_apollo_storytelling_tran_latency_999 : 0
mainboard_planning_apollo_storytelling_tran_latency_9999 : 0
mainboard_planning_apollo_storytelling_tran_max_latency : 0
