<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AVRLibs: device/drv2605_defs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AVRLibs
   </div>
   <div id="projectbrief">AVR8MCUlibraries.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('drv2605__defs_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">drv2605_defs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DRV2650 driver definitions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="twi_8h_source.html">hardware/twi.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="timing_8h_source.html">hardware/timing.h</a>&gt;</code><br />
</div>
<p><a href="drv2605__defs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:structdrv2605__reg__stat__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__stat__t">drv2605_reg_stat_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__stat__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">STATUS register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__stat__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__stat__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__mode__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__mode__t">drv2605_reg_mode_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__mode__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__mode__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__mode__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__libsel__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__libsel__t">drv2605_reg_libsel_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__libsel__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIBSEL register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__libsel__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__libsel__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__wavseq__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__wavseq__t">drv2605_reg_wavseq_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__wavseq__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">WAVSEQ register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__wavseq__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__wavseq__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__go__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__go__t">drv2605_reg_go_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__go__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">GO register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__go__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__go__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__a2v__ctrl__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__a2v__ctrl__t">drv2605_reg_a2v_ctrl_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__a2v__ctrl__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">A2VCTRL register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__a2v__ctrl__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__a2v__ctrl__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__fbctrl__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__fbctrl__t">drv2605_reg_fbctrl_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__fbctrl__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">FB_CTRL register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__fbctrl__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__fbctrl__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__ctrl1__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl1__t">drv2605_reg_ctrl1_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__ctrl1__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL1 register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__ctrl1__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__ctrl1__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__ctrl2__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl2__t">drv2605_reg_ctrl2_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__ctrl2__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL2 register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__ctrl2__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__ctrl2__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__ctrl3__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl3__t">drv2605_reg_ctrl3_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__ctrl3__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL3 register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__ctrl3__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__ctrl3__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__ctrl4__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl4__t">drv2605_reg_ctrl4_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__ctrl4__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL4 register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__ctrl4__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__ctrl4__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdrv2605__reg__ctrl5__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl5__t">drv2605_reg_ctrl5_t</a></td></tr>
<tr class="memdesc:structdrv2605__reg__ctrl5__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTRL5 register structure.  <a href="drv2605__defs_8h.html#structdrv2605__reg__ctrl5__t">More...</a><br /></td></tr>
<tr class="separator:structdrv2605__reg__ctrl5__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:uniondrv2605__reg__t"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#uniondrv2605__reg__t">drv2605_reg_t</a></td></tr>
<tr class="memdesc:uniondrv2605__reg__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">General register handler.  <a href="drv2605__defs_8h.html#uniondrv2605__reg__t">More...</a><br /></td></tr>
<tr class="separator:uniondrv2605__reg__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac138f386508479ebdb3228c10f56dd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ac138f386508479ebdb3228c10f56dd6a">DRV2605_ADDR</a>&#160;&#160;&#160;0x5A</td></tr>
<tr class="memdesc:ac138f386508479ebdb3228c10f56dd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Address.  <a href="#ac138f386508479ebdb3228c10f56dd6a">More...</a><br /></td></tr>
<tr class="separator:ac138f386508479ebdb3228c10f56dd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e84dc2132848377a74a6ed2fd6fa7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a29e84dc2132848377a74a6ed2fd6fa7a">DRV2605_REGS_NUM</a>&#160;&#160;&#160;35</td></tr>
<tr class="memdesc:a29e84dc2132848377a74a6ed2fd6fa7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of registers.  <a href="#a29e84dc2132848377a74a6ed2fd6fa7a">More...</a><br /></td></tr>
<tr class="separator:a29e84dc2132848377a74a6ed2fd6fa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d4c1dacb50d1d4b385c98b54f9b04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ae8d4c1dacb50d1d4b385c98b54f9b04f">DRV2605_REG_STAT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ae8d4c1dacb50d1d4b385c98b54f9b04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register.  <a href="#ae8d4c1dacb50d1d4b385c98b54f9b04f">More...</a><br /></td></tr>
<tr class="separator:ae8d4c1dacb50d1d4b385c98b54f9b04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acc50063b9795f8e489520fcf58498a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a9acc50063b9795f8e489520fcf58498a">DRV2605_REG_MODE</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a9acc50063b9795f8e489520fcf58498a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register.  <a href="#a9acc50063b9795f8e489520fcf58498a">More...</a><br /></td></tr>
<tr class="separator:a9acc50063b9795f8e489520fcf58498a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ff256faedb21f21d27004ca0b21a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#aa2ff256faedb21f21d27004ca0b21a80">DRV2605_REG_RTPIN</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:aa2ff256faedb21f21d27004ca0b21a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Playback Input register.  <a href="#aa2ff256faedb21f21d27004ca0b21a80">More...</a><br /></td></tr>
<tr class="separator:aa2ff256faedb21f21d27004ca0b21a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99664868510ea4f4c9b4b5e014f67f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a99664868510ea4f4c9b4b5e014f67f47">DRV2605_REG_LIBSEL</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:a99664868510ea4f4c9b4b5e014f67f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Library Selection register.  <a href="#a99664868510ea4f4c9b4b5e014f67f47">More...</a><br /></td></tr>
<tr class="separator:a99664868510ea4f4c9b4b5e014f67f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ff4d040b322c54c520d1a70620e062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ac1ff4d040b322c54c520d1a70620e062">DRV2605_REG_WAVSEQ1</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ac1ff4d040b322c54c520d1a70620e062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 1 register.  <a href="#ac1ff4d040b322c54c520d1a70620e062">More...</a><br /></td></tr>
<tr class="separator:ac1ff4d040b322c54c520d1a70620e062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f38a5a0de2fe95f1432f778e875219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a86f38a5a0de2fe95f1432f778e875219">DRV2605_REG_WAVSEQ2</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:a86f38a5a0de2fe95f1432f778e875219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 2 register.  <a href="#a86f38a5a0de2fe95f1432f778e875219">More...</a><br /></td></tr>
<tr class="separator:a86f38a5a0de2fe95f1432f778e875219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2957cae0859be9fd68c1f72cfab3635f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a2957cae0859be9fd68c1f72cfab3635f">DRV2605_REG_WAVSEQ3</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:a2957cae0859be9fd68c1f72cfab3635f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 3 register.  <a href="#a2957cae0859be9fd68c1f72cfab3635f">More...</a><br /></td></tr>
<tr class="separator:a2957cae0859be9fd68c1f72cfab3635f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95df8a4ce8b486f3c91189eb1a33e20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a95df8a4ce8b486f3c91189eb1a33e20b">DRV2605_REG_WAVSEQ4</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a95df8a4ce8b486f3c91189eb1a33e20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 4 register.  <a href="#a95df8a4ce8b486f3c91189eb1a33e20b">More...</a><br /></td></tr>
<tr class="separator:a95df8a4ce8b486f3c91189eb1a33e20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2cf09aef57038ef0a718869992bd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ade2cf09aef57038ef0a718869992bd18">DRV2605_REG_WAVSEQ5</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ade2cf09aef57038ef0a718869992bd18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 5 register.  <a href="#ade2cf09aef57038ef0a718869992bd18">More...</a><br /></td></tr>
<tr class="separator:ade2cf09aef57038ef0a718869992bd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcebdfba30578a80be54163923471c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#afcebdfba30578a80be54163923471c71">DRV2605_REG_WAVSEQ6</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:afcebdfba30578a80be54163923471c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 6 register.  <a href="#afcebdfba30578a80be54163923471c71">More...</a><br /></td></tr>
<tr class="separator:afcebdfba30578a80be54163923471c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094d033cc3118a1b0001a893cd21b787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a094d033cc3118a1b0001a893cd21b787">DRV2605_REG_WAVSEQ7</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:a094d033cc3118a1b0001a893cd21b787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 7 register.  <a href="#a094d033cc3118a1b0001a893cd21b787">More...</a><br /></td></tr>
<tr class="separator:a094d033cc3118a1b0001a893cd21b787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc325f8f47e5ceee3349bdaeab90f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a9cc325f8f47e5ceee3349bdaeab90f2e">DRV2605_REG_WAVSEQ8</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:a9cc325f8f47e5ceee3349bdaeab90f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 8 register.  <a href="#a9cc325f8f47e5ceee3349bdaeab90f2e">More...</a><br /></td></tr>
<tr class="separator:a9cc325f8f47e5ceee3349bdaeab90f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fbf3113fd8d72e05c1f396598f2cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a15fbf3113fd8d72e05c1f396598f2cad">DRV2605_REG_GO</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:a15fbf3113fd8d72e05c1f396598f2cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Go register.  <a href="#a15fbf3113fd8d72e05c1f396598f2cad">More...</a><br /></td></tr>
<tr class="separator:a15fbf3113fd8d72e05c1f396598f2cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c02912519ecfec9caa10880e7b77044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a4c02912519ecfec9caa10880e7b77044">DRV2605_REG_ODTO</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:a4c02912519ecfec9caa10880e7b77044"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overdrive Time Offset register.  <a href="#a4c02912519ecfec9caa10880e7b77044">More...</a><br /></td></tr>
<tr class="separator:a4c02912519ecfec9caa10880e7b77044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc56aa41869b8aa5aa232ac65aa1627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#aabc56aa41869b8aa5aa232ac65aa1627">DRV2605_REG_STP</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:aabc56aa41869b8aa5aa232ac65aa1627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sustain Time Offset Positive register.  <a href="#aabc56aa41869b8aa5aa232ac65aa1627">More...</a><br /></td></tr>
<tr class="separator:aabc56aa41869b8aa5aa232ac65aa1627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a223c6dfec0b6c8fe2bb9a451f922b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a5a223c6dfec0b6c8fe2bb9a451f922b5">DRV2605_REG_STN</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:a5a223c6dfec0b6c8fe2bb9a451f922b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sustain Time Offset Negative register.  <a href="#a5a223c6dfec0b6c8fe2bb9a451f922b5">More...</a><br /></td></tr>
<tr class="separator:a5a223c6dfec0b6c8fe2bb9a451f922b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68235a8732243f022ec9f376578d5325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a68235a8732243f022ec9f376578d5325">DRV2605_REG_BRT</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:a68235a8732243f022ec9f376578d5325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brake Time Offset register.  <a href="#a68235a8732243f022ec9f376578d5325">More...</a><br /></td></tr>
<tr class="separator:a68235a8732243f022ec9f376578d5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057d5193e960d3f75364b462450c2da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a057d5193e960d3f75364b462450c2da3">DRV2605_REG_A2VCTRL</a>&#160;&#160;&#160;0X11</td></tr>
<tr class="memdesc:a057d5193e960d3f75364b462450c2da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Control register.  <a href="#a057d5193e960d3f75364b462450c2da3">More...</a><br /></td></tr>
<tr class="separator:a057d5193e960d3f75364b462450c2da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add07df942bfc815c30d4a111b0390505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#add07df942bfc815c30d4a111b0390505">DRV2605_REG_A2VIN_MIN</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:add07df942bfc815c30d4a111b0390505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Min Input LVL register.  <a href="#add07df942bfc815c30d4a111b0390505">More...</a><br /></td></tr>
<tr class="separator:add07df942bfc815c30d4a111b0390505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfabd042d55d0c43404a13437a680ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#acbfabd042d55d0c43404a13437a680ea">DRV2605_REG_A2VIN_MAX</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="memdesc:acbfabd042d55d0c43404a13437a680ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Max Input LVL register.  <a href="#acbfabd042d55d0c43404a13437a680ea">More...</a><br /></td></tr>
<tr class="separator:acbfabd042d55d0c43404a13437a680ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8257c78f81707c16d8e7857da2e363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#abf8257c78f81707c16d8e7857da2e363">DRV2605_REG_A2VOUT_MIN</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:abf8257c78f81707c16d8e7857da2e363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Min Output LVL register.  <a href="#abf8257c78f81707c16d8e7857da2e363">More...</a><br /></td></tr>
<tr class="separator:abf8257c78f81707c16d8e7857da2e363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e6b9ef7b8fdf7b7226b253d2983565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ac3e6b9ef7b8fdf7b7226b253d2983565">DRV2605_REG_A2VOUT_MAX</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="memdesc:ac3e6b9ef7b8fdf7b7226b253d2983565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Max Output LVL register.  <a href="#ac3e6b9ef7b8fdf7b7226b253d2983565">More...</a><br /></td></tr>
<tr class="separator:ac3e6b9ef7b8fdf7b7226b253d2983565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bfd3ab0bcd2eea2b2bcc78c35eea9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a05bfd3ab0bcd2eea2b2bcc78c35eea9b">DRV2605_REG_RATEDV</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:a05bfd3ab0bcd2eea2b2bcc78c35eea9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rated Voltage register.  <a href="#a05bfd3ab0bcd2eea2b2bcc78c35eea9b">More...</a><br /></td></tr>
<tr class="separator:a05bfd3ab0bcd2eea2b2bcc78c35eea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59375c534ebd576c054f0b7edfa4fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a59375c534ebd576c054f0b7edfa4fb33">DRV2605_REG_CLAMPV</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:a59375c534ebd576c054f0b7edfa4fb33"><td class="mdescLeft">&#160;</td><td class="mdescRight">OC Clamp Voltage register.  <a href="#a59375c534ebd576c054f0b7edfa4fb33">More...</a><br /></td></tr>
<tr class="separator:a59375c534ebd576c054f0b7edfa4fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b9cc693148f7d4e281073a071dd677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a37b9cc693148f7d4e281073a071dd677">DRV2605_REG_ACAL_COMP</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:a37b9cc693148f7d4e281073a071dd677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Calibration Compensation register.  <a href="#a37b9cc693148f7d4e281073a071dd677">More...</a><br /></td></tr>
<tr class="separator:a37b9cc693148f7d4e281073a071dd677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc5b1ee27aeb3833d0103152130ecc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a3cc5b1ee27aeb3833d0103152130ecc8">DRV2605_REG_ACAL_BEMF</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:a3cc5b1ee27aeb3833d0103152130ecc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Calibration Back-EMF register.  <a href="#a3cc5b1ee27aeb3833d0103152130ecc8">More...</a><br /></td></tr>
<tr class="separator:a3cc5b1ee27aeb3833d0103152130ecc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace34e7cb43ba8fb880c6e229298288df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ace34e7cb43ba8fb880c6e229298288df">DRV2605_REG_FB_CTRL</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="memdesc:ace34e7cb43ba8fb880c6e229298288df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Feedback Control register.  <a href="#ace34e7cb43ba8fb880c6e229298288df">More...</a><br /></td></tr>
<tr class="separator:ace34e7cb43ba8fb880c6e229298288df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c363beda15f4251ed3cd10bfdceabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a44c363beda15f4251ed3cd10bfdceabe">DRV2605_REG_CTRL1</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:a44c363beda15f4251ed3cd10bfdceabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 1 register.  <a href="#a44c363beda15f4251ed3cd10bfdceabe">More...</a><br /></td></tr>
<tr class="separator:a44c363beda15f4251ed3cd10bfdceabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf676fe78e482019fd7636c9842feeee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#abf676fe78e482019fd7636c9842feeee">DRV2605_REG_CTRL2</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:abf676fe78e482019fd7636c9842feeee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 2 register.  <a href="#abf676fe78e482019fd7636c9842feeee">More...</a><br /></td></tr>
<tr class="separator:abf676fe78e482019fd7636c9842feeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3abd5e8ba6ed928bfcd874c13ef514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#aec3abd5e8ba6ed928bfcd874c13ef514">DRV2605_REG_CTRL3</a>&#160;&#160;&#160;0x1D</td></tr>
<tr class="memdesc:aec3abd5e8ba6ed928bfcd874c13ef514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 3 register.  <a href="#aec3abd5e8ba6ed928bfcd874c13ef514">More...</a><br /></td></tr>
<tr class="separator:aec3abd5e8ba6ed928bfcd874c13ef514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae118702cb130385aa80adeb74844016f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ae118702cb130385aa80adeb74844016f">DRV2605_REG_CTRL4</a>&#160;&#160;&#160;0x1E</td></tr>
<tr class="memdesc:ae118702cb130385aa80adeb74844016f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 4 register.  <a href="#ae118702cb130385aa80adeb74844016f">More...</a><br /></td></tr>
<tr class="separator:ae118702cb130385aa80adeb74844016f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f503942554aba33b529c51e248032df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a1f503942554aba33b529c51e248032df">DRV2605_REG_CTRL5</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:a1f503942554aba33b529c51e248032df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 5 register.  <a href="#a1f503942554aba33b529c51e248032df">More...</a><br /></td></tr>
<tr class="separator:a1f503942554aba33b529c51e248032df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a3b9ee826f22a97a844b5df4cd230b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a74a3b9ee826f22a97a844b5df4cd230b">DRV2605_REG_LRA_OPLP</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a74a3b9ee826f22a97a844b5df4cd230b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LRA Open Loop Period register.  <a href="#a74a3b9ee826f22a97a844b5df4cd230b">More...</a><br /></td></tr>
<tr class="separator:a74a3b9ee826f22a97a844b5df4cd230b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bba085d5d2e255a3045ed798254e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ae7bba085d5d2e255a3045ed798254e75">DRV2605_REG_VBAT</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="memdesc:ae7bba085d5d2e255a3045ed798254e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Voltage Monitor Register register.  <a href="#ae7bba085d5d2e255a3045ed798254e75">More...</a><br /></td></tr>
<tr class="separator:ae7bba085d5d2e255a3045ed798254e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968a81a027b60c7dd95b4b4763bf58d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a968a81a027b60c7dd95b4b4763bf58d1">DRV2605_REG_LRA_RES</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:a968a81a027b60c7dd95b4b4763bf58d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LRA Resonance-Period register.  <a href="#a968a81a027b60c7dd95b4b4763bf58d1">More...</a><br /></td></tr>
<tr class="separator:a968a81a027b60c7dd95b4b4763bf58d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f1465aa5b97fbb95077acc888a194e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a41f1465aa5b97fbb95077acc888a194e">DRV2605_DEF_MODE</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:a41f1465aa5b97fbb95077acc888a194e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register default value.  <a href="#a41f1465aa5b97fbb95077acc888a194e">More...</a><br /></td></tr>
<tr class="separator:a41f1465aa5b97fbb95077acc888a194e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5f30ae78d627e8cc6161df967d0ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#aeb5f30ae78d627e8cc6161df967d0ae0">DRV2605_DEF_RTPIN</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:aeb5f30ae78d627e8cc6161df967d0ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Playback Input register default value.  <a href="#aeb5f30ae78d627e8cc6161df967d0ae0">More...</a><br /></td></tr>
<tr class="separator:aeb5f30ae78d627e8cc6161df967d0ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3d7a7e89a00dd2778314bfe5bd399a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a3c3d7a7e89a00dd2778314bfe5bd399a">DRV2605_DEF_LIBSEL</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a3c3d7a7e89a00dd2778314bfe5bd399a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Library Selection register default value.  <a href="#a3c3d7a7e89a00dd2778314bfe5bd399a">More...</a><br /></td></tr>
<tr class="separator:a3c3d7a7e89a00dd2778314bfe5bd399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f1a274d92b4a2b2176f213157c4ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a12f1a274d92b4a2b2176f213157c4ea3">DRV2605_DEF_WAVSEQ1</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a12f1a274d92b4a2b2176f213157c4ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer 1 register default value.  <a href="#a12f1a274d92b4a2b2176f213157c4ea3">More...</a><br /></td></tr>
<tr class="separator:a12f1a274d92b4a2b2176f213157c4ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dd324692a807cefd77fd44b9438396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a17dd324692a807cefd77fd44b9438396">DRV2605_DEF_WAVSEQX</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a17dd324692a807cefd77fd44b9438396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Sequencer X register default value.  <a href="#a17dd324692a807cefd77fd44b9438396">More...</a><br /></td></tr>
<tr class="separator:a17dd324692a807cefd77fd44b9438396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788b6c5c47b02c007ee916c33de7ea4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a788b6c5c47b02c007ee916c33de7ea4b">DRV2605_DEF_GO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a788b6c5c47b02c007ee916c33de7ea4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Go register default value.  <a href="#a788b6c5c47b02c007ee916c33de7ea4b">More...</a><br /></td></tr>
<tr class="separator:a788b6c5c47b02c007ee916c33de7ea4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e38a8af25c5b0bec9e9e434b623405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a65e38a8af25c5b0bec9e9e434b623405">DRV2605_DEF_ODTO</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a65e38a8af25c5b0bec9e9e434b623405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overdrive Time Offset register default value.  <a href="#a65e38a8af25c5b0bec9e9e434b623405">More...</a><br /></td></tr>
<tr class="separator:a65e38a8af25c5b0bec9e9e434b623405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff55f50b22549049215ca3998f9ed88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a5ff55f50b22549049215ca3998f9ed88">DRV2605_DEF_STP</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a5ff55f50b22549049215ca3998f9ed88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sustain Time Offset Positive register default value.  <a href="#a5ff55f50b22549049215ca3998f9ed88">More...</a><br /></td></tr>
<tr class="separator:a5ff55f50b22549049215ca3998f9ed88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf50a19c997e02e8c08878fed265991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#adaf50a19c997e02e8c08878fed265991">DRV2605_DEF_STN</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:adaf50a19c997e02e8c08878fed265991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sustain Time Offset Negative register default value.  <a href="#adaf50a19c997e02e8c08878fed265991">More...</a><br /></td></tr>
<tr class="separator:adaf50a19c997e02e8c08878fed265991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a30ae94136e4f9c1bb0d88e165e445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a63a30ae94136e4f9c1bb0d88e165e445">DRV2605_DEF_BRT</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:a63a30ae94136e4f9c1bb0d88e165e445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brake Time Offset register default value.  <a href="#a63a30ae94136e4f9c1bb0d88e165e445">More...</a><br /></td></tr>
<tr class="separator:a63a30ae94136e4f9c1bb0d88e165e445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c34f84431f8270b2b50c06475ef742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ab5c34f84431f8270b2b50c06475ef742">DRV2605_DEF_A2VCTRL</a>&#160;&#160;&#160;0X05</td></tr>
<tr class="memdesc:ab5c34f84431f8270b2b50c06475ef742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Control register default value.  <a href="#ab5c34f84431f8270b2b50c06475ef742">More...</a><br /></td></tr>
<tr class="separator:ab5c34f84431f8270b2b50c06475ef742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25016c1a6f27ec4eeb0c628bd65b7614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a25016c1a6f27ec4eeb0c628bd65b7614">DRV2605_DEF_A2VIN_MIN</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:a25016c1a6f27ec4eeb0c628bd65b7614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Min Input LVL register default value.  <a href="#a25016c1a6f27ec4eeb0c628bd65b7614">More...</a><br /></td></tr>
<tr class="separator:a25016c1a6f27ec4eeb0c628bd65b7614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e44ad6d6302628b1632fef0584faca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a80e44ad6d6302628b1632fef0584faca">DRV2605_DEF_A2VIN_MAX</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a80e44ad6d6302628b1632fef0584faca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Max Input LVL register default value.  <a href="#a80e44ad6d6302628b1632fef0584faca">More...</a><br /></td></tr>
<tr class="separator:a80e44ad6d6302628b1632fef0584faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b5e0bc2938ceba1ffeb844ae474ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a30b5e0bc2938ceba1ffeb844ae474ed8">DRV2605_DEF_A2VOUT_MIN</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:a30b5e0bc2938ceba1ffeb844ae474ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Min Output LVL register default value.  <a href="#a30b5e0bc2938ceba1ffeb844ae474ed8">More...</a><br /></td></tr>
<tr class="separator:a30b5e0bc2938ceba1ffeb844ae474ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeb8bfb8e7272ec606209143203ed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#adeeb8bfb8e7272ec606209143203ed92">DRV2605_DEF_A2VOUT_MAX</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:adeeb8bfb8e7272ec606209143203ed92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio-to-Vibe Max Output LVL register default value.  <a href="#adeeb8bfb8e7272ec606209143203ed92">More...</a><br /></td></tr>
<tr class="separator:adeeb8bfb8e7272ec606209143203ed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2801d6b2782b52e4a17376540065a246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a2801d6b2782b52e4a17376540065a246">DRV2605_DEF_RATEDV</a>&#160;&#160;&#160;0x3E</td></tr>
<tr class="memdesc:a2801d6b2782b52e4a17376540065a246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rated Voltage register default value.  <a href="#a2801d6b2782b52e4a17376540065a246">More...</a><br /></td></tr>
<tr class="separator:a2801d6b2782b52e4a17376540065a246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9058d769c2e1287ea9a73f650f88e022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a9058d769c2e1287ea9a73f650f88e022">DRV2605_DEF_CLAMPV</a>&#160;&#160;&#160;0x8C</td></tr>
<tr class="memdesc:a9058d769c2e1287ea9a73f650f88e022"><td class="mdescLeft">&#160;</td><td class="mdescRight">OC Clamp Voltage register default value.  <a href="#a9058d769c2e1287ea9a73f650f88e022">More...</a><br /></td></tr>
<tr class="separator:a9058d769c2e1287ea9a73f650f88e022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a3529564a6bdae7fbebc5ec1b583bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a12a3529564a6bdae7fbebc5ec1b583bc">DRV2605_DEF_ACAL_COMP</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:a12a3529564a6bdae7fbebc5ec1b583bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Calibration Compensation register default value.  <a href="#a12a3529564a6bdae7fbebc5ec1b583bc">More...</a><br /></td></tr>
<tr class="separator:a12a3529564a6bdae7fbebc5ec1b583bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34841ded4e9b562d4698a106e2f6e992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a34841ded4e9b562d4698a106e2f6e992">DRV2605_DEF_ACAL_BEMF</a>&#160;&#160;&#160;0x6C</td></tr>
<tr class="memdesc:a34841ded4e9b562d4698a106e2f6e992"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Calibration Back-EMF register default value.  <a href="#a34841ded4e9b562d4698a106e2f6e992">More...</a><br /></td></tr>
<tr class="separator:a34841ded4e9b562d4698a106e2f6e992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c8a8ebe991bdceffc9d36ddd793a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a26c8a8ebe991bdceffc9d36ddd793a0b">DRV2605_DEF_FB_CTRL</a>&#160;&#160;&#160;0x36</td></tr>
<tr class="memdesc:a26c8a8ebe991bdceffc9d36ddd793a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Feedback Control register default value.  <a href="#a26c8a8ebe991bdceffc9d36ddd793a0b">More...</a><br /></td></tr>
<tr class="separator:a26c8a8ebe991bdceffc9d36ddd793a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e967b970a251f484f106fce4388d01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a7e967b970a251f484f106fce4388d01e">DRV2605_DEF_CTRL1</a>&#160;&#160;&#160;0x93</td></tr>
<tr class="memdesc:a7e967b970a251f484f106fce4388d01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 1 register default value.  <a href="#a7e967b970a251f484f106fce4388d01e">More...</a><br /></td></tr>
<tr class="separator:a7e967b970a251f484f106fce4388d01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44563ddb3d9e81d4b4bd8ed9b97239f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ac44563ddb3d9e81d4b4bd8ed9b97239f">DRV2605_DEF_CTRL2</a>&#160;&#160;&#160;0xF5</td></tr>
<tr class="memdesc:ac44563ddb3d9e81d4b4bd8ed9b97239f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 2 register default value.  <a href="#ac44563ddb3d9e81d4b4bd8ed9b97239f">More...</a><br /></td></tr>
<tr class="separator:ac44563ddb3d9e81d4b4bd8ed9b97239f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24ed75b38b9fcb1377893cacca6317c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#ab24ed75b38b9fcb1377893cacca6317c">DRV2605_DEF_CTRL3</a>&#160;&#160;&#160;0xA0</td></tr>
<tr class="memdesc:ab24ed75b38b9fcb1377893cacca6317c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 3 register default value.  <a href="#ab24ed75b38b9fcb1377893cacca6317c">More...</a><br /></td></tr>
<tr class="separator:ab24ed75b38b9fcb1377893cacca6317c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58d49ebc4a8115c82327a1c865b17c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#af58d49ebc4a8115c82327a1c865b17c8">DRV2605_DEF_CTRL4</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:af58d49ebc4a8115c82327a1c865b17c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 4 register default value.  <a href="#af58d49ebc4a8115c82327a1c865b17c8">More...</a><br /></td></tr>
<tr class="separator:af58d49ebc4a8115c82327a1c865b17c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e65511c133d8b7e4c678b10d7487312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a6e65511c133d8b7e4c678b10d7487312">DRV2605_DEF_CTRL5</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:a6e65511c133d8b7e4c678b10d7487312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control 5 register default value.  <a href="#a6e65511c133d8b7e4c678b10d7487312">More...</a><br /></td></tr>
<tr class="separator:a6e65511c133d8b7e4c678b10d7487312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a75c40a4b43075c81a31543423854d354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354">drv2605_bkfc_t</a> { <br />
&#160;&#160;<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a9e9721806d7762bd15856be21206fe09">DRV2605_BKFC_DISABLED</a> = 0x07, 
<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a5a6edcd2ebf27ed950ea6849d025bd40">DRV2605_BKFC_X1</a> = 0x00, 
<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354ad82a464be71458ae21f90572feab7df4">DRV2605_BKFC_X2</a> = 0x01, 
<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354ad9d83bae06d9b0492838ab53325694d4">DRV2605_BKFC_X3</a> = 0x02, 
<br />
&#160;&#160;<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354acfa37f6638c7dd7493eed8578244c84f">DRV2605_BKFC_X4</a> = 0x03, 
<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a8cfd54cc51529856882527f3487e9968">DRV2605_BKFC_X6</a> = 0x04, 
<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a0072815e91897141ef9db8383060a457">DRV2605_BKFC_X8</a> = 0x05, 
<a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a94dd3f670dfa3d4e327bfee81fe6ffab">DRV2605_BKFC_X16</a> = 0x06
<br />
 }<tr class="memdesc:a75c40a4b43075c81a31543423854d354"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classDRV2605.html" title="DRV2605 diver class. ">DRV2605</a> brake factor configuration values.  <a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a75c40a4b43075c81a31543423854d354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6731dceb108b13ebfdc768abff4d6335"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335">drv2605_lpg_t</a> { <a class="el" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a28e67e79be82d4a7e917819cbfa88196">DRV2605_LPG_LOW</a> = 0x00, 
<a class="el" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a818498293eb7862b04d9e995f5635dfe">DRV2605_LPG_MED</a> = 0x01, 
<a class="el" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a3a1b0c503c327c9a6e3c6d0d87e0e7aa">DRV2605_LPG_HI</a> = 0x02, 
<a class="el" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335ae36a4cd7b11b5aa3c431ba08db0f04d4">DRV2605_LPG_VHI</a> = 0x03
 }<tr class="memdesc:a6731dceb108b13ebfdc768abff4d6335"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classDRV2605.html" title="DRV2605 diver class. ">DRV2605</a> loop gain configuration values.  <a href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a6731dceb108b13ebfdc768abff4d6335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a34502113bd76dc159377893fe6613"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613">drv2605_acalt_t</a> { <a class="el" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613ac7586fc60e9287f4858fe56c81853085">DRV2605_ACALT_150MS</a> = 0x00, 
<a class="el" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613a78ddcc4b351f29eec026353091a1ecc0">DRV2605_ACALT_250MS</a> = 0x01, 
<a class="el" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613aa250f7fb3be91e93df7f359035acbe8f">DRV2605_ACALT_500MS</a> = 0x02, 
<a class="el" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613aad7c9af9a09da175a0cf19d1a891432e">DRV2605_ACALT_1S</a> = 0x03
 }<tr class="memdesc:a67a34502113bd76dc159377893fe6613"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classDRV2605.html" title="DRV2605 diver class. ">DRV2605</a> auto-calibration time configuration values.  <a href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a67a34502113bd76dc159377893fe6613"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DRV2650 driver definitions. </p>
<div class="fragment"><div class="line"><span class="preprocessor">#include &quot;<a class="code" href="drv2605__defs_8h.html">device/drv2605_defs.h</a>&quot;</span> </div></div><!-- fragment --> 
<p class="definition">Definition in file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><hr/><h2 class="groupheader">Class Documentation</h2>
<a name="structdrv2605__reg__stat__t" id="structdrv2605__reg__stat__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__stat__t">&#9670;&nbsp;</a></span>drv2605_reg_stat_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_stat_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>STATUS register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00089">89</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="af4aceb8f2dc0535e16e7145c12569b1e"></a>uint8_t</td>
<td class="fieldname">
OC_DET: 1</td>
<td class="fielddoc">
Over-current flag. </td></tr>
<tr><td class="fieldtype">
<a id="afad7de8040b0b4d895dc8e17c3a22ac8"></a>uint8_t</td>
<td class="fieldname">
OTEMP: 1</td>
<td class="fielddoc">
Over-temperature flag. </td></tr>
<tr><td class="fieldtype">
<a id="abe65ceeb8cc30a60574033ddbdf486e3"></a>uint8_t</td>
<td class="fieldname">
unused_1: 1</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="aac57b9ee85ddf22fd53b03869697fdf4"></a>uint8_t</td>
<td class="fieldname">
DIAG_RES: 1</td>
<td class="fielddoc">
Diagnostic/Auto-calibration result. </td></tr>
<tr><td class="fieldtype">
<a id="af3222308951a26d4b3fbb7f656a78022"></a>uint8_t</td>
<td class="fieldname">
unused_2: 1</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="ac3a52bccddfab65946b9b128b969c829"></a>uint8_t</td>
<td class="fieldname">
DEV_ID: 3</td>
<td class="fielddoc">
Device ID. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__mode__t" id="structdrv2605__reg__mode__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__mode__t">&#9670;&nbsp;</a></span>drv2605_reg_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_mode_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>MODE register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00102">102</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="a14c3746fc5e75f0e4e9c9b20bf2e520b"></a>uint8_t</td>
<td class="fieldname">
MODE: 3</td>
<td class="fielddoc">
Operation mode. </td></tr>
<tr><td class="fieldtype">
<a id="aa3fbb021013342527a1a0f67f7617cef"></a>uint8_t</td>
<td class="fieldname">
unused: 3</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="a51976d12b834eaba0c95842015cb240e"></a>uint8_t</td>
<td class="fieldname">
SBY: 1</td>
<td class="fielddoc">
Standby flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac893390e9308905b8609dc8b5dc07016"></a>uint8_t</td>
<td class="fieldname">
DEV_RST: 1</td>
<td class="fielddoc">
Device reset. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__libsel__t" id="structdrv2605__reg__libsel__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__libsel__t">&#9670;&nbsp;</a></span>drv2605_reg_libsel_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_libsel_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>LIBSEL register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00113">113</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="a83728ad9f81b534ec20c395cf0834636"></a>uint8_t</td>
<td class="fieldname">
LIB_SEL: 3</td>
<td class="fielddoc">
Waveform library selection. </td></tr>
<tr><td class="fieldtype">
<a id="a4cbaf70700d76689cf46109b1f2eb1a7"></a>uint8_t</td>
<td class="fieldname">
unused_1: 1</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="aa3577297ddf97e8e09b0a6c3c18bc3ec"></a>uint8_t</td>
<td class="fieldname">
HI_Z: 1</td>
<td class="fielddoc">
High impedance state. </td></tr>
<tr><td class="fieldtype">
<a id="aaa237c10a53d34e42c3d9b00aa633070"></a>uint8_t</td>
<td class="fieldname">
unused_2: 3</td>
<td class="fielddoc">
Unused bit. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__wavseq__t" id="structdrv2605__reg__wavseq__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__wavseq__t">&#9670;&nbsp;</a></span>drv2605_reg_wavseq_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_wavseq_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>WAVSEQ register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00124">124</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="a7ede6ec19ad510ecb1cfcbfcb1213541"></a>uint8_t</td>
<td class="fieldname">
WAV_FRM: 7</td>
<td class="fielddoc">
Waveform sequence value. </td></tr>
<tr><td class="fieldtype">
<a id="a1e59213aac3e6c3ac04a954840d2ecb8"></a>uint8_t</td>
<td class="fieldname">
WAIT: 1</td>
<td class="fielddoc">
Wait flag. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__go__t" id="structdrv2605__reg__go__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__go__t">&#9670;&nbsp;</a></span>drv2605_reg_go_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_go_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>GO register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00133">133</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="a282c0f38029e67751cefad91ae4ec7cc"></a>uint8_t</td>
<td class="fieldname">
GO: 1</td>
<td class="fielddoc">
Do programmed action. </td></tr>
<tr><td class="fieldtype">
<a id="a66c011da115505d2813076683621d1f6"></a>uint8_t</td>
<td class="fieldname">
unused: 7</td>
<td class="fielddoc">
Unused bit. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__a2v__ctrl__t" id="structdrv2605__reg__a2v__ctrl__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__a2v__ctrl__t">&#9670;&nbsp;</a></span>drv2605_reg_a2v_ctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_a2v_ctrl_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>A2VCTRL register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00142">142</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="aabf96a2f40b24c28e7cb6c41753fb92f"></a>uint8_t</td>
<td class="fieldname">
A2V_FLTR: 2</td>
<td class="fielddoc">
Low pass filter. </td></tr>
<tr><td class="fieldtype">
<a id="ae2e15186e058d7500c69832e55c8faaf"></a>uint8_t</td>
<td class="fieldname">
PK_TM: 2</td>
<td class="fielddoc">
Peak detection time. </td></tr>
<tr><td class="fieldtype">
<a id="a168c9a9d64697c6403971b68a8362f54"></a>uint8_t</td>
<td class="fieldname">
unused: 4</td>
<td class="fielddoc">
Unused bit. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__fbctrl__t" id="structdrv2605__reg__fbctrl__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__fbctrl__t">&#9670;&nbsp;</a></span>drv2605_reg_fbctrl_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_fbctrl_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>FB_CTRL register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00152">152</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="ab1cd4491f6460730b8a3e13455d7f3ef"></a>uint8_t</td>
<td class="fieldname">
BEMF_GN: 2</td>
<td class="fielddoc">
BEMF gain. </td></tr>
<tr><td class="fieldtype">
<a id="a15daba16b41752ac8f7892f5b6af2076"></a>uint8_t</td>
<td class="fieldname">
LP_GN: 2</td>
<td class="fielddoc">
Loop gain. </td></tr>
<tr><td class="fieldtype">
<a id="a7e7bf2fa0ba67cab5cd4f2917ed3bc38"></a>uint8_t</td>
<td class="fieldname">
BK_FCTR: 3</td>
<td class="fielddoc">
Break factor. </td></tr>
<tr><td class="fieldtype">
<a id="a228066e7c6c0dec008eb9d1760970a72"></a>uint8_t</td>
<td class="fieldname">
IS_LRA: 1</td>
<td class="fielddoc">
Motor type selector. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__ctrl1__t" id="structdrv2605__reg__ctrl1__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__ctrl1__t">&#9670;&nbsp;</a></span>drv2605_reg_ctrl1_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_ctrl1_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CTRL1 register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00163">163</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="a5a37780b88e76ba92d221a29be3d690c"></a>uint8_t</td>
<td class="fieldname">
DRV_TM: 5</td>
<td class="fielddoc">
Drive time. </td></tr>
<tr><td class="fieldtype">
<a id="ace72923ddd3b38e8760eba2096e43318"></a>uint8_t</td>
<td class="fieldname">
AC_CPL: 1</td>
<td class="fielddoc">
AC coupling. </td></tr>
<tr><td class="fieldtype">
<a id="a9cf38c61f5702136c5d4367cff71a5c6"></a>uint8_t</td>
<td class="fieldname">
unused: 1</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="ad3dda7b18c546bf7af0a3836558e2d39"></a>uint8_t</td>
<td class="fieldname">
ST_BST: 1</td>
<td class="fielddoc">
Startup boost. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__ctrl2__t" id="structdrv2605__reg__ctrl2__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__ctrl2__t">&#9670;&nbsp;</a></span>drv2605_reg_ctrl2_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_ctrl2_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CTRL2 register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00174">174</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="aae0f60cbcda7f2e0be03f5078d0a3134"></a>uint8_t</td>
<td class="fieldname">
IDSS_TM: 2</td>
<td class="fielddoc">
Current dissipation time LSB. </td></tr>
<tr><td class="fieldtype">
<a id="a384abe850253a919e138596599a157d6"></a>uint8_t</td>
<td class="fieldname">
BLKG_TM: 2</td>
<td class="fielddoc">
Blanking time LSB. </td></tr>
<tr><td class="fieldtype">
<a id="a3cef3a51da61488c701bf70369ead8f7"></a>uint8_t</td>
<td class="fieldname">
SPL_TM: 2</td>
<td class="fielddoc">
Sample time. </td></tr>
<tr><td class="fieldtype">
<a id="a181db3037ac4a210f264f65b2adf8e56"></a>uint8_t</td>
<td class="fieldname">
BK_STB: 1</td>
<td class="fielddoc">
Brake stabilizer. </td></tr>
<tr><td class="fieldtype">
<a id="ae598483812592f36e0072fbccab5dcb3"></a>uint8_t</td>
<td class="fieldname">
BDIR_IN: 1</td>
<td class="fielddoc">
Bi-directional input mode. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__ctrl3__t" id="structdrv2605__reg__ctrl3__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__ctrl3__t">&#9670;&nbsp;</a></span>drv2605_reg_ctrl3_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_ctrl3_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CTRL3 register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00186">186</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="ab0f218bfca02a6bc229ecfdbf1c2d1c3"></a>uint8_t</td>
<td class="fieldname">
LRA_O_LP: 1</td>
<td class="fielddoc">
LRA open loop/auto-resonance mode. </td></tr>
<tr><td class="fieldtype">
<a id="a0a8aa91f942163c7e5a6594de732fb42"></a>uint8_t</td>
<td class="fieldname">
PWM_IN: 1</td>
<td class="fielddoc">
PWM/Analog input selector. </td></tr>
<tr><td class="fieldtype">
<a id="af8ddb3612f2bb169441dbf4ece5cd190"></a>uint8_t</td>
<td class="fieldname">
LRA_DRV_M: 1</td>
<td class="fielddoc">
LRA drive mode selector. </td></tr>
<tr><td class="fieldtype">
<a id="a173a8aca41c933398e68364c8b20ff9d"></a>uint8_t</td>
<td class="fieldname">
D_FMT_RTP: 1</td>
<td class="fielddoc">
RTP data format. </td></tr>
<tr><td class="fieldtype">
<a id="accbda49cb7ca9c85dc708b00d43d1d0e"></a>uint8_t</td>
<td class="fieldname">
SPLY_COM: 1</td>
<td class="fielddoc">
Supply compensation disable. </td></tr>
<tr><td class="fieldtype">
<a id="a1c885b1f31b327560e741e8ed4e3dd02"></a>uint8_t</td>
<td class="fieldname">
ERM_O_LP: 1</td>
<td class="fielddoc">
LRA open/closed loop mode. </td></tr>
<tr><td class="fieldtype">
<a id="ac7956447a1d954b69cfb0696e930b94a"></a>uint8_t</td>
<td class="fieldname">
NG_THS: 1</td>
<td class="fielddoc">
PWM noise-gate threshold selector. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__ctrl4__t" id="structdrv2605__reg__ctrl4__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__ctrl4__t">&#9670;&nbsp;</a></span>drv2605_reg_ctrl4_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_ctrl4_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CTRL4 register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00200">200</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="ab6960d57e6a053c579910be904bcd626"></a>uint8_t</td>
<td class="fieldname">
OTP_PROG: 1</td>
<td class="fielddoc">
OTP program launch. </td></tr>
<tr><td class="fieldtype">
<a id="a2b75681ccc37f84585dd95dc321290ff"></a>uint8_t</td>
<td class="fieldname">
unused_1: 1</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="a074a9ea962870429baf19a46f8c34328"></a>uint8_t</td>
<td class="fieldname">
OTP_STAT: 1</td>
<td class="fielddoc">
OTP memory status. </td></tr>
<tr><td class="fieldtype">
<a id="acfbd156766526b77b51ae9b5cf1afa46"></a>uint8_t</td>
<td class="fieldname">
unused_2: 1</td>
<td class="fielddoc">
Unused bit. </td></tr>
<tr><td class="fieldtype">
<a id="adce41e9799de524ab0c8efcb9ae6961b"></a>uint8_t</td>
<td class="fieldname">
A_CAL_TM: 2</td>
<td class="fielddoc">
Auto-calibration time. </td></tr>
<tr><td class="fieldtype">
<a id="a828c145a81bded37aeaa9a4fa2d24705"></a>uint8_t</td>
<td class="fieldname">
ZC_DET_TM: 2</td>
<td class="fielddoc">
Zero-Crossing detection time. </td></tr>
</table>

</div>
</div>
<a name="structdrv2605__reg__ctrl5__t" id="structdrv2605__reg__ctrl5__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structdrv2605__reg__ctrl5__t">&#9670;&nbsp;</a></span>drv2605_reg_ctrl5_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct drv2605_reg_ctrl5_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CTRL5 register structure. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00213">213</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="a2ff6a89f702058aba6de178c77256a68"></a>uint8_t</td>
<td class="fieldname">
IDSS_TM: 2</td>
<td class="fielddoc">
Current dissipation time MSB. </td></tr>
<tr><td class="fieldtype">
<a id="a2d1c060553b3a2994b5f846ed4327410"></a>uint8_t</td>
<td class="fieldname">
BLKG_TM: 2</td>
<td class="fielddoc">
Blanking time MSB. </td></tr>
<tr><td class="fieldtype">
<a id="a1472b0c4fd2d7c770ce7ba38e0bf7e39"></a>uint8_t</td>
<td class="fieldname">
PB_INT: 1</td>
<td class="fielddoc">
Playback interval. </td></tr>
<tr><td class="fieldtype">
<a id="a9ce9df4349266f1543dc1ef1e1fccc3d"></a>uint8_t</td>
<td class="fieldname">
LRA_AO_LP: 1</td>
<td class="fielddoc">
LRA auto open loop mode. </td></tr>
<tr><td class="fieldtype">
<a id="aa11d1745efae5b86eb597423bfc02d05"></a>uint8_t</td>
<td class="fieldname">
AOL_CNT: 2</td>
<td class="fielddoc">
Auto open loop synchronization tries. </td></tr>
</table>

</div>
</div>
<a name="uniondrv2605__reg__t" id="uniondrv2605__reg__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#uniondrv2605__reg__t">&#9670;&nbsp;</a></span>drv2605_reg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union drv2605_reg_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>General register handler. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00267">267</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Class Members</th></tr>
<tr><td class="fieldtype">
<a id="ae804b677e067cccce42fe671c25cbc01"></a>uint8_t</td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
Raw data. </td></tr>
<tr><td class="fieldtype">
<a id="a9a9d5585c687319f7e587def1a7b83b6"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__go__t">drv2605_reg_go_t</a></td>
<td class="fieldname">
go</td>
<td class="fielddoc">
Data formatted as GO register. </td></tr>
<tr><td class="fieldtype">
<a id="af08245e9f4477f407c3319fe1740d458"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__stat__t">drv2605_reg_stat_t</a></td>
<td class="fieldname">
stat</td>
<td class="fielddoc">
Data formatted as STATUS register. </td></tr>
<tr><td class="fieldtype">
<a id="ad77b8cba60fc308066b6cbb0542d503b"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__mode__t">drv2605_reg_mode_t</a></td>
<td class="fieldname">
mode</td>
<td class="fielddoc">
Data formatted as MODE register. </td></tr>
<tr><td class="fieldtype">
<a id="afb981c00fa7bc3f58136b5609bbc4581"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__libsel__t">drv2605_reg_libsel_t</a></td>
<td class="fieldname">
libsel</td>
<td class="fielddoc">
Data formatted as LIBSEL register. </td></tr>
<tr><td class="fieldtype">
<a id="a7cff4f6b553037880842b060a4f056a9"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__wavseq__t">drv2605_reg_wavseq_t</a></td>
<td class="fieldname">
wavseq</td>
<td class="fielddoc">
Data formatted as WAVSEQ register. </td></tr>
<tr><td class="fieldtype">
<a id="a7deadd69ec26ed3ee42d2b85114fee40"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__a2v__ctrl__t">drv2605_reg_a2v_ctrl_t</a></td>
<td class="fieldname">
a2v_ctrl</td>
<td class="fielddoc">
Data formatted as A2VCTRL register. </td></tr>
<tr><td class="fieldtype">
<a id="abfefc5b84a6b4b1d9a218e2e94489e87"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__fbctrl__t">drv2605_reg_fbctrl_t</a></td>
<td class="fieldname">
fb_ctrl</td>
<td class="fielddoc">
Data formatted as FB_CTRL register. </td></tr>
<tr><td class="fieldtype">
<a id="a0c3dc072be99a2682216e66fb487ae8e"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl1__t">drv2605_reg_ctrl1_t</a></td>
<td class="fieldname">
ctrl1</td>
<td class="fielddoc">
Data formatted as CTRL1 register. </td></tr>
<tr><td class="fieldtype">
<a id="a2c4d940367e3e21ea7fa3d427faa65ce"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl2__t">drv2605_reg_ctrl2_t</a></td>
<td class="fieldname">
ctrl2</td>
<td class="fielddoc">
Data formatted as CTRL2 register. </td></tr>
<tr><td class="fieldtype">
<a id="ac76d05c904bca87c56da74b31777adee"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl3__t">drv2605_reg_ctrl3_t</a></td>
<td class="fieldname">
ctrl3</td>
<td class="fielddoc">
Data formatted as CTRL3 register. </td></tr>
<tr><td class="fieldtype">
<a id="a0c4b20120702f0b4b09b1fc755c7aad7"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl4__t">drv2605_reg_ctrl4_t</a></td>
<td class="fieldname">
ctrl4</td>
<td class="fielddoc">
Data formatted as CTRL4 register. </td></tr>
<tr><td class="fieldtype">
<a id="a78034892d3b5319463287529672ea2b5"></a><a class="el" href="drv2605__defs_8h.html#structdrv2605__reg__ctrl5__t">drv2605_reg_ctrl5_t</a></td>
<td class="fieldname">
ctrl5</td>
<td class="fielddoc">
Data formatted as CTRL5 register. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac138f386508479ebdb3228c10f56dd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac138f386508479ebdb3228c10f56dd6a">&#9670;&nbsp;</a></span>DRV2605_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_ADDR&#160;&#160;&#160;0x5A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device Address. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00014">14</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a29e84dc2132848377a74a6ed2fd6fa7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e84dc2132848377a74a6ed2fd6fa7a">&#9670;&nbsp;</a></span>DRV2605_REGS_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REGS_NUM&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of registers. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00015">15</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ae8d4c1dacb50d1d4b385c98b54f9b04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d4c1dacb50d1d4b385c98b54f9b04f">&#9670;&nbsp;</a></span>DRV2605_REG_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_STAT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00019">19</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>, and <a class="el" href="drv2605_8cpp_source.html#l00038">DRV2605::get_ID()</a>.</p>

</div>
</div>
<a id="a9acc50063b9795f8e489520fcf58498a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acc50063b9795f8e489520fcf58498a">&#9670;&nbsp;</a></span>DRV2605_REG_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_MODE&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00020">20</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>, <a class="el" href="drv2605_8cpp_source.html#l00060">DRV2605::set_active_mode()</a>, <a class="el" href="drv2605_8cpp_source.html#l00028">DRV2605::set_defaults()</a>, <a class="el" href="drv2605_8cpp_source.html#l00077">DRV2605::set_PWM_mode()</a>, and <a class="el" href="drv2605_8cpp_source.html#l00068">DRV2605::set_standby_mode()</a>.</p>

</div>
</div>
<a id="aa2ff256faedb21f21d27004ca0b21a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ff256faedb21f21d27004ca0b21a80">&#9670;&nbsp;</a></span>DRV2605_REG_RTPIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_RTPIN&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Real-Time Playback Input register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00021">21</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a99664868510ea4f4c9b4b5e014f67f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99664868510ea4f4c9b4b5e014f67f47">&#9670;&nbsp;</a></span>DRV2605_REG_LIBSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_LIBSEL&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Library Selection register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00022">22</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ac1ff4d040b322c54c520d1a70620e062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ff4d040b322c54c520d1a70620e062">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ1&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 1 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00023">23</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a86f38a5a0de2fe95f1432f778e875219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f38a5a0de2fe95f1432f778e875219">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ2&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 2 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00024">24</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a2957cae0859be9fd68c1f72cfab3635f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2957cae0859be9fd68c1f72cfab3635f">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ3&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 3 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00025">25</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a95df8a4ce8b486f3c91189eb1a33e20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95df8a4ce8b486f3c91189eb1a33e20b">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ4&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 4 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00026">26</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ade2cf09aef57038ef0a718869992bd18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2cf09aef57038ef0a718869992bd18">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ5&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 5 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00027">27</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="afcebdfba30578a80be54163923471c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcebdfba30578a80be54163923471c71">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ6&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 6 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00028">28</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a094d033cc3118a1b0001a893cd21b787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094d033cc3118a1b0001a893cd21b787">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ7&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 7 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00029">29</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a9cc325f8f47e5ceee3349bdaeab90f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc325f8f47e5ceee3349bdaeab90f2e">&#9670;&nbsp;</a></span>DRV2605_REG_WAVSEQ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_WAVSEQ8&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 8 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00030">30</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a15fbf3113fd8d72e05c1f396598f2cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fbf3113fd8d72e05c1f396598f2cad">&#9670;&nbsp;</a></span>DRV2605_REG_GO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_GO&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Go register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00031">31</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>.</p>

</div>
</div>
<a id="a4c02912519ecfec9caa10880e7b77044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c02912519ecfec9caa10880e7b77044">&#9670;&nbsp;</a></span>DRV2605_REG_ODTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_ODTO&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overdrive Time Offset register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00032">32</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="aabc56aa41869b8aa5aa232ac65aa1627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc56aa41869b8aa5aa232ac65aa1627">&#9670;&nbsp;</a></span>DRV2605_REG_STP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_STP&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sustain Time Offset Positive register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00033">33</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a5a223c6dfec0b6c8fe2bb9a451f922b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a223c6dfec0b6c8fe2bb9a451f922b5">&#9670;&nbsp;</a></span>DRV2605_REG_STN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_STN&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sustain Time Offset Negative register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00034">34</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a68235a8732243f022ec9f376578d5325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68235a8732243f022ec9f376578d5325">&#9670;&nbsp;</a></span>DRV2605_REG_BRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_BRT&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brake Time Offset register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00035">35</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a057d5193e960d3f75364b462450c2da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057d5193e960d3f75364b462450c2da3">&#9670;&nbsp;</a></span>DRV2605_REG_A2VCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_A2VCTRL&#160;&#160;&#160;0X11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Control register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00036">36</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="add07df942bfc815c30d4a111b0390505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add07df942bfc815c30d4a111b0390505">&#9670;&nbsp;</a></span>DRV2605_REG_A2VIN_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_A2VIN_MIN&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Min Input LVL register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00037">37</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="acbfabd042d55d0c43404a13437a680ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfabd042d55d0c43404a13437a680ea">&#9670;&nbsp;</a></span>DRV2605_REG_A2VIN_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_A2VIN_MAX&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Max Input LVL register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00038">38</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="abf8257c78f81707c16d8e7857da2e363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8257c78f81707c16d8e7857da2e363">&#9670;&nbsp;</a></span>DRV2605_REG_A2VOUT_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_A2VOUT_MIN&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Min Output LVL register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00039">39</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ac3e6b9ef7b8fdf7b7226b253d2983565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e6b9ef7b8fdf7b7226b253d2983565">&#9670;&nbsp;</a></span>DRV2605_REG_A2VOUT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_A2VOUT_MAX&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Max Output LVL register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00040">40</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a05bfd3ab0bcd2eea2b2bcc78c35eea9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bfd3ab0bcd2eea2b2bcc78c35eea9b">&#9670;&nbsp;</a></span>DRV2605_REG_RATEDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_RATEDV&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rated Voltage register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00041">41</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00150">DRV2605::initialize_values()</a>.</p>

</div>
</div>
<a id="a59375c534ebd576c054f0b7edfa4fb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59375c534ebd576c054f0b7edfa4fb33">&#9670;&nbsp;</a></span>DRV2605_REG_CLAMPV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_CLAMPV&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OC Clamp Voltage register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00042">42</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00150">DRV2605::initialize_values()</a>.</p>

</div>
</div>
<a id="a37b9cc693148f7d4e281073a071dd677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b9cc693148f7d4e281073a071dd677">&#9670;&nbsp;</a></span>DRV2605_REG_ACAL_COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_ACAL_COMP&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-Calibration Compensation register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00043">43</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>, and <a class="el" href="drv2605_8cpp_source.html#l00084">DRV2605::initialize()</a>.</p>

</div>
</div>
<a id="a3cc5b1ee27aeb3833d0103152130ecc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc5b1ee27aeb3833d0103152130ecc8">&#9670;&nbsp;</a></span>DRV2605_REG_ACAL_BEMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_ACAL_BEMF&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-Calibration Back-EMF register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00044">44</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>, and <a class="el" href="drv2605_8cpp_source.html#l00084">DRV2605::initialize()</a>.</p>

</div>
</div>
<a id="ace34e7cb43ba8fb880c6e229298288df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace34e7cb43ba8fb880c6e229298288df">&#9670;&nbsp;</a></span>DRV2605_REG_FB_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_FB_CTRL&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Feedback Control register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00045">45</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>, <a class="el" href="drv2605_8cpp_source.html#l00084">DRV2605::initialize()</a>, and <a class="el" href="drv2605_8cpp_source.html#l00150">DRV2605::initialize_values()</a>.</p>

</div>
</div>
<a id="a44c363beda15f4251ed3cd10bfdceabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c363beda15f4251ed3cd10bfdceabe">&#9670;&nbsp;</a></span>DRV2605_REG_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_CTRL1&#160;&#160;&#160;0x1B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 1 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00046">46</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00150">DRV2605::initialize_values()</a>.</p>

</div>
</div>
<a id="abf676fe78e482019fd7636c9842feeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf676fe78e482019fd7636c9842feeee">&#9670;&nbsp;</a></span>DRV2605_REG_CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_CTRL2&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 2 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00047">47</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00150">DRV2605::initialize_values()</a>.</p>

</div>
</div>
<a id="aec3abd5e8ba6ed928bfcd874c13ef514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec3abd5e8ba6ed928bfcd874c13ef514">&#9670;&nbsp;</a></span>DRV2605_REG_CTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_CTRL3&#160;&#160;&#160;0x1D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 3 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00048">48</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00150">DRV2605::initialize_values()</a>.</p>

</div>
</div>
<a id="ae118702cb130385aa80adeb74844016f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae118702cb130385aa80adeb74844016f">&#9670;&nbsp;</a></span>DRV2605_REG_CTRL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_CTRL4&#160;&#160;&#160;0x1E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 4 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00049">49</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00101">DRV2605::calibrate()</a>.</p>

</div>
</div>
<a id="a1f503942554aba33b529c51e248032df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f503942554aba33b529c51e248032df">&#9670;&nbsp;</a></span>DRV2605_REG_CTRL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_CTRL5&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 5 register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00050">50</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a74a3b9ee826f22a97a844b5df4cd230b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a3b9ee826f22a97a844b5df4cd230b">&#9670;&nbsp;</a></span>DRV2605_REG_LRA_OPLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_LRA_OPLP&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LRA Open Loop Period register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00051">51</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ae7bba085d5d2e255a3045ed798254e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bba085d5d2e255a3045ed798254e75">&#9670;&nbsp;</a></span>DRV2605_REG_VBAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_VBAT&#160;&#160;&#160;0x21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Voltage Monitor Register register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00052">52</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a968a81a027b60c7dd95b4b4763bf58d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968a81a027b60c7dd95b4b4763bf58d1">&#9670;&nbsp;</a></span>DRV2605_REG_LRA_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_REG_LRA_RES&#160;&#160;&#160;0x22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LRA Resonance-Period register. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00053">53</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drv2605_8cpp_source.html#l00141">DRV2605::get_LRA_period()</a>.</p>

</div>
</div>
<a id="a41f1465aa5b97fbb95077acc888a194e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f1465aa5b97fbb95077acc888a194e">&#9670;&nbsp;</a></span>DRV2605_DEF_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_MODE&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00057">57</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="aeb5f30ae78d627e8cc6161df967d0ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb5f30ae78d627e8cc6161df967d0ae0">&#9670;&nbsp;</a></span>DRV2605_DEF_RTPIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_RTPIN&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Real-Time Playback Input register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00058">58</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a3c3d7a7e89a00dd2778314bfe5bd399a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3d7a7e89a00dd2778314bfe5bd399a">&#9670;&nbsp;</a></span>DRV2605_DEF_LIBSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_LIBSEL&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Library Selection register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00059">59</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a12f1a274d92b4a2b2176f213157c4ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f1a274d92b4a2b2176f213157c4ea3">&#9670;&nbsp;</a></span>DRV2605_DEF_WAVSEQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_WAVSEQ1&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer 1 register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00060">60</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a17dd324692a807cefd77fd44b9438396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dd324692a807cefd77fd44b9438396">&#9670;&nbsp;</a></span>DRV2605_DEF_WAVSEQX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_WAVSEQX&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Waveform Sequencer X register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00061">61</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a788b6c5c47b02c007ee916c33de7ea4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788b6c5c47b02c007ee916c33de7ea4b">&#9670;&nbsp;</a></span>DRV2605_DEF_GO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_GO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Go register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00062">62</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a65e38a8af25c5b0bec9e9e434b623405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e38a8af25c5b0bec9e9e434b623405">&#9670;&nbsp;</a></span>DRV2605_DEF_ODTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_ODTO&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overdrive Time Offset register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00063">63</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a5ff55f50b22549049215ca3998f9ed88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff55f50b22549049215ca3998f9ed88">&#9670;&nbsp;</a></span>DRV2605_DEF_STP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_STP&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sustain Time Offset Positive register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00064">64</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="adaf50a19c997e02e8c08878fed265991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf50a19c997e02e8c08878fed265991">&#9670;&nbsp;</a></span>DRV2605_DEF_STN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_STN&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sustain Time Offset Negative register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00065">65</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a63a30ae94136e4f9c1bb0d88e165e445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a30ae94136e4f9c1bb0d88e165e445">&#9670;&nbsp;</a></span>DRV2605_DEF_BRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_BRT&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brake Time Offset register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00066">66</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ab5c34f84431f8270b2b50c06475ef742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c34f84431f8270b2b50c06475ef742">&#9670;&nbsp;</a></span>DRV2605_DEF_A2VCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_A2VCTRL&#160;&#160;&#160;0X05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Control register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00067">67</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a25016c1a6f27ec4eeb0c628bd65b7614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25016c1a6f27ec4eeb0c628bd65b7614">&#9670;&nbsp;</a></span>DRV2605_DEF_A2VIN_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_A2VIN_MIN&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Min Input LVL register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00068">68</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a80e44ad6d6302628b1632fef0584faca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e44ad6d6302628b1632fef0584faca">&#9670;&nbsp;</a></span>DRV2605_DEF_A2VIN_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_A2VIN_MAX&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Max Input LVL register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00069">69</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a30b5e0bc2938ceba1ffeb844ae474ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b5e0bc2938ceba1ffeb844ae474ed8">&#9670;&nbsp;</a></span>DRV2605_DEF_A2VOUT_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_A2VOUT_MIN&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Min Output LVL register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00070">70</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="adeeb8bfb8e7272ec606209143203ed92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeb8bfb8e7272ec606209143203ed92">&#9670;&nbsp;</a></span>DRV2605_DEF_A2VOUT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_A2VOUT_MAX&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Audio-to-Vibe Max Output LVL register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00071">71</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a2801d6b2782b52e4a17376540065a246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2801d6b2782b52e4a17376540065a246">&#9670;&nbsp;</a></span>DRV2605_DEF_RATEDV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_RATEDV&#160;&#160;&#160;0x3E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rated Voltage register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00072">72</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a9058d769c2e1287ea9a73f650f88e022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9058d769c2e1287ea9a73f650f88e022">&#9670;&nbsp;</a></span>DRV2605_DEF_CLAMPV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_CLAMPV&#160;&#160;&#160;0x8C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OC Clamp Voltage register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00073">73</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a12a3529564a6bdae7fbebc5ec1b583bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a3529564a6bdae7fbebc5ec1b583bc">&#9670;&nbsp;</a></span>DRV2605_DEF_ACAL_COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_ACAL_COMP&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-Calibration Compensation register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00074">74</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a34841ded4e9b562d4698a106e2f6e992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34841ded4e9b562d4698a106e2f6e992">&#9670;&nbsp;</a></span>DRV2605_DEF_ACAL_BEMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_ACAL_BEMF&#160;&#160;&#160;0x6C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-Calibration Back-EMF register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00075">75</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a26c8a8ebe991bdceffc9d36ddd793a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c8a8ebe991bdceffc9d36ddd793a0b">&#9670;&nbsp;</a></span>DRV2605_DEF_FB_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_FB_CTRL&#160;&#160;&#160;0x36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Feedback Control register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00076">76</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a7e967b970a251f484f106fce4388d01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e967b970a251f484f106fce4388d01e">&#9670;&nbsp;</a></span>DRV2605_DEF_CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_CTRL1&#160;&#160;&#160;0x93</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 1 register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00077">77</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ac44563ddb3d9e81d4b4bd8ed9b97239f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44563ddb3d9e81d4b4bd8ed9b97239f">&#9670;&nbsp;</a></span>DRV2605_DEF_CTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_CTRL2&#160;&#160;&#160;0xF5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 2 register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00078">78</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="ab24ed75b38b9fcb1377893cacca6317c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24ed75b38b9fcb1377893cacca6317c">&#9670;&nbsp;</a></span>DRV2605_DEF_CTRL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_CTRL3&#160;&#160;&#160;0xA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 3 register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00079">79</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="af58d49ebc4a8115c82327a1c865b17c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58d49ebc4a8115c82327a1c865b17c8">&#9670;&nbsp;</a></span>DRV2605_DEF_CTRL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_CTRL4&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 4 register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00080">80</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<a id="a6e65511c133d8b7e4c678b10d7487312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e65511c133d8b7e4c678b10d7487312">&#9670;&nbsp;</a></span>DRV2605_DEF_CTRL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV2605_DEF_CTRL5&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control 5 register default value. </p>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00081">81</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a75c40a4b43075c81a31543423854d354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c40a4b43075c81a31543423854d354">&#9670;&nbsp;</a></span>drv2605_bkfc_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354">drv2605_bkfc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classDRV2605.html" title="DRV2605 diver class. ">DRV2605</a> brake factor configuration values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354a9e9721806d7762bd15856be21206fe09"></a>DRV2605_BKFC_DISABLED&#160;</td><td class="fielddoc"><p>Brake factor disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354a5a6edcd2ebf27ed950ea6849d025bd40"></a>DRV2605_BKFC_X1&#160;</td><td class="fielddoc"><p>Brake factor x1. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354ad82a464be71458ae21f90572feab7df4"></a>DRV2605_BKFC_X2&#160;</td><td class="fielddoc"><p>Brake factor x2. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354ad9d83bae06d9b0492838ab53325694d4"></a>DRV2605_BKFC_X3&#160;</td><td class="fielddoc"><p>Brake factor x3. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354acfa37f6638c7dd7493eed8578244c84f"></a>DRV2605_BKFC_X4&#160;</td><td class="fielddoc"><p>Brake factor x4. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354a8cfd54cc51529856882527f3487e9968"></a>DRV2605_BKFC_X6&#160;</td><td class="fielddoc"><p>Brake factor x6. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354a0072815e91897141ef9db8383060a457"></a>DRV2605_BKFC_X8&#160;</td><td class="fielddoc"><p>Brake factor x8. </p>
</td></tr>
<tr><td class="fieldname"><a id="a75c40a4b43075c81a31543423854d354a94dd3f670dfa3d4e327bfee81fe6ffab"></a>DRV2605_BKFC_X16&#160;</td><td class="fielddoc"><p>Brake factor x16. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00228">228</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;             {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a9e9721806d7762bd15856be21206fe09">DRV2605_BKFC_DISABLED</a> = 0x07,   </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a5a6edcd2ebf27ed950ea6849d025bd40">DRV2605_BKFC_X1</a>  = 0x00,        </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354ad82a464be71458ae21f90572feab7df4">DRV2605_BKFC_X2</a>  = 0x01,        </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354ad9d83bae06d9b0492838ab53325694d4">DRV2605_BKFC_X3</a>  = 0x02,        </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354acfa37f6638c7dd7493eed8578244c84f">DRV2605_BKFC_X4</a>  = 0x03,        </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a8cfd54cc51529856882527f3487e9968">DRV2605_BKFC_X6</a>  = 0x04,        </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a0072815e91897141ef9db8383060a457">DRV2605_BKFC_X8</a>  = 0x05,        </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a94dd3f670dfa3d4e327bfee81fe6ffab">DRV2605_BKFC_X16</a> = 0x06,        </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;} <a class="code" href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354">drv2605_bkfc_t</a>;</div><div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354">drv2605_bkfc_t</a></div><div class="ttdeci">drv2605_bkfc_t</div><div class="ttdoc">DRV2605 brake factor configuration values. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00228">drv2605_defs.h:228</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354acfa37f6638c7dd7493eed8578244c84f"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354acfa37f6638c7dd7493eed8578244c84f">DRV2605_BKFC_X4</a></div><div class="ttdoc">Brake factor x4. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00233">drv2605_defs.h:233</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354ad82a464be71458ae21f90572feab7df4"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354ad82a464be71458ae21f90572feab7df4">DRV2605_BKFC_X2</a></div><div class="ttdoc">Brake factor x2. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00231">drv2605_defs.h:231</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354a0072815e91897141ef9db8383060a457"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a0072815e91897141ef9db8383060a457">DRV2605_BKFC_X8</a></div><div class="ttdoc">Brake factor x8. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00235">drv2605_defs.h:235</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354a5a6edcd2ebf27ed950ea6849d025bd40"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a5a6edcd2ebf27ed950ea6849d025bd40">DRV2605_BKFC_X1</a></div><div class="ttdoc">Brake factor x1. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00230">drv2605_defs.h:230</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354ad9d83bae06d9b0492838ab53325694d4"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354ad9d83bae06d9b0492838ab53325694d4">DRV2605_BKFC_X3</a></div><div class="ttdoc">Brake factor x3. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00232">drv2605_defs.h:232</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354a94dd3f670dfa3d4e327bfee81fe6ffab"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a94dd3f670dfa3d4e327bfee81fe6ffab">DRV2605_BKFC_X16</a></div><div class="ttdoc">Brake factor x16. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00236">drv2605_defs.h:236</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354a8cfd54cc51529856882527f3487e9968"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a8cfd54cc51529856882527f3487e9968">DRV2605_BKFC_X6</a></div><div class="ttdoc">Brake factor x6. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00234">drv2605_defs.h:234</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a75c40a4b43075c81a31543423854d354a9e9721806d7762bd15856be21206fe09"><div class="ttname"><a href="drv2605__defs_8h.html#a75c40a4b43075c81a31543423854d354a9e9721806d7762bd15856be21206fe09">DRV2605_BKFC_DISABLED</a></div><div class="ttdoc">Brake factor disabled. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00229">drv2605_defs.h:229</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6731dceb108b13ebfdc768abff4d6335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6731dceb108b13ebfdc768abff4d6335">&#9670;&nbsp;</a></span>drv2605_lpg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335">drv2605_lpg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classDRV2605.html" title="DRV2605 diver class. ">DRV2605</a> loop gain configuration values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6731dceb108b13ebfdc768abff4d6335a28e67e79be82d4a7e917819cbfa88196"></a>DRV2605_LPG_LOW&#160;</td><td class="fielddoc"><p>Low. </p>
</td></tr>
<tr><td class="fieldname"><a id="a6731dceb108b13ebfdc768abff4d6335a818498293eb7862b04d9e995f5635dfe"></a>DRV2605_LPG_MED&#160;</td><td class="fielddoc"><p>Medium. </p>
</td></tr>
<tr><td class="fieldname"><a id="a6731dceb108b13ebfdc768abff4d6335a3a1b0c503c327c9a6e3c6d0d87e0e7aa"></a>DRV2605_LPG_HI&#160;</td><td class="fielddoc"><p>High. </p>
</td></tr>
<tr><td class="fieldname"><a id="a6731dceb108b13ebfdc768abff4d6335ae36a4cd7b11b5aa3c431ba08db0f04d4"></a>DRV2605_LPG_VHI&#160;</td><td class="fielddoc"><p>Very high. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00243">243</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;             {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a28e67e79be82d4a7e917819cbfa88196">DRV2605_LPG_LOW</a> = 0x00,         </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a818498293eb7862b04d9e995f5635dfe">DRV2605_LPG_MED</a> = 0x01,         </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a3a1b0c503c327c9a6e3c6d0d87e0e7aa">DRV2605_LPG_HI</a>  = 0x02,         </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335ae36a4cd7b11b5aa3c431ba08db0f04d4">DRV2605_LPG_VHI</a> = 0x03,         </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;} <a class="code" href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335">drv2605_lpg_t</a>;</div><div class="ttc" id="drv2605__defs_8h_html_a6731dceb108b13ebfdc768abff4d6335a3a1b0c503c327c9a6e3c6d0d87e0e7aa"><div class="ttname"><a href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a3a1b0c503c327c9a6e3c6d0d87e0e7aa">DRV2605_LPG_HI</a></div><div class="ttdoc">High. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00246">drv2605_defs.h:246</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a6731dceb108b13ebfdc768abff4d6335a28e67e79be82d4a7e917819cbfa88196"><div class="ttname"><a href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a28e67e79be82d4a7e917819cbfa88196">DRV2605_LPG_LOW</a></div><div class="ttdoc">Low. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00244">drv2605_defs.h:244</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a6731dceb108b13ebfdc768abff4d6335a818498293eb7862b04d9e995f5635dfe"><div class="ttname"><a href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335a818498293eb7862b04d9e995f5635dfe">DRV2605_LPG_MED</a></div><div class="ttdoc">Medium. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00245">drv2605_defs.h:245</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a6731dceb108b13ebfdc768abff4d6335ae36a4cd7b11b5aa3c431ba08db0f04d4"><div class="ttname"><a href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335ae36a4cd7b11b5aa3c431ba08db0f04d4">DRV2605_LPG_VHI</a></div><div class="ttdoc">Very high. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00247">drv2605_defs.h:247</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a6731dceb108b13ebfdc768abff4d6335"><div class="ttname"><a href="drv2605__defs_8h.html#a6731dceb108b13ebfdc768abff4d6335">drv2605_lpg_t</a></div><div class="ttdeci">drv2605_lpg_t</div><div class="ttdoc">DRV2605 loop gain configuration values. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00243">drv2605_defs.h:243</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a67a34502113bd76dc159377893fe6613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a34502113bd76dc159377893fe6613">&#9670;&nbsp;</a></span>drv2605_acalt_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613">drv2605_acalt_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classDRV2605.html" title="DRV2605 diver class. ">DRV2605</a> auto-calibration time configuration values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a67a34502113bd76dc159377893fe6613ac7586fc60e9287f4858fe56c81853085"></a>DRV2605_ACALT_150MS&#160;</td><td class="fielddoc"><p>150[ms] (min) - 350[ms] (max) </p>
</td></tr>
<tr><td class="fieldname"><a id="a67a34502113bd76dc159377893fe6613a78ddcc4b351f29eec026353091a1ecc0"></a>DRV2605_ACALT_250MS&#160;</td><td class="fielddoc"><p>250[ms] (min) - 450[ms] (max) </p>
</td></tr>
<tr><td class="fieldname"><a id="a67a34502113bd76dc159377893fe6613aa250f7fb3be91e93df7f359035acbe8f"></a>DRV2605_ACALT_500MS&#160;</td><td class="fielddoc"><p>500[ms] (min) - 700[ms] (max) </p>
</td></tr>
<tr><td class="fieldname"><a id="a67a34502113bd76dc159377893fe6613aad7c9af9a09da175a0cf19d1a891432e"></a>DRV2605_ACALT_1S&#160;</td><td class="fielddoc"><p>1000[ms] (min) - 1200[ms] (max) </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="drv2605__defs_8h_source.html#l00254">254</a> of file <a class="el" href="drv2605__defs_8h_source.html">drv2605_defs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;             {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613ac7586fc60e9287f4858fe56c81853085">DRV2605_ACALT_150MS</a> = 0x00,     </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613a78ddcc4b351f29eec026353091a1ecc0">DRV2605_ACALT_250MS</a> = 0x01,     </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613aa250f7fb3be91e93df7f359035acbe8f">DRV2605_ACALT_500MS</a> = 0x02,     </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613aad7c9af9a09da175a0cf19d1a891432e">DRV2605_ACALT_1S</a>    = 0x03      </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <a class="code" href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613">drv2605_acalt_t</a>;</div><div class="ttc" id="drv2605__defs_8h_html_a67a34502113bd76dc159377893fe6613"><div class="ttname"><a href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613">drv2605_acalt_t</a></div><div class="ttdeci">drv2605_acalt_t</div><div class="ttdoc">DRV2605 auto-calibration time configuration values. </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00254">drv2605_defs.h:254</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a67a34502113bd76dc159377893fe6613aa250f7fb3be91e93df7f359035acbe8f"><div class="ttname"><a href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613aa250f7fb3be91e93df7f359035acbe8f">DRV2605_ACALT_500MS</a></div><div class="ttdoc">500[ms] (min) - 700[ms] (max) </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00257">drv2605_defs.h:257</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a67a34502113bd76dc159377893fe6613ac7586fc60e9287f4858fe56c81853085"><div class="ttname"><a href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613ac7586fc60e9287f4858fe56c81853085">DRV2605_ACALT_150MS</a></div><div class="ttdoc">150[ms] (min) - 350[ms] (max) </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00255">drv2605_defs.h:255</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a67a34502113bd76dc159377893fe6613a78ddcc4b351f29eec026353091a1ecc0"><div class="ttname"><a href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613a78ddcc4b351f29eec026353091a1ecc0">DRV2605_ACALT_250MS</a></div><div class="ttdoc">250[ms] (min) - 450[ms] (max) </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00256">drv2605_defs.h:256</a></div></div>
<div class="ttc" id="drv2605__defs_8h_html_a67a34502113bd76dc159377893fe6613aad7c9af9a09da175a0cf19d1a891432e"><div class="ttname"><a href="drv2605__defs_8h.html#a67a34502113bd76dc159377893fe6613aad7c9af9a09da175a0cf19d1a891432e">DRV2605_ACALT_1S</a></div><div class="ttdoc">1000[ms] (min) - 1200[ms] (max) </div><div class="ttdef"><b>Definition:</b> <a href="drv2605__defs_8h_source.html#l00258">drv2605_defs.h:258</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_820b2b9dd608784780e51ab49715a98b.html">device</a></li><li class="navelem"><a class="el" href="drv2605__defs_8h.html">drv2605_defs.h</a></li>
    <li class="footer">Generated on Tue Jul 9 2019 18:48:54 for AVRLibs by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
