// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _my_filter_v1_HH_
#define _my_filter_v1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "my_filter_fy5.h"
#include "my_filter_fx6.h"
#include "my_filter_v1_fx_V.h"
#include "my_filter_v1_fxx.h"

namespace ap_rtl {

struct my_filter_v1 : public sc_module {
    // Port declarations 64
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > f_V_address0;
    sc_out< sc_logic > f_V_ce0;
    sc_in< sc_lv<8> > f_V_q0;
    sc_out< sc_lv<14> > f_V_address1;
    sc_out< sc_logic > f_V_ce1;
    sc_in< sc_lv<8> > f_V_q1;
    sc_out< sc_lv<14> > adjChImg_V_address0;
    sc_out< sc_logic > adjChImg_V_ce0;
    sc_in< sc_lv<8> > adjChImg_V_q0;
    sc_out< sc_lv<14> > adjChImg_V_address1;
    sc_out< sc_logic > adjChImg_V_ce1;
    sc_in< sc_lv<8> > adjChImg_V_q1;
    sc_out< sc_lv<14> > g1_V_address0;
    sc_out< sc_logic > g1_V_ce0;
    sc_in< sc_lv<8> > g1_V_q0;
    sc_out< sc_lv<14> > g1_V_address1;
    sc_out< sc_logic > g1_V_ce1;
    sc_out< sc_logic > g1_V_we1;
    sc_out< sc_lv<8> > g1_V_d1;
    sc_in< sc_lv<8> > g1_V_q1;
    sc_out< sc_lv<14> > g2_V_address0;
    sc_out< sc_logic > g2_V_ce0;
    sc_in< sc_lv<8> > g2_V_q0;
    sc_out< sc_lv<14> > g2_V_address1;
    sc_out< sc_logic > g2_V_ce1;
    sc_out< sc_logic > g2_V_we1;
    sc_out< sc_lv<8> > g2_V_d1;
    sc_in< sc_lv<8> > g2_V_q1;
    sc_out< sc_lv<14> > g3_V_address0;
    sc_out< sc_logic > g3_V_ce0;
    sc_in< sc_lv<8> > g3_V_q0;
    sc_out< sc_lv<14> > g3_V_address1;
    sc_out< sc_logic > g3_V_ce1;
    sc_out< sc_logic > g3_V_we1;
    sc_out< sc_lv<8> > g3_V_d1;
    sc_in< sc_lv<8> > g3_V_q1;
    sc_out< sc_lv<14> > g4_V_address0;
    sc_out< sc_logic > g4_V_ce0;
    sc_in< sc_lv<8> > g4_V_q0;
    sc_out< sc_lv<14> > g4_V_address1;
    sc_out< sc_logic > g4_V_ce1;
    sc_out< sc_logic > g4_V_we1;
    sc_out< sc_lv<8> > g4_V_d1;
    sc_in< sc_lv<8> > g4_V_q1;
    sc_out< sc_lv<14> > g5_V_address0;
    sc_out< sc_logic > g5_V_ce0;
    sc_in< sc_lv<8> > g5_V_q0;
    sc_out< sc_lv<14> > g5_V_address1;
    sc_out< sc_logic > g5_V_ce1;
    sc_out< sc_logic > g5_V_we1;
    sc_out< sc_lv<8> > g5_V_d1;
    sc_in< sc_lv<8> > g5_V_q1;
    sc_out< sc_lv<14> > g6_V_address0;
    sc_out< sc_logic > g6_V_ce0;
    sc_in< sc_lv<1> > g6_V_q0;
    sc_out< sc_lv<14> > g7_V_address0;
    sc_out< sc_logic > g7_V_ce0;
    sc_in< sc_lv<1> > g7_V_q0;


    // Module declarations
    my_filter_v1(sc_module_name name);
    SC_HAS_PROCESS(my_filter_v1);

    ~my_filter_v1();

    sc_trace_file* mVcdFile;

    my_filter_v1_fx_V* fx_V_U;
    my_filter_v1_fx_V* fy_V_U;
    my_filter_v1_fxx* fxx_U;
    my_filter_v1_fxx* fyy_U;
    my_filter_v1_fxx* fxy_U;
    my_filter_v1_fxx* adj_fx_U;
    my_filter_v1_fxx* adj_fy_U;
    my_filter_v1_fxx* gx_U;
    my_filter_v1_fxx* gy_U;
    my_filter_v1_fx_V* g3x_V_U;
    my_filter_v1_fxx* gxx_U;
    my_filter_v1_fx_V* g4y_V_U;
    my_filter_v1_fxx* gyy_U;
    my_filter_v1_fx_V* g5x_V_U;
    my_filter_v1_fxx* gxy_U;
    my_filter_v1_fx_V* temp_cross6_V_U;
    my_filter_v1_fx_V* temp_cross7_V_U;
    my_filter_v1_fxx* cross_X_U;
    my_filter_v1_fxx* cross_Y_U;
    my_filter_fy5* grp_my_filter_fy5_fu_362;
    my_filter_fy5* grp_my_filter_fy5_fu_369;
    my_filter_fy5* grp_my_filter_fy5_fu_375;
    my_filter_fx6* grp_my_filter_fx6_fu_384;
    my_filter_fx6* grp_my_filter_fx6_fu_392;
    sc_signal< sc_lv<17> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten_reg_307;
    sc_signal< sc_lv<8> > y76_0_reg_318;
    sc_signal< sc_lv<8> > x77_0_reg_329;
    sc_signal< sc_lv<1> > icmp_ln126_fu_402_p2;
    sc_signal< sc_lv<1> > icmp_ln126_reg_641;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<15> > add_ln126_fu_408_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > select_ln131_1_fu_434_p3;
    sc_signal< sc_lv<8> > select_ln131_1_reg_650;
    sc_signal< sc_lv<14> > g1_V_addr_reg_655;
    sc_signal< sc_lv<14> > g2_V_addr_reg_661;
    sc_signal< sc_lv<14> > g3_V_addr_reg_667;
    sc_signal< sc_lv<14> > g4_V_addr_reg_673;
    sc_signal< sc_lv<14> > g5_V_addr_reg_679;
    sc_signal< sc_lv<8> > x_1_fu_473_p2;
    sc_signal< sc_lv<8> > y_1_fu_565_p2;
    sc_signal< sc_lv<8> > y_1_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<16> > zext_ln172_fu_579_p1;
    sc_signal< sc_lv<16> > zext_ln172_reg_713;
    sc_signal< sc_lv<1> > icmp_ln170_fu_559_p2;
    sc_signal< sc_lv<8> > x_fu_589_p2;
    sc_signal< sc_lv<8> > x_reg_721;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > zext_ln215_3_fu_604_p1;
    sc_signal< sc_lv<64> > zext_ln215_3_reg_726;
    sc_signal< sc_lv<1> > icmp_ln172_fu_583_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_ap_ready;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_ap_done;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_ap_ready;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_ap_done;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_ap_ready;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_ap_done;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<14> > fx_V_address0;
    sc_signal< sc_logic > fx_V_ce0;
    sc_signal< sc_logic > fx_V_we0;
    sc_signal< sc_lv<8> > fx_V_q0;
    sc_signal< sc_lv<14> > fx_V_address1;
    sc_signal< sc_logic > fx_V_ce1;
    sc_signal< sc_lv<8> > fx_V_q1;
    sc_signal< sc_lv<14> > fy_V_address0;
    sc_signal< sc_logic > fy_V_ce0;
    sc_signal< sc_logic > fy_V_we0;
    sc_signal< sc_lv<8> > fy_V_q0;
    sc_signal< sc_logic > fy_V_ce1;
    sc_signal< sc_lv<8> > fy_V_q1;
    sc_signal< sc_logic > fxx_ce0;
    sc_signal< sc_logic > fxx_we0;
    sc_signal< sc_logic > fyy_ce0;
    sc_signal< sc_logic > fyy_we0;
    sc_signal< sc_logic > fxy_ce0;
    sc_signal< sc_logic > fxy_we0;
    sc_signal< sc_logic > adj_fx_ce0;
    sc_signal< sc_logic > adj_fx_we0;
    sc_signal< sc_logic > adj_fy_ce0;
    sc_signal< sc_logic > adj_fy_we0;
    sc_signal< sc_logic > gx_ce0;
    sc_signal< sc_logic > gx_we0;
    sc_signal< sc_logic > gy_ce0;
    sc_signal< sc_logic > gy_we0;
    sc_signal< sc_lv<14> > g3x_V_address0;
    sc_signal< sc_logic > g3x_V_ce0;
    sc_signal< sc_logic > g3x_V_we0;
    sc_signal< sc_lv<8> > g3x_V_q0;
    sc_signal< sc_logic > g3x_V_ce1;
    sc_signal< sc_lv<8> > g3x_V_q1;
    sc_signal< sc_logic > gxx_ce0;
    sc_signal< sc_logic > gxx_we0;
    sc_signal< sc_lv<14> > g4y_V_address0;
    sc_signal< sc_logic > g4y_V_ce0;
    sc_signal< sc_logic > g4y_V_we0;
    sc_signal< sc_lv<8> > g4y_V_q0;
    sc_signal< sc_logic > g4y_V_ce1;
    sc_signal< sc_lv<8> > g4y_V_q1;
    sc_signal< sc_logic > gyy_ce0;
    sc_signal< sc_logic > gyy_we0;
    sc_signal< sc_lv<14> > g5x_V_address0;
    sc_signal< sc_logic > g5x_V_ce0;
    sc_signal< sc_logic > g5x_V_we0;
    sc_signal< sc_lv<8> > g5x_V_q0;
    sc_signal< sc_logic > g5x_V_ce1;
    sc_signal< sc_lv<8> > g5x_V_q1;
    sc_signal< sc_logic > gxy_ce0;
    sc_signal< sc_logic > gxy_we0;
    sc_signal< sc_lv<14> > temp_cross6_V_address0;
    sc_signal< sc_logic > temp_cross6_V_ce0;
    sc_signal< sc_logic > temp_cross6_V_we0;
    sc_signal< sc_lv<8> > temp_cross6_V_d0;
    sc_signal< sc_lv<8> > temp_cross6_V_q0;
    sc_signal< sc_logic > temp_cross6_V_ce1;
    sc_signal< sc_lv<8> > temp_cross6_V_q1;
    sc_signal< sc_lv<14> > temp_cross7_V_address0;
    sc_signal< sc_logic > temp_cross7_V_ce0;
    sc_signal< sc_logic > temp_cross7_V_we0;
    sc_signal< sc_lv<8> > temp_cross7_V_d0;
    sc_signal< sc_lv<8> > temp_cross7_V_q0;
    sc_signal< sc_logic > temp_cross7_V_ce1;
    sc_signal< sc_lv<8> > temp_cross7_V_q1;
    sc_signal< sc_logic > cross_X_ce0;
    sc_signal< sc_logic > cross_X_we0;
    sc_signal< sc_logic > cross_Y_ce0;
    sc_signal< sc_logic > cross_Y_we0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_ap_start;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_ap_idle;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_362_data_out_V_address0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_data_out_V_ce0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_data_out_V_we0;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_362_data_out_V_d0;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_362_data_in_V_address0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_data_in_V_ce0;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_362_data_in_V_q0;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_362_data_in_V_address1;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_data_in_V_ce1;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_362_data_in_V_q1;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_ap_start;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_ap_idle;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_369_data_out_V_address0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_data_out_V_ce0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_data_out_V_we0;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_369_data_out_V_d0;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_369_data_in_V_address0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_data_in_V_ce0;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_369_data_in_V_q0;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_369_data_in_V_address1;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_data_in_V_ce1;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_369_data_in_V_q1;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_ap_start;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_ap_idle;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_375_data_out_V_address0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_data_out_V_ce0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_data_out_V_we0;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_375_data_out_V_d0;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_375_data_in_V_address0;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_data_in_V_ce0;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_375_data_in_V_q0;
    sc_signal< sc_lv<14> > grp_my_filter_fy5_fu_375_data_in_V_address1;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_data_in_V_ce1;
    sc_signal< sc_lv<8> > grp_my_filter_fy5_fu_375_data_in_V_q1;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_ap_start;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_ap_done;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_ap_idle;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_ap_ready;
    sc_signal< sc_lv<14> > grp_my_filter_fx6_fu_384_data_out_V_address0;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_data_out_V_ce0;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_data_out_V_we0;
    sc_signal< sc_lv<8> > grp_my_filter_fx6_fu_384_data_out_V_d0;
    sc_signal< sc_lv<14> > grp_my_filter_fx6_fu_384_data_in_V_address0;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_data_in_V_ce0;
    sc_signal< sc_lv<8> > grp_my_filter_fx6_fu_384_data_in_V_q0;
    sc_signal< sc_lv<14> > grp_my_filter_fx6_fu_384_data_in_V_address1;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_data_in_V_ce1;
    sc_signal< sc_lv<8> > grp_my_filter_fx6_fu_384_data_in_V_q1;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_ap_start;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_ap_done;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_ap_idle;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_ap_ready;
    sc_signal< sc_lv<14> > grp_my_filter_fx6_fu_392_data_out_V_address0;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_data_out_V_ce0;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_data_out_V_we0;
    sc_signal< sc_lv<8> > grp_my_filter_fx6_fu_392_data_out_V_d0;
    sc_signal< sc_lv<14> > grp_my_filter_fx6_fu_392_data_in_V_address0;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_data_in_V_ce0;
    sc_signal< sc_lv<8> > grp_my_filter_fx6_fu_392_data_in_V_q0;
    sc_signal< sc_lv<14> > grp_my_filter_fx6_fu_392_data_in_V_address1;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_data_in_V_ce1;
    sc_signal< sc_lv<8> > grp_my_filter_fx6_fu_392_data_in_V_q1;
    sc_signal< sc_lv<8> > ap_phi_mux_y76_0_phi_fu_322_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > y95_0_reg_340;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< bool > ap_block_state14_on_subcall_done;
    sc_signal< sc_lv<8> > x96_0_reg_351;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_362_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_369_ap_start_reg;
    sc_signal< sc_logic > grp_my_filter_fy5_fu_375_ap_start_reg;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_384_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_my_filter_fx6_fu_392_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln215_1_fu_464_p1;
    sc_signal< sc_lv<1> > icmp_ln895_fu_489_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_505_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_521_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_537_p2;
    sc_signal< sc_lv<1> > icmp_ln895_4_fu_553_p2;
    sc_signal< sc_lv<1> > icmp_ln128_fu_420_p2;
    sc_signal< sc_lv<8> > y_fu_414_p2;
    sc_signal< sc_lv<15> > tmp_fu_442_p3;
    sc_signal< sc_lv<8> > select_ln131_fu_426_p3;
    sc_signal< sc_lv<16> > zext_ln215_fu_454_p1;
    sc_signal< sc_lv<16> > zext_ln129_fu_450_p1;
    sc_signal< sc_lv<16> > add_ln215_fu_458_p2;
    sc_signal< sc_lv<7> > tmp_2_fu_479_p4;
    sc_signal< sc_lv<7> > tmp_5_fu_495_p4;
    sc_signal< sc_lv<7> > tmp_6_fu_511_p4;
    sc_signal< sc_lv<7> > tmp_7_fu_527_p4;
    sc_signal< sc_lv<7> > tmp_8_fu_543_p4;
    sc_signal< sc_lv<15> > tmp_1_fu_571_p3;
    sc_signal< sc_lv<16> > zext_ln215_2_fu_595_p1;
    sc_signal< sc_lv<16> > add_ln215_1_fu_599_p2;
    sc_signal< sc_lv<8> > select_ln209_fu_611_p3;
    sc_signal< sc_lv<8> > select_ln209_1_fu_626_p3;
    sc_signal< bool > ap_block_state18_on_subcall_done;
    sc_signal< sc_lv<17> > ap_NS_fsm;
    sc_signal< bool > ap_block_state4_on_subcall_done;
    sc_signal< bool > ap_block_state12_on_subcall_done;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<17> ap_ST_fsm_state1;
    static const sc_lv<17> ap_ST_fsm_state2;
    static const sc_lv<17> ap_ST_fsm_state3;
    static const sc_lv<17> ap_ST_fsm_state4;
    static const sc_lv<17> ap_ST_fsm_state5;
    static const sc_lv<17> ap_ST_fsm_state6;
    static const sc_lv<17> ap_ST_fsm_pp0_stage0;
    static const sc_lv<17> ap_ST_fsm_state9;
    static const sc_lv<17> ap_ST_fsm_state10;
    static const sc_lv<17> ap_ST_fsm_state11;
    static const sc_lv<17> ap_ST_fsm_state12;
    static const sc_lv<17> ap_ST_fsm_state13;
    static const sc_lv<17> ap_ST_fsm_state14;
    static const sc_lv<17> ap_ST_fsm_state15;
    static const sc_lv<17> ap_ST_fsm_state16;
    static const sc_lv<17> ap_ST_fsm_state17;
    static const sc_lv<17> ap_ST_fsm_state18;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln126_fu_408_p2();
    void thread_add_ln215_1_fu_599_p2();
    void thread_add_ln215_fu_458_p2();
    void thread_adjChImg_V_address0();
    void thread_adjChImg_V_address1();
    void thread_adjChImg_V_ce0();
    void thread_adjChImg_V_ce1();
    void thread_adj_fx_ce0();
    void thread_adj_fx_we0();
    void thread_adj_fy_ce0();
    void thread_adj_fy_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state12_on_subcall_done();
    void thread_ap_block_state14_on_subcall_done();
    void thread_ap_block_state18_on_subcall_done();
    void thread_ap_block_state4_on_subcall_done();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_y76_0_phi_fu_322_p4();
    void thread_ap_ready();
    void thread_cross_X_ce0();
    void thread_cross_X_we0();
    void thread_cross_Y_ce0();
    void thread_cross_Y_we0();
    void thread_f_V_address0();
    void thread_f_V_address1();
    void thread_f_V_ce0();
    void thread_f_V_ce1();
    void thread_fx_V_address0();
    void thread_fx_V_address1();
    void thread_fx_V_ce0();
    void thread_fx_V_ce1();
    void thread_fx_V_we0();
    void thread_fxx_ce0();
    void thread_fxx_we0();
    void thread_fxy_ce0();
    void thread_fxy_we0();
    void thread_fy_V_address0();
    void thread_fy_V_ce0();
    void thread_fy_V_ce1();
    void thread_fy_V_we0();
    void thread_fyy_ce0();
    void thread_fyy_we0();
    void thread_g1_V_address0();
    void thread_g1_V_address1();
    void thread_g1_V_ce0();
    void thread_g1_V_ce1();
    void thread_g1_V_d1();
    void thread_g1_V_we1();
    void thread_g2_V_address0();
    void thread_g2_V_address1();
    void thread_g2_V_ce0();
    void thread_g2_V_ce1();
    void thread_g2_V_d1();
    void thread_g2_V_we1();
    void thread_g3_V_address0();
    void thread_g3_V_address1();
    void thread_g3_V_ce0();
    void thread_g3_V_ce1();
    void thread_g3_V_d1();
    void thread_g3_V_we1();
    void thread_g3x_V_address0();
    void thread_g3x_V_ce0();
    void thread_g3x_V_ce1();
    void thread_g3x_V_we0();
    void thread_g4_V_address0();
    void thread_g4_V_address1();
    void thread_g4_V_ce0();
    void thread_g4_V_ce1();
    void thread_g4_V_d1();
    void thread_g4_V_we1();
    void thread_g4y_V_address0();
    void thread_g4y_V_ce0();
    void thread_g4y_V_ce1();
    void thread_g4y_V_we0();
    void thread_g5_V_address0();
    void thread_g5_V_address1();
    void thread_g5_V_ce0();
    void thread_g5_V_ce1();
    void thread_g5_V_d1();
    void thread_g5_V_we1();
    void thread_g5x_V_address0();
    void thread_g5x_V_ce0();
    void thread_g5x_V_ce1();
    void thread_g5x_V_we0();
    void thread_g6_V_address0();
    void thread_g6_V_ce0();
    void thread_g7_V_address0();
    void thread_g7_V_ce0();
    void thread_grp_my_filter_fx6_fu_384_ap_start();
    void thread_grp_my_filter_fx6_fu_384_data_in_V_q0();
    void thread_grp_my_filter_fx6_fu_384_data_in_V_q1();
    void thread_grp_my_filter_fx6_fu_392_ap_start();
    void thread_grp_my_filter_fx6_fu_392_data_in_V_q0();
    void thread_grp_my_filter_fx6_fu_392_data_in_V_q1();
    void thread_grp_my_filter_fy5_fu_362_ap_start();
    void thread_grp_my_filter_fy5_fu_362_data_in_V_q0();
    void thread_grp_my_filter_fy5_fu_362_data_in_V_q1();
    void thread_grp_my_filter_fy5_fu_369_ap_start();
    void thread_grp_my_filter_fy5_fu_369_data_in_V_q0();
    void thread_grp_my_filter_fy5_fu_369_data_in_V_q1();
    void thread_grp_my_filter_fy5_fu_375_ap_start();
    void thread_grp_my_filter_fy5_fu_375_data_in_V_q0();
    void thread_grp_my_filter_fy5_fu_375_data_in_V_q1();
    void thread_gx_ce0();
    void thread_gx_we0();
    void thread_gxx_ce0();
    void thread_gxx_we0();
    void thread_gxy_ce0();
    void thread_gxy_we0();
    void thread_gy_ce0();
    void thread_gy_we0();
    void thread_gyy_ce0();
    void thread_gyy_we0();
    void thread_icmp_ln126_fu_402_p2();
    void thread_icmp_ln128_fu_420_p2();
    void thread_icmp_ln170_fu_559_p2();
    void thread_icmp_ln172_fu_583_p2();
    void thread_icmp_ln895_1_fu_505_p2();
    void thread_icmp_ln895_2_fu_521_p2();
    void thread_icmp_ln895_3_fu_537_p2();
    void thread_icmp_ln895_4_fu_553_p2();
    void thread_icmp_ln895_fu_489_p2();
    void thread_select_ln131_1_fu_434_p3();
    void thread_select_ln131_fu_426_p3();
    void thread_select_ln209_1_fu_626_p3();
    void thread_select_ln209_fu_611_p3();
    void thread_temp_cross6_V_address0();
    void thread_temp_cross6_V_ce0();
    void thread_temp_cross6_V_ce1();
    void thread_temp_cross6_V_d0();
    void thread_temp_cross6_V_we0();
    void thread_temp_cross7_V_address0();
    void thread_temp_cross7_V_ce0();
    void thread_temp_cross7_V_ce1();
    void thread_temp_cross7_V_d0();
    void thread_temp_cross7_V_we0();
    void thread_tmp_1_fu_571_p3();
    void thread_tmp_2_fu_479_p4();
    void thread_tmp_5_fu_495_p4();
    void thread_tmp_6_fu_511_p4();
    void thread_tmp_7_fu_527_p4();
    void thread_tmp_8_fu_543_p4();
    void thread_tmp_fu_442_p3();
    void thread_x_1_fu_473_p2();
    void thread_x_fu_589_p2();
    void thread_y_1_fu_565_p2();
    void thread_y_fu_414_p2();
    void thread_zext_ln129_fu_450_p1();
    void thread_zext_ln172_fu_579_p1();
    void thread_zext_ln215_1_fu_464_p1();
    void thread_zext_ln215_2_fu_595_p1();
    void thread_zext_ln215_3_fu_604_p1();
    void thread_zext_ln215_fu_454_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
