{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702564226731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702564226731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 11:30:26 2023 " "Processing started: Thu Dec 14 11:30:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702564226731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564226731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564226731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702564226858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702564226858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlDHT11.v(43) " "Verilog HDL information at controlDHT11.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/controlDHT11.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702564231937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlDHT11.v 1 1 " "Found 1 design units, including 1 entities, in source file controlDHT11.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlDHT11 " "Found entity 1: controlDHT11" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/controlDHT11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dhtAlt.v(46) " "Verilog HDL information at dhtAlt.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/dhtAlt.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702564231939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dhtAlt.v 1 1 " "Found 1 design units, including 1 entities, in source file dhtAlt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dhtAlt " "Found entity 1: dhtAlt" {  } { { "dhtAlt.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/dhtAlt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorMicrossegundo.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorMicrossegundo.v" { { "Info" "ISGN_ENTITY_NAME" "1 geradorMicrossegundo " "Found entity 1: geradorMicrossegundo" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/geradorMicrossegundo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(9) " "Verilog HDL Declaration information at receptor.v(9): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/receptor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702564231940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRIS.v 1 1 " "Found 1 design units, including 1 entities, in source file TRIS.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRIS " "Found entity 1: TRIS" {  } { { "TRIS.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/TRIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudRateGenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudRateGenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(39) " "Verilog HDL information at UART_tx.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "UART_tx.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/UART_tx.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702564231941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART_tx.v(14) " "Verilog HDL Declaration information at UART_tx.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART_tx.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/UART_tx.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702564231941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/UART_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ENTREGADOR.v 1 1 " "Found 1 design units, including 1 entities, in source file ENTREGADOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 ENTREGADOR " "Found entity 1: ENTREGADOR" {  } { { "ENTREGADOR.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/ENTREGADOR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231942 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ESCALONADOR.v " "Can't analyze file -- file ESCALONADOR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702564231942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_to_1 " "Found entity 1: mux_8_to_1" {  } { { "mux_8_to_1.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/mux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ESCALONADOR_V3.v(58) " "Verilog HDL information at ESCALONADOR_V3.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "ESCALONADOR_V3.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/ESCALONADOR_V3.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702564231943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ESCALONADOR_V3.v 1 1 " "Found 1 design units, including 1 entities, in source file ESCALONADOR_V3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESCALONADOR_V3 " "Found entity 1: ESCALONADOR_V3" {  } { { "ESCALONADOR_V3.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/ESCALONADOR_V3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702564231943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564231943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "microClock controlDHT11.v(30) " "Verilog HDL Implicit Net warning at controlDHT11.v(30): created implicit net for \"microClock\"" {  } { { "controlDHT11.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/controlDHT11.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702564231943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_bdg main.v(10) " "Verilog HDL Implicit Net warning at main.v(10): created implicit net for \"clk_bdg\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/main.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702564231943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "doneT main.v(15) " "Verilog HDL Implicit Net warning at main.v(15): created implicit net for \"doneT\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/main.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702564231943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702564231979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRateGenerator baudRateGenerator:gerador " "Elaborating entity \"baudRateGenerator\" for hierarchy \"baudRateGenerator:gerador\"" {  } { { "main.v" "gerador" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/main.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702564231984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:transmissor_UART " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:transmissor_UART\"" {  } { { "main.v" "transmissor_UART" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702564231985 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702564232391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702564232501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702564232863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702564232929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702564232929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/pblsd1412/ProjetoVerilog/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702564232953 "|main|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702564232953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702564232953 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702564232953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702564232953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702564232953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702564232957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 11:30:32 2023 " "Processing ended: Thu Dec 14 11:30:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702564232957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702564232957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702564232957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702564232957 ""}
