// Seed: 4288321038
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
endmodule
module module_1 (
    inout tri0 id_0,
    input wire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    output logic id_6,
    output tri1 id_7,
    input uwire id_8,
    input logic id_9,
    input tri1 id_10,
    input supply0 id_11
);
  wire id_13;
  always @(posedge 1'b0) begin
    id_14(1);
    $display(id_5);
    if (1 - 1) begin
      id_6 <= id_9;
    end
  end
  assign id_0 = 1;
  wire id_15;
  module_0(
      id_8, id_10
  );
endmodule
