// Seed: 1328263727
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_1 = 0;
  input wire id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  inout uwire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign id_2 = -1 ==? id_1[id_4 :-1] || id_3 - (id_4);
endmodule
