
Lib1262.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4bc  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  0800a78c  0800a78c  0000b78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a7f0  0800a7f0  0000b7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800a7f4  0800a7f4  0000b7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000104  24000000  0800a7f8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001c90  24000104  0800a8fc  0000c104  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24001d94  0800a8fc  0000cd94  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000c104  2**0
                  CONTENTS, READONLY
  9 .debug_info   000179fa  00000000  00000000  0000c132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000039e1  00000000  00000000  00023b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000011e8  00000000  00000000  00027510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000d7c  00000000  00000000  000286f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0000675e  00000000  00000000  00029474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000180e3  00000000  00000000  0002fbd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00145132  00000000  00000000  00047cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0018cde7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004934  00000000  00000000  0018ce2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000065  00000000  00000000  00191760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000104 	.word	0x24000104
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a774 	.word	0x0800a774

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000108 	.word	0x24000108
 800030c:	0800a774 	.word	0x0800a774

08000310 <sx1262_cs_low>:
/**
 * @brief Set CS pin low
 * @param[in] dev Pointer to device handle
 * @return SX1262_OK on success | error code
 */
sx1262_status_t sx1262_cs_low(const sx1262_t *dev) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	if (dev->hal.spi_cs_low == NULL) {
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	685b      	ldr	r3, [r3, #4]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d101      	bne.n	8000324 <sx1262_cs_low+0x14>
		return SX1262_ERR_NOT_INITIALIZED;
 8000320:	2305      	movs	r3, #5
 8000322:	e003      	b.n	800032c <sx1262_cs_low+0x1c>
	}

	dev->hal.spi_cs_low();
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	685b      	ldr	r3, [r3, #4]
 8000328:	4798      	blx	r3
	return SX1262_OK;;
 800032a:	2300      	movs	r3, #0
}
 800032c:	4618      	mov	r0, r3
 800032e:	3708      	adds	r7, #8
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}

08000334 <sx1262_cs_high>:
/**
 * @brief Set CS pin high
 * @param[in] dev Pointer to device handle
 * @return SX1262_OK on success | error code
 */
sx1262_status_t sx1262_cs_high(const sx1262_t *dev) {
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
	if (dev->hal.spi_cs_high == NULL) {
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	689b      	ldr	r3, [r3, #8]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d101      	bne.n	8000348 <sx1262_cs_high+0x14>
		return SX1262_ERR_NOT_INITIALIZED;
 8000344:	2305      	movs	r3, #5
 8000346:	e003      	b.n	8000350 <sx1262_cs_high+0x1c>
	}

	dev->hal.spi_cs_high();
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	4798      	blx	r3
	return SX1262_OK;
 800034e:	2300      	movs	r3, #0
}
 8000350:	4618      	mov	r0, r3
 8000352:	3708      	adds	r7, #8
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}

08000358 <sx1262_busy_wait>:
 * @brief Wait until device is not busy or timeout occurs
 * @param[in] dev Pointer to device handle
 * @param[in] timeout Timeout in milliseconds
 * @return SX1262_OK if device is ready | SX1262_TIMEOUT if timeout occurs | error code
 */
sx1262_status_t sx1262_busy_wait(const sx1262_t *dev, uint32_t timeout) {
 8000358:	b580      	push	{r7, lr}
 800035a:	b084      	sub	sp, #16
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	6039      	str	r1, [r7, #0]
	if (dev->hal.gpio_read_busy == NULL) {
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	68db      	ldr	r3, [r3, #12]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d101      	bne.n	800036e <sx1262_busy_wait+0x16>
		return SX1262_ERR_NOT_INITIALIZED;
 800036a:	2305      	movs	r3, #5
 800036c:	e016      	b.n	800039c <sx1262_busy_wait+0x44>
	}

	uint32_t start = dev->hal.get_tick();
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	699b      	ldr	r3, [r3, #24]
 8000372:	4798      	blx	r3
 8000374:	60f8      	str	r0, [r7, #12]
	while (dev->hal.gpio_read_busy()) {
 8000376:	e00a      	b.n	800038e <sx1262_busy_wait+0x36>
		if ((dev->hal.get_tick() - start) >= timeout) {
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	4798      	blx	r3
 800037e:	4602      	mov	r2, r0
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	1ad3      	subs	r3, r2, r3
 8000384:	683a      	ldr	r2, [r7, #0]
 8000386:	429a      	cmp	r2, r3
 8000388:	d801      	bhi.n	800038e <sx1262_busy_wait+0x36>
			return SX1262_TIMEOUT;
 800038a:	2303      	movs	r3, #3
 800038c:	e006      	b.n	800039c <sx1262_busy_wait+0x44>
	while (dev->hal.gpio_read_busy()) {
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	68db      	ldr	r3, [r3, #12]
 8000392:	4798      	blx	r3
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d1ee      	bne.n	8000378 <sx1262_busy_wait+0x20>
		}
	}

	return SX1262_OK;
 800039a:	2300      	movs	r3, #0
}
 800039c:	4618      	mov	r0, r3
 800039e:	3710      	adds	r7, #16
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <sx1262_send_command>:
 * @param[in] timeout Timeout in milliseconds
 * @param[in] delay Delay after command execution in milliseconds
 * @return SX1262_OK on success | error code
 */
sx1262_status_t sx1262_send_command(sx1262_t *dev, uint8_t *cmd, uint8_t *res,
		uint16_t len, uint32_t timeout, uint16_t delay) {
 80003a4:	b590      	push	{r4, r7, lr}
 80003a6:	b087      	sub	sp, #28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	60f8      	str	r0, [r7, #12]
 80003ac:	60b9      	str	r1, [r7, #8]
 80003ae:	607a      	str	r2, [r7, #4]
 80003b0:	807b      	strh	r3, [r7, #2]
	if (dev->hal.spi_transmit_receive == NULL) {
 80003b2:	68fb      	ldr	r3, [r7, #12]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d101      	bne.n	80003be <sx1262_send_command+0x1a>
		return SX1262_ERR_NOT_INITIALIZED;
 80003ba:	2305      	movs	r3, #5
 80003bc:	e039      	b.n	8000432 <sx1262_send_command+0x8e>
	}

	if (cmd == NULL || res == NULL || len == 0) {
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d005      	beq.n	80003d0 <sx1262_send_command+0x2c>
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d002      	beq.n	80003d0 <sx1262_send_command+0x2c>
 80003ca:	887b      	ldrh	r3, [r7, #2]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d101      	bne.n	80003d4 <sx1262_send_command+0x30>
		return SX1262_INVALID_PARAM;
 80003d0:	2304      	movs	r3, #4
 80003d2:	e02e      	b.n	8000432 <sx1262_send_command+0x8e>
	}

	sx1262_status_t ret;

	ret = sx1262_busy_wait(dev, timeout);
 80003d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80003d6:	68f8      	ldr	r0, [r7, #12]
 80003d8:	f7ff ffbe 	bl	8000358 <sx1262_busy_wait>
 80003dc:	4603      	mov	r3, r0
 80003de:	75fb      	strb	r3, [r7, #23]

	if (ret != SX1262_OK)
 80003e0:	7dfb      	ldrb	r3, [r7, #23]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <sx1262_send_command+0x46>
		return ret;
 80003e6:	7dfb      	ldrb	r3, [r7, #23]
 80003e8:	e023      	b.n	8000432 <sx1262_send_command+0x8e>

	ret = sx1262_cs_low(dev);
 80003ea:	68f8      	ldr	r0, [r7, #12]
 80003ec:	f7ff ff90 	bl	8000310 <sx1262_cs_low>
 80003f0:	4603      	mov	r3, r0
 80003f2:	75fb      	strb	r3, [r7, #23]
	if (ret != SX1262_OK)
 80003f4:	7dfb      	ldrb	r3, [r7, #23]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <sx1262_send_command+0x5a>
		return ret;
 80003fa:	7dfb      	ldrb	r3, [r7, #23]
 80003fc:	e019      	b.n	8000432 <sx1262_send_command+0x8e>

	dev->hal.spi_transmit_receive(cmd, res, len, timeout);
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	681c      	ldr	r4, [r3, #0]
 8000402:	887a      	ldrh	r2, [r7, #2]
 8000404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000406:	6879      	ldr	r1, [r7, #4]
 8000408:	68b8      	ldr	r0, [r7, #8]
 800040a:	47a0      	blx	r4

	ret = sx1262_cs_high(dev);
 800040c:	68f8      	ldr	r0, [r7, #12]
 800040e:	f7ff ff91 	bl	8000334 <sx1262_cs_high>
 8000412:	4603      	mov	r3, r0
 8000414:	75fb      	strb	r3, [r7, #23]

	if (ret != SX1262_OK)
 8000416:	7dfb      	ldrb	r3, [r7, #23]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <sx1262_send_command+0x7c>
		return ret;
 800041c:	7dfb      	ldrb	r3, [r7, #23]
 800041e:	e008      	b.n	8000432 <sx1262_send_command+0x8e>

	if (delay > 0) {
 8000420:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000422:	2b00      	cmp	r3, #0
 8000424:	d004      	beq.n	8000430 <sx1262_send_command+0x8c>
		dev->hal.delay_ms(delay);
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800042c:	4610      	mov	r0, r2
 800042e:	4798      	blx	r3
	}

	return SX1262_OK;
 8000430:	2300      	movs	r3, #0
}
 8000432:	4618      	mov	r0, r3
 8000434:	371c      	adds	r7, #28
 8000436:	46bd      	mov	sp, r7
 8000438:	bd90      	pop	{r4, r7, pc}

0800043a <sx1262_check_communication>:
/**
 * @brief Check device communication
 * @param[in] dev Pointer to device handle
 * @return SX1262_OK if device responds correctly
 */
sx1262_status_t sx1262_check_communication(sx1262_t *dev) {
 800043a:	b580      	push	{r7, lr}
 800043c:	b088      	sub	sp, #32
 800043e:	af02      	add	r7, sp, #8
 8000440:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buf[5] = { 0 };
 8000442:	f107 0310 	add.w	r3, r7, #16
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	711a      	strb	r2, [r3, #4]
	uint8_t res_buf[5] = { 0 };
 800044c:	f107 0308 	add.w	r3, r7, #8
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	711a      	strb	r2, [r3, #4]

	cmd_buf[0] = SX126X_CMD_READ_REGISTER;
 8000456:	231d      	movs	r3, #29
 8000458:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = (SX126X_REG_LORA_SYNC_WORD_MSB >> 8) & 0xFF; // MSB of register address
 800045a:	2307      	movs	r3, #7
 800045c:	747b      	strb	r3, [r7, #17]
	cmd_buf[2] = SX126X_REG_LORA_SYNC_WORD_MSB & 0xFF; // LSB of register address
 800045e:	2340      	movs	r3, #64	@ 0x40
 8000460:	74bb      	strb	r3, [r7, #18]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 5, 100, 0);
 8000462:	f107 0208 	add.w	r2, r7, #8
 8000466:	f107 0110 	add.w	r1, r7, #16
 800046a:	2300      	movs	r3, #0
 800046c:	9301      	str	r3, [sp, #4]
 800046e:	2364      	movs	r3, #100	@ 0x64
 8000470:	9300      	str	r3, [sp, #0]
 8000472:	2305      	movs	r3, #5
 8000474:	6878      	ldr	r0, [r7, #4]
 8000476:	f7ff ff95 	bl	80003a4 <sx1262_send_command>
 800047a:	4603      	mov	r3, r0
 800047c:	75fb      	strb	r3, [r7, #23]

	if (ret != SX1262_OK)
 800047e:	7dfb      	ldrb	r3, [r7, #23]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <sx1262_check_communication+0x4e>
		return ret;
 8000484:	7dfb      	ldrb	r3, [r7, #23]
 8000486:	e008      	b.n	800049a <sx1262_check_communication+0x60>

	const uint8_t expected_res = 0x14;
 8000488:	2314      	movs	r3, #20
 800048a:	75bb      	strb	r3, [r7, #22]

	if (res_buf[4] != expected_res) {
 800048c:	7b3b      	ldrb	r3, [r7, #12]
 800048e:	7dba      	ldrb	r2, [r7, #22]
 8000490:	429a      	cmp	r2, r3
 8000492:	d001      	beq.n	8000498 <sx1262_check_communication+0x5e>
		return SX1262_ERROR;
 8000494:	2301      	movs	r3, #1
 8000496:	e000      	b.n	800049a <sx1262_check_communication+0x60>
	}

	return SX1262_OK;
 8000498:	2300      	movs	r3, #0
}
 800049a:	4618      	mov	r0, r3
 800049c:	3718      	adds	r7, #24
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <sx1262_init>:
 * @brief sx1262 init function
 * @param[in] dev pointer to an sx1262 handle structure
 * @param[in] hal pointer to an sx1262 hal structure
 * @note    none
 */
sx1262_status_t sx1262_init(sx1262_t *dev, const sx1262_hal_t *hal) {
 80004a2:	b580      	push	{r7, lr}
 80004a4:	b088      	sub	sp, #32
 80004a6:	af02      	add	r7, sp, #8
 80004a8:	6078      	str	r0, [r7, #4]
 80004aa:	6039      	str	r1, [r7, #0]
	if (dev == NULL || hal == NULL)
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d002      	beq.n	80004b8 <sx1262_init+0x16>
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d101      	bne.n	80004bc <sx1262_init+0x1a>
		return SX1262_INVALID_PARAM;
 80004b8:	2304      	movs	r3, #4
 80004ba:	e07b      	b.n	80005b4 <sx1262_init+0x112>

	if (dev->initialized == SX1262_BOOL_TRUE)
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80004c2:	2b01      	cmp	r3, #1
 80004c4:	d101      	bne.n	80004ca <sx1262_init+0x28>
		return SX1262_OK;
 80004c6:	2300      	movs	r3, #0
 80004c8:	e074      	b.n	80005b4 <sx1262_init+0x112>

	if (hal->spi_transmit_receive == NULL)
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d101      	bne.n	80004d6 <sx1262_init+0x34>
		return SX1262_INVALID_PARAM;
 80004d2:	2304      	movs	r3, #4
 80004d4:	e06e      	b.n	80005b4 <sx1262_init+0x112>

	if (hal->spi_cs_high == NULL || hal->spi_cs_low == NULL)
 80004d6:	683b      	ldr	r3, [r7, #0]
 80004d8:	689b      	ldr	r3, [r3, #8]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d003      	beq.n	80004e6 <sx1262_init+0x44>
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d101      	bne.n	80004ea <sx1262_init+0x48>
		return SX1262_INVALID_PARAM;
 80004e6:	2304      	movs	r3, #4
 80004e8:	e064      	b.n	80005b4 <sx1262_init+0x112>

	if (hal->gpio_read_busy == NULL || hal->gpio_write_reset == NULL)
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	68db      	ldr	r3, [r3, #12]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d003      	beq.n	80004fa <sx1262_init+0x58>
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	691b      	ldr	r3, [r3, #16]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d101      	bne.n	80004fe <sx1262_init+0x5c>
		return SX1262_INVALID_PARAM;
 80004fa:	2304      	movs	r3, #4
 80004fc:	e05a      	b.n	80005b4 <sx1262_init+0x112>

	if (hal->delay_ms == NULL || hal->get_tick == NULL)
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d003      	beq.n	800050e <sx1262_init+0x6c>
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	699b      	ldr	r3, [r3, #24]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d101      	bne.n	8000512 <sx1262_init+0x70>
		return SX1262_INVALID_PARAM;
 800050e:	2304      	movs	r3, #4
 8000510:	e050      	b.n	80005b4 <sx1262_init+0x112>

	uint8_t cmd_buf[4];
	uint8_t res_buf[4];

	memset(dev, 0, sizeof(sx1262_t));
 8000512:	f44f 7212 	mov.w	r2, #584	@ 0x248
 8000516:	2100      	movs	r1, #0
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	f00a f8f1 	bl	800a700 <memset>

	memcpy(&dev->hal, hal, sizeof(sx1262_hal_t));
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2220      	movs	r2, #32
 8000522:	6839      	ldr	r1, [r7, #0]
 8000524:	4618      	mov	r0, r3
 8000526:	f00a f917 	bl	800a758 <memcpy>

	//Reset the device
	sx1262_cs_high(dev);
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f7ff ff02 	bl	8000334 <sx1262_cs_high>
	hal->gpio_write_reset(0);
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	691b      	ldr	r3, [r3, #16]
 8000534:	2000      	movs	r0, #0
 8000536:	4798      	blx	r3
	hal->delay_ms(50);
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	695b      	ldr	r3, [r3, #20]
 800053c:	2032      	movs	r0, #50	@ 0x32
 800053e:	4798      	blx	r3
	hal->gpio_write_reset(1);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	691b      	ldr	r3, [r3, #16]
 8000544:	2001      	movs	r0, #1
 8000546:	4798      	blx	r3
	hal->delay_ms(100);
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	695b      	ldr	r3, [r3, #20]
 800054c:	2064      	movs	r0, #100	@ 0x64
 800054e:	4798      	blx	r3

	// SetDIO3asTCXOCtrl SPI Transaction
	cmd_buf[0] = SX126X_CMD_SET_DIO3_AS_TCXO_CTRL;
 8000550:	2397      	movs	r3, #151	@ 0x97
 8000552:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = SX126X_DIO3_OUTPUT_1_6; //  DIO3 outputs 1.6 V to supply the TCXO
 8000554:	2300      	movs	r3, #0
 8000556:	747b      	strb	r3, [r7, #17]
	cmd_buf[2] = SX126X_DIO3_OUTPUT_1_6;
 8000558:	2300      	movs	r3, #0
 800055a:	74bb      	strb	r3, [r7, #18]
	cmd_buf[3] = SX126X_DIO3_OUTPUT_1_6;
 800055c:	2300      	movs	r3, #0
 800055e:	74fb      	strb	r3, [r7, #19]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 4, 100, 0);
 8000560:	f107 020c 	add.w	r2, r7, #12
 8000564:	f107 0110 	add.w	r1, r7, #16
 8000568:	2300      	movs	r3, #0
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	2364      	movs	r3, #100	@ 0x64
 800056e:	9300      	str	r3, [sp, #0]
 8000570:	2304      	movs	r3, #4
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	f7ff ff16 	bl	80003a4 <sx1262_send_command>
 8000578:	4603      	mov	r3, r0
 800057a:	75fb      	strb	r3, [r7, #23]

	if (ret != SX1262_OK)
 800057c:	7dfb      	ldrb	r3, [r7, #23]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <sx1262_init+0xe4>
		return ret;
 8000582:	7dfb      	ldrb	r3, [r7, #23]
 8000584:	e016      	b.n	80005b4 <sx1262_init+0x112>

	ret = sx1262_check_communication(dev);
 8000586:	6878      	ldr	r0, [r7, #4]
 8000588:	f7ff ff57 	bl	800043a <sx1262_check_communication>
 800058c:	4603      	mov	r3, r0
 800058e:	75fb      	strb	r3, [r7, #23]

	if (ret != SX1262_OK) {
 8000590:	7dfb      	ldrb	r3, [r7, #23]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d005      	beq.n	80005a2 <sx1262_init+0x100>
		dev->initialized = SX1262_BOOL_FALSE;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2200      	movs	r2, #0
 800059a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		return ret;
 800059e:	7dfb      	ldrb	r3, [r7, #23]
 80005a0:	e008      	b.n	80005b4 <sx1262_init+0x112>
	}

	dev->initialized = SX1262_BOOL_TRUE;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2201      	movs	r2, #1
 80005a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	dev->in_receive_mode = SX1262_BOOL_FALSE;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	2200      	movs	r2, #0
 80005ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	return SX1262_OK;
 80005b2:	2300      	movs	r3, #0
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3718      	adds	r7, #24
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <sx1262_set_packet_type>:
 * @brief Set packet type
 * @param[in] dev Pointer to device handle
 * @param[in] packet_type Packet type to set
 * @return SX1262_OK on success | error code
 */
sx1262_status_t sx1262_set_packet_type(sx1262_t *dev, packet_type_t pkt_type) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af02      	add	r7, sp, #8
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	460b      	mov	r3, r1
 80005c6:	70fb      	strb	r3, [r7, #3]
	if (dev->initialized != SX1262_BOOL_TRUE) {
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d001      	beq.n	80005d6 <sx1262_set_packet_type+0x1a>
		return SX1262_ERR_NOT_INITIALIZED;
 80005d2:	2305      	movs	r3, #5
 80005d4:	e01b      	b.n	800060e <sx1262_set_packet_type+0x52>
	}

	uint8_t cmd_buf[2] = { 0 };
 80005d6:	2300      	movs	r3, #0
 80005d8:	81bb      	strh	r3, [r7, #12]
	uint8_t res_buf[2] = { 0 };
 80005da:	2300      	movs	r3, #0
 80005dc:	813b      	strh	r3, [r7, #8]

	sx1262_status_t ret;

	cmd_buf[0] = SX126X_CMD_SET_PACKET_TYPE;
 80005de:	238a      	movs	r3, #138	@ 0x8a
 80005e0:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = (uint8_t) pkt_type;
 80005e2:	78fb      	ldrb	r3, [r7, #3]
 80005e4:	737b      	strb	r3, [r7, #13]

	ret = sx1262_send_command(dev, cmd_buf, res_buf, 2, 100, 0);
 80005e6:	f107 0208 	add.w	r2, r7, #8
 80005ea:	f107 010c 	add.w	r1, r7, #12
 80005ee:	2300      	movs	r3, #0
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2364      	movs	r3, #100	@ 0x64
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2302      	movs	r3, #2
 80005f8:	6878      	ldr	r0, [r7, #4]
 80005fa:	f7ff fed3 	bl	80003a4 <sx1262_send_command>
 80005fe:	4603      	mov	r3, r0
 8000600:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <sx1262_set_packet_type+0x50>
		return ret;
 8000608:	7bfb      	ldrb	r3, [r7, #15]
 800060a:	e000      	b.n	800060e <sx1262_set_packet_type+0x52>
	}

	return SX1262_OK;
 800060c:	2300      	movs	r3, #0
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
	...

08000618 <sx1262_set_frequency>:
/**
 * @brief Set RF frequency
 * @param[in] dev Device handle
 * @param[in] frequency_hz Frequency in Hz
 */
sx1262_status_t sx1262_set_frequency(sx1262_t *dev, uint32_t frequency) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af02      	add	r7, sp, #8
 800061e:	6078      	str	r0, [r7, #4]
 8000620:	6039      	str	r1, [r7, #0]
	if (dev->initialized != SX1262_BOOL_TRUE) {
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000628:	2b01      	cmp	r3, #1
 800062a:	d001      	beq.n	8000630 <sx1262_set_frequency+0x18>
		return SX1262_ERR_NOT_INITIALIZED;
 800062c:	2305      	movs	r3, #5
 800062e:	e03d      	b.n	80006ac <sx1262_set_frequency+0x94>
	}

	if (frequency < 150000000 || frequency > 960000000) {
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	4a23      	ldr	r2, [pc, #140]	@ (80006c0 <sx1262_set_frequency+0xa8>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d903      	bls.n	8000640 <sx1262_set_frequency+0x28>
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	4a22      	ldr	r2, [pc, #136]	@ (80006c4 <sx1262_set_frequency+0xac>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d901      	bls.n	8000644 <sx1262_set_frequency+0x2c>
		return SX1262_INVALID_PARAM;
 8000640:	2304      	movs	r3, #4
 8000642:	e033      	b.n	80006ac <sx1262_set_frequency+0x94>

	// Calculate frequency register value
	// Freq = RF_FREQ * FREQ_STEP
	// FREQ_STEP = 32MHz / 2^25 = 0.9536743164 Hz

	uint32_t rf_freq = (uint32_t) ((double) frequency
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	ee07 3a90 	vmov	s15, r3
 800064a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
			/ SX126X_FREQUENCY_STEP_SIZE);
 800064e:	ed9f 5b1a 	vldr	d5, [pc, #104]	@ 80006b8 <sx1262_set_frequency+0xa0>
 8000652:	ee86 7b05 	vdiv.f64	d7, d6, d5
	uint32_t rf_freq = (uint32_t) ((double) frequency
 8000656:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800065a:	ee17 3a90 	vmov	r3, s15
 800065e:	61fb      	str	r3, [r7, #28]

	cmd_buf[0] = SX126X_CMD_SET_RF_FREQUENCY;
 8000660:	2386      	movs	r3, #134	@ 0x86
 8000662:	753b      	strb	r3, [r7, #20]
	cmd_buf[1] = (rf_freq >> 24) & 0xFF;
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	0e1b      	lsrs	r3, r3, #24
 8000668:	b2db      	uxtb	r3, r3
 800066a:	757b      	strb	r3, [r7, #21]
	cmd_buf[2] = (rf_freq >> 16) & 0xFF;
 800066c:	69fb      	ldr	r3, [r7, #28]
 800066e:	0c1b      	lsrs	r3, r3, #16
 8000670:	b2db      	uxtb	r3, r3
 8000672:	75bb      	strb	r3, [r7, #22]
	cmd_buf[3] = (rf_freq >> 8) & 0xFF;
 8000674:	69fb      	ldr	r3, [r7, #28]
 8000676:	0a1b      	lsrs	r3, r3, #8
 8000678:	b2db      	uxtb	r3, r3
 800067a:	75fb      	strb	r3, [r7, #23]
	cmd_buf[4] = rf_freq & 0xFF;
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	b2db      	uxtb	r3, r3
 8000680:	763b      	strb	r3, [r7, #24]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 5, 100, 0);
 8000682:	f107 020c 	add.w	r2, r7, #12
 8000686:	f107 0114 	add.w	r1, r7, #20
 800068a:	2300      	movs	r3, #0
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2364      	movs	r3, #100	@ 0x64
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2305      	movs	r3, #5
 8000694:	6878      	ldr	r0, [r7, #4]
 8000696:	f7ff fe85 	bl	80003a4 <sx1262_send_command>
 800069a:	4603      	mov	r3, r0
 800069c:	76fb      	strb	r3, [r7, #27]

	if (ret == SX1262_OK) {
 800069e:	7efb      	ldrb	r3, [r7, #27]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d102      	bne.n	80006aa <sx1262_set_frequency+0x92>
		dev->config.frequency = frequency;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	683a      	ldr	r2, [r7, #0]
 80006a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return ret;
 80006aa:	7efb      	ldrb	r3, [r7, #27]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	f3af 8000 	nop.w
 80006b8:	ffff2419 	.word	0xffff2419
 80006bc:	3fee847f 	.word	0x3fee847f
 80006c0:	08f0d17f 	.word	0x08f0d17f
 80006c4:	39387000 	.word	0x39387000

080006c8 <sx1262_set_lora_modulation_params>:
 * @param[in] coding_rate Coding rate (1=4/5, 2=4/6, 3=4/7, 4=4/8)
 * @param[in] low_data_rate_optimize Enable for SF11 and SF12
 */
sx1262_status_t sx1262_set_lora_modulation_params(sx1262_t *dev,
		sx1262_lora_sf_t spreading_factor, sx1262_lora_bandwidth_t bandwidth,
		sx1262_lora_cr_t coding_rate, sx1262_bool_t low_data_rate_optimize) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af02      	add	r7, sp, #8
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	4608      	mov	r0, r1
 80006d2:	4611      	mov	r1, r2
 80006d4:	461a      	mov	r2, r3
 80006d6:	4603      	mov	r3, r0
 80006d8:	70fb      	strb	r3, [r7, #3]
 80006da:	460b      	mov	r3, r1
 80006dc:	70bb      	strb	r3, [r7, #2]
 80006de:	4613      	mov	r3, r2
 80006e0:	707b      	strb	r3, [r7, #1]
	if (dev->initialized != SX1262_BOOL_TRUE) {
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d001      	beq.n	80006f0 <sx1262_set_lora_modulation_params+0x28>
		return SX1262_ERR_NOT_INITIALIZED;
 80006ec:	2305      	movs	r3, #5
 80006ee:	e028      	b.n	8000742 <sx1262_set_lora_modulation_params+0x7a>
	}

	uint8_t cmd_buf[5];
	uint8_t res_buf[5];

	cmd_buf[0] = SX126X_CMD_SET_MODULATION_PARAMS;
 80006f0:	238b      	movs	r3, #139	@ 0x8b
 80006f2:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = spreading_factor;
 80006f4:	78fb      	ldrb	r3, [r7, #3]
 80006f6:	747b      	strb	r3, [r7, #17]
	cmd_buf[2] = bandwidth;
 80006f8:	78bb      	ldrb	r3, [r7, #2]
 80006fa:	74bb      	strb	r3, [r7, #18]
	cmd_buf[3] = coding_rate;
 80006fc:	787b      	ldrb	r3, [r7, #1]
 80006fe:	74fb      	strb	r3, [r7, #19]
	cmd_buf[4] = low_data_rate_optimize;
 8000700:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000704:	753b      	strb	r3, [r7, #20]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 5, 100, 0);
 8000706:	f107 0208 	add.w	r2, r7, #8
 800070a:	f107 0110 	add.w	r1, r7, #16
 800070e:	2300      	movs	r3, #0
 8000710:	9301      	str	r3, [sp, #4]
 8000712:	2364      	movs	r3, #100	@ 0x64
 8000714:	9300      	str	r3, [sp, #0]
 8000716:	2305      	movs	r3, #5
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff fe43 	bl	80003a4 <sx1262_send_command>
 800071e:	4603      	mov	r3, r0
 8000720:	75fb      	strb	r3, [r7, #23]

	if (ret == SX1262_OK) {
 8000722:	7dfb      	ldrb	r3, [r7, #23]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d10b      	bne.n	8000740 <sx1262_set_lora_modulation_params+0x78>
		dev->config.spreading_factor = spreading_factor;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	78fa      	ldrb	r2, [r7, #3]
 800072c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dev->config.bandwidth = bandwidth;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	78ba      	ldrb	r2, [r7, #2]
 8000734:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		dev->config.coding_rate = coding_rate;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	787a      	ldrb	r2, [r7, #1]
 800073c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	}

	return ret;
 8000740:	7dfb      	ldrb	r3, [r7, #23]
}
 8000742:	4618      	mov	r0, r3
 8000744:	3718      	adds	r7, #24
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <sx1262_set_lora_packet_params>:
 * - invert_iq: 0x00 = standard, 0x01 = inverted (LoRaWAN uses inverted)
 */
sx1262_status_t sx1262_set_lora_packet_params(sx1262_t *dev,
		uint16_t preamble_length, sx1262_lora_header_t implicit_header,
		uint8_t payload_length, sx1262_lora_crc_type_t crc_enable,
		sx1262_bool_t invert_iq) {
 800074a:	b580      	push	{r7, lr}
 800074c:	b088      	sub	sp, #32
 800074e:	af02      	add	r7, sp, #8
 8000750:	6078      	str	r0, [r7, #4]
 8000752:	4608      	mov	r0, r1
 8000754:	4611      	mov	r1, r2
 8000756:	461a      	mov	r2, r3
 8000758:	4603      	mov	r3, r0
 800075a:	807b      	strh	r3, [r7, #2]
 800075c:	460b      	mov	r3, r1
 800075e:	707b      	strb	r3, [r7, #1]
 8000760:	4613      	mov	r3, r2
 8000762:	703b      	strb	r3, [r7, #0]

	if (dev->initialized == 0) {
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800076a:	2b00      	cmp	r3, #0
 800076c:	d101      	bne.n	8000772 <sx1262_set_lora_packet_params+0x28>
		return SX1262_ERR_NOT_INITIALIZED;
 800076e:	2305      	movs	r3, #5
 8000770:	e045      	b.n	80007fe <sx1262_set_lora_packet_params+0xb4>
	}

	uint8_t cmd_buf[7];
	uint8_t res_buf[7];

	cmd_buf[0] = SX126X_CMD_SET_PACKET_PARAMS;
 8000772:	238c      	movs	r3, #140	@ 0x8c
 8000774:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = (preamble_length >> 8) & 0xFF;
 8000776:	887b      	ldrh	r3, [r7, #2]
 8000778:	0a1b      	lsrs	r3, r3, #8
 800077a:	b29b      	uxth	r3, r3
 800077c:	b2db      	uxtb	r3, r3
 800077e:	747b      	strb	r3, [r7, #17]
	cmd_buf[2] = preamble_length & 0xFF;
 8000780:	887b      	ldrh	r3, [r7, #2]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	74bb      	strb	r3, [r7, #18]
	cmd_buf[3] = implicit_header;
 8000786:	787b      	ldrb	r3, [r7, #1]
 8000788:	74fb      	strb	r3, [r7, #19]
	cmd_buf[4] = payload_length;
 800078a:	783b      	ldrb	r3, [r7, #0]
 800078c:	753b      	strb	r3, [r7, #20]
	cmd_buf[5] = crc_enable;
 800078e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000792:	757b      	strb	r3, [r7, #21]
	cmd_buf[6] = invert_iq;
 8000794:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000798:	75bb      	strb	r3, [r7, #22]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 7, 100, 0);
 800079a:	f107 0208 	add.w	r2, r7, #8
 800079e:	f107 0110 	add.w	r1, r7, #16
 80007a2:	2300      	movs	r3, #0
 80007a4:	9301      	str	r3, [sp, #4]
 80007a6:	2364      	movs	r3, #100	@ 0x64
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2307      	movs	r3, #7
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f7ff fdf9 	bl	80003a4 <sx1262_send_command>
 80007b2:	4603      	mov	r3, r0
 80007b4:	75fb      	strb	r3, [r7, #23]

	if (ret == SX1262_OK) {
 80007b6:	7dfb      	ldrb	r3, [r7, #23]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d11f      	bne.n	80007fc <sx1262_set_lora_packet_params+0xb2>
		dev->config.preamble_length = preamble_length;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	887a      	ldrh	r2, [r7, #2]
 80007c0:	859a      	strh	r2, [r3, #44]	@ 0x2c
		dev->config.implicit_header = implicit_header;
 80007c2:	787b      	ldrb	r3, [r7, #1]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	bf14      	ite	ne
 80007c8:	2301      	movne	r3, #1
 80007ca:	2300      	moveq	r3, #0
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		dev->config.crc_enabled = crc_enable;
 80007d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	bf14      	ite	ne
 80007dc:	2301      	movne	r3, #1
 80007de:	2300      	moveq	r3, #0
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		dev->config.iq_inverted = invert_iq;
 80007e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	bf14      	ite	ne
 80007f0:	2301      	movne	r3, #1
 80007f2:	2300      	moveq	r3, #0
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	}

	return ret;
 80007fc:	7dfb      	ldrb	r3, [r7, #23]

}
 80007fe:	4618      	mov	r0, r3
 8000800:	3718      	adds	r7, #24
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <sx1262_set_dio_irq_params>:
 * @param[in] dev Device handle
 * @param[in] irq_mask Mask of interrupts to enable
 * @param[in] dio1_mask Interrupts to map to DIO1 pin
 */
sx1262_status_t sx1262_set_dio_irq_params(sx1262_t *dev, uint16_t irq_mask,
		uint16_t dio1_mask) {
 8000806:	b580      	push	{r7, lr}
 8000808:	b08a      	sub	sp, #40	@ 0x28
 800080a:	af02      	add	r7, sp, #8
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	460b      	mov	r3, r1
 8000810:	807b      	strh	r3, [r7, #2]
 8000812:	4613      	mov	r3, r2
 8000814:	803b      	strh	r3, [r7, #0]
	if (dev->initialized != SX1262_BOOL_TRUE) {
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800081c:	2b01      	cmp	r3, #1
 800081e:	d001      	beq.n	8000824 <sx1262_set_dio_irq_params+0x1e>
		return SX1262_ERR_NOT_INITIALIZED;
 8000820:	2305      	movs	r3, #5
 8000822:	e028      	b.n	8000876 <sx1262_set_dio_irq_params+0x70>
	}

	uint8_t cmd_buf[9];
	uint8_t res_buf[9];

	cmd_buf[0] = SX126X_CMD_SET_DIO_IRQ_PARAMS;
 8000824:	2308      	movs	r3, #8
 8000826:	753b      	strb	r3, [r7, #20]
	cmd_buf[1] = (irq_mask >> 8) & 0xFF;        // IRQ mask MSB
 8000828:	887b      	ldrh	r3, [r7, #2]
 800082a:	0a1b      	lsrs	r3, r3, #8
 800082c:	b29b      	uxth	r3, r3
 800082e:	b2db      	uxtb	r3, r3
 8000830:	757b      	strb	r3, [r7, #21]
	cmd_buf[2] = irq_mask & 0xFF;               // IRQ mask LSB
 8000832:	887b      	ldrh	r3, [r7, #2]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	75bb      	strb	r3, [r7, #22]
	cmd_buf[3] = (dio1_mask >> 8) & 0xFF;       // DIO1 mask MSB
 8000838:	883b      	ldrh	r3, [r7, #0]
 800083a:	0a1b      	lsrs	r3, r3, #8
 800083c:	b29b      	uxth	r3, r3
 800083e:	b2db      	uxtb	r3, r3
 8000840:	75fb      	strb	r3, [r7, #23]
	cmd_buf[4] = dio1_mask & 0xFF;				// DIO1 mask LSB
 8000842:	883b      	ldrh	r3, [r7, #0]
 8000844:	b2db      	uxtb	r3, r3
 8000846:	763b      	strb	r3, [r7, #24]
	cmd_buf[5] = 0x00;							// DIO2 mask MSB
 8000848:	2300      	movs	r3, #0
 800084a:	767b      	strb	r3, [r7, #25]
	cmd_buf[6] = 0x00;							// DIO2 mask LSB
 800084c:	2300      	movs	r3, #0
 800084e:	76bb      	strb	r3, [r7, #26]
	cmd_buf[7] = 0x00;							// DIO3 mask MSB
 8000850:	2300      	movs	r3, #0
 8000852:	76fb      	strb	r3, [r7, #27]
	cmd_buf[8] = 0x00;							// DIO3 mask LSB
 8000854:	2300      	movs	r3, #0
 8000856:	773b      	strb	r3, [r7, #28]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 9, 100, 0);
 8000858:	f107 0208 	add.w	r2, r7, #8
 800085c:	f107 0114 	add.w	r1, r7, #20
 8000860:	2300      	movs	r3, #0
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	2364      	movs	r3, #100	@ 0x64
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	2309      	movs	r3, #9
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f7ff fd9a 	bl	80003a4 <sx1262_send_command>
 8000870:	4603      	mov	r3, r0
 8000872:	77fb      	strb	r3, [r7, #31]

	return ret;
 8000874:	7ffb      	ldrb	r3, [r7, #31]

}
 8000876:	4618      	mov	r0, r3
 8000878:	3720      	adds	r7, #32
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <sx1262_set_dio2_as_rf_switch_crtl>:

sx1262_status_t sx1262_set_dio2_as_rf_switch_crtl(sx1262_t *dev) {
 800087e:	b580      	push	{r7, lr}
 8000880:	b086      	sub	sp, #24
 8000882:	af02      	add	r7, sp, #8
 8000884:	6078      	str	r0, [r7, #4]
	if (dev->initialized != SX1262_BOOL_TRUE) {
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800088c:	2b01      	cmp	r3, #1
 800088e:	d001      	beq.n	8000894 <sx1262_set_dio2_as_rf_switch_crtl+0x16>
		return SX1262_ERR_NOT_INITIALIZED;
 8000890:	2305      	movs	r3, #5
 8000892:	e010      	b.n	80008b6 <sx1262_set_dio2_as_rf_switch_crtl+0x38>
	}

	uint8_t cmd_buf[2];
	uint8_t res_buf[2];

	cmd_buf[0] = SX126X_CMD_SET_DIO2_AS_RF_SWITCH_CTRL;
 8000894:	239d      	movs	r3, #157	@ 0x9d
 8000896:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = 0x01; //Enable
 8000898:	2301      	movs	r3, #1
 800089a:	737b      	strb	r3, [r7, #13]

	return sx1262_send_command(dev, cmd_buf, res_buf, 2, 100, 0);
 800089c:	f107 0208 	add.w	r2, r7, #8
 80008a0:	f107 010c 	add.w	r1, r7, #12
 80008a4:	2300      	movs	r3, #0
 80008a6:	9301      	str	r3, [sp, #4]
 80008a8:	2364      	movs	r3, #100	@ 0x64
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	2302      	movs	r3, #2
 80008ae:	6878      	ldr	r0, [r7, #4]
 80008b0:	f7ff fd78 	bl	80003a4 <sx1262_send_command>
 80008b4:	4603      	mov	r3, r0

}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <sx1262_set_stop_timer_on_sync_word>:

sx1262_status_t sx1262_set_stop_timer_on_sync_word(sx1262_t *dev) {
 80008be:	b580      	push	{r7, lr}
 80008c0:	b086      	sub	sp, #24
 80008c2:	af02      	add	r7, sp, #8
 80008c4:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buf[2];
	uint8_t res_buf[2];

	cmd_buf[0] = SX126X_CMD_STOP_TIMER_ON_PREAMBLE;
 80008c6:	239f      	movs	r3, #159	@ 0x9f
 80008c8:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = 0x00;
 80008ca:	2300      	movs	r3, #0
 80008cc:	737b      	strb	r3, [r7, #13]

	return sx1262_send_command(dev, cmd_buf, res_buf, 2, 100, 0);
 80008ce:	f107 0208 	add.w	r2, r7, #8
 80008d2:	f107 010c 	add.w	r1, r7, #12
 80008d6:	2300      	movs	r3, #0
 80008d8:	9301      	str	r3, [sp, #4]
 80008da:	2364      	movs	r3, #100	@ 0x64
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	2302      	movs	r3, #2
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	f7ff fd5f 	bl	80003a4 <sx1262_send_command>
 80008e6:	4603      	mov	r3, r0
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3710      	adds	r7, #16
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <sx1262_set_pa_config>:

sx1262_status_t sx1262_set_pa_config(sx1262_t *dev, uint8_t duty_cycle,
		uint8_t hp_max, uint8_t device_select, uint8_t paLut) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	4608      	mov	r0, r1
 80008fa:	4611      	mov	r1, r2
 80008fc:	461a      	mov	r2, r3
 80008fe:	4603      	mov	r3, r0
 8000900:	70fb      	strb	r3, [r7, #3]
 8000902:	460b      	mov	r3, r1
 8000904:	70bb      	strb	r3, [r7, #2]
 8000906:	4613      	mov	r3, r2
 8000908:	707b      	strb	r3, [r7, #1]
	uint8_t cmd_buf[5];
	uint8_t res_buf[5];

	cmd_buf[0] = SX126X_CMD_SET_PA_CONFIG;  // Opcode for "SetPaConfig"
 800090a:	2395      	movs	r3, #149	@ 0x95
 800090c:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = duty_cycle;  // PA duty cycle
 800090e:	78fb      	ldrb	r3, [r7, #3]
 8000910:	747b      	strb	r3, [r7, #17]
	cmd_buf[2] = hp_max;        // Max power (0x00-0x07)
 8000912:	78bb      	ldrb	r3, [r7, #2]
 8000914:	74bb      	strb	r3, [r7, #18]
	cmd_buf[3] = device_select; // 0x00=SX1262, 0x01=SX1261
 8000916:	787b      	ldrb	r3, [r7, #1]
 8000918:	74fb      	strb	r3, [r7, #19]
	cmd_buf[4] = paLut;        // Reserved, always 1
 800091a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800091e:	753b      	strb	r3, [r7, #20]

	return sx1262_send_command(dev, cmd_buf, res_buf, 5, 100, 0);
 8000920:	f107 0208 	add.w	r2, r7, #8
 8000924:	f107 0110 	add.w	r1, r7, #16
 8000928:	2300      	movs	r3, #0
 800092a:	9301      	str	r3, [sp, #4]
 800092c:	2364      	movs	r3, #100	@ 0x64
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2305      	movs	r3, #5
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f7ff fd36 	bl	80003a4 <sx1262_send_command>
 8000938:	4603      	mov	r3, r0

}
 800093a:	4618      	mov	r0, r3
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <sx1262_set_tx_params>:

sx1262_status_t sx1262_set_tx_params(sx1262_t *dev, int8_t power,
		sx1262_ramp_time_t rampTime) {
 8000942:	b580      	push	{r7, lr}
 8000944:	b086      	sub	sp, #24
 8000946:	af02      	add	r7, sp, #8
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	460b      	mov	r3, r1
 800094c:	70fb      	strb	r3, [r7, #3]
 800094e:	4613      	mov	r3, r2
 8000950:	70bb      	strb	r3, [r7, #2]
	uint8_t cmd_buf[3];
	uint8_t res_buf[3];

	cmd_buf[0] = SX126X_CMD_SET_TX_PARAMS;      // Opcode for SetTxParams
 8000952:	238e      	movs	r3, #142	@ 0x8e
 8000954:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = (uint8_t) power;    // Power (-17 to +22)
 8000956:	78fb      	ldrb	r3, [r7, #3]
 8000958:	737b      	strb	r3, [r7, #13]
	cmd_buf[2] = rampTime;  // Ramp time (0x02=40uS)
 800095a:	78bb      	ldrb	r3, [r7, #2]
 800095c:	73bb      	strb	r3, [r7, #14]

	return sx1262_send_command(dev, cmd_buf, res_buf, 3, 100, 10);
 800095e:	f107 0208 	add.w	r2, r7, #8
 8000962:	f107 010c 	add.w	r1, r7, #12
 8000966:	230a      	movs	r3, #10
 8000968:	9301      	str	r3, [sp, #4]
 800096a:	2364      	movs	r3, #100	@ 0x64
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2303      	movs	r3, #3
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff fd17 	bl	80003a4 <sx1262_send_command>
 8000976:	4603      	mov	r3, r0
}
 8000978:	4618      	mov	r0, r3
 800097a:	3710      	adds	r7, #16
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <sx1262_set_lora_symbol_timeout>:

sx1262_status_t sx1262_set_lora_symbol_timeout(sx1262_t *dev, uint8_t symb_num) {
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af02      	add	r7, sp, #8
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	70fb      	strb	r3, [r7, #3]
	if (dev->initialized != SX1262_BOOL_TRUE) {
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000992:	2b01      	cmp	r3, #1
 8000994:	d001      	beq.n	800099a <sx1262_set_lora_symbol_timeout+0x1a>
		return SX1262_ERR_NOT_INITIALIZED;
 8000996:	2305      	movs	r3, #5
 8000998:	e010      	b.n	80009bc <sx1262_set_lora_symbol_timeout+0x3c>
	}

	uint8_t cmd_buf[2];
	uint8_t res_buf[2];

	cmd_buf[0] = SX126X_CMD_SET_LORA_SYMB_NUM_TIMEOUT;
 800099a:	23a0      	movs	r3, #160	@ 0xa0
 800099c:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = symb_num;
 800099e:	78fb      	ldrb	r3, [r7, #3]
 80009a0:	737b      	strb	r3, [r7, #13]

	return sx1262_send_command(dev, cmd_buf, res_buf, 2, 2, 100);
 80009a2:	f107 0208 	add.w	r2, r7, #8
 80009a6:	f107 010c 	add.w	r1, r7, #12
 80009aa:	2364      	movs	r3, #100	@ 0x64
 80009ac:	9301      	str	r3, [sp, #4]
 80009ae:	2302      	movs	r3, #2
 80009b0:	9300      	str	r3, [sp, #0]
 80009b2:	2302      	movs	r3, #2
 80009b4:	6878      	ldr	r0, [r7, #4]
 80009b6:	f7ff fcf5 	bl	80003a4 <sx1262_send_command>
 80009ba:	4603      	mov	r3, r0
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <SX1262_set_fallback_mode>:

sx1262_status_t SX1262_set_fallback_mode(sx1262_t *dev,
		sx1262_rx_tx_fallback_mode_t mode) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af02      	add	r7, sp, #8
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd_buf[2];
	uint8_t res_buf[2];

	cmd_buf[0] = SX126X_CMD_SET_RX_TX_FALLBACK_MODE; // Opcode for setFallbackMode
 80009d0:	2393      	movs	r3, #147	@ 0x93
 80009d2:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = mode;
 80009d4:	78fb      	ldrb	r3, [r7, #3]
 80009d6:	737b      	strb	r3, [r7, #13]

	return sx1262_send_command(dev, cmd_buf, res_buf, 2, 100, 10);
 80009d8:	f107 0208 	add.w	r2, r7, #8
 80009dc:	f107 010c 	add.w	r1, r7, #12
 80009e0:	230a      	movs	r3, #10
 80009e2:	9301      	str	r3, [sp, #4]
 80009e4:	2364      	movs	r3, #100	@ 0x64
 80009e6:	9300      	str	r3, [sp, #0]
 80009e8:	2302      	movs	r3, #2
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f7ff fcda 	bl	80003a4 <sx1262_send_command>
 80009f0:	4603      	mov	r3, r0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <sx1262_get_irq_status>:
 * @return SX1262_OK on success
 *
 * @note Response format: [Status][IRQ_Status_MSB][IRQ_Status_LSB]
 * @note IRQ bits are active HIGH
 */
sx1262_status_t sx1262_get_irq_status(sx1262_t *dev, uint16_t *irq_status) {
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b088      	sub	sp, #32
 80009fe:	af02      	add	r7, sp, #8
 8000a00:	6078      	str	r0, [r7, #4]
 8000a02:	6039      	str	r1, [r7, #0]

	if (irq_status == NULL || dev == NULL) {
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d002      	beq.n	8000a10 <sx1262_get_irq_status+0x16>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d101      	bne.n	8000a14 <sx1262_get_irq_status+0x1a>
		return SX1262_INVALID_PARAM;
 8000a10:	2304      	movs	r3, #4
 8000a12:	e028      	b.n	8000a66 <sx1262_get_irq_status+0x6c>
	}

	if (dev->initialized == 0) {
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d101      	bne.n	8000a22 <sx1262_get_irq_status+0x28>
		return SX1262_ERR_NOT_INITIALIZED;
 8000a1e:	2305      	movs	r3, #5
 8000a20:	e021      	b.n	8000a66 <sx1262_get_irq_status+0x6c>
	}

	uint8_t cmd_buf[4];
	uint8_t res_buf[4] = { 0 };
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]

	cmd_buf[0] = SX126X_CMD_GET_IRQ_STATUS;
 8000a26:	2312      	movs	r3, #18
 8000a28:	743b      	strb	r3, [r7, #16]
	cmd_buf[1] = 0xFF;
 8000a2a:	23ff      	movs	r3, #255	@ 0xff
 8000a2c:	747b      	strb	r3, [r7, #17]
	cmd_buf[2] = 0xFF;
 8000a2e:	23ff      	movs	r3, #255	@ 0xff
 8000a30:	74bb      	strb	r3, [r7, #18]
	cmd_buf[3] = 0xFF;
 8000a32:	23ff      	movs	r3, #255	@ 0xff
 8000a34:	74fb      	strb	r3, [r7, #19]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 4, 100, 0);
 8000a36:	f107 020c 	add.w	r2, r7, #12
 8000a3a:	f107 0110 	add.w	r1, r7, #16
 8000a3e:	2300      	movs	r3, #0
 8000a40:	9301      	str	r3, [sp, #4]
 8000a42:	2364      	movs	r3, #100	@ 0x64
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	2304      	movs	r3, #4
 8000a48:	6878      	ldr	r0, [r7, #4]
 8000a4a:	f7ff fcab 	bl	80003a4 <sx1262_send_command>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	75fb      	strb	r3, [r7, #23]

	if (ret != SX1262_OK) {
 8000a52:	7dfb      	ldrb	r3, [r7, #23]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <sx1262_get_irq_status+0x62>
		return ret;
 8000a58:	7dfb      	ldrb	r3, [r7, #23]
 8000a5a:	e004      	b.n	8000a66 <sx1262_get_irq_status+0x6c>
	}

//	*irq_status = ((uint16_t)res_buf[1] << 8) | res_buf[2];

	*irq_status = (uint16_t) res_buf[3];
 8000a5c:	7bfb      	ldrb	r3, [r7, #15]
 8000a5e:	461a      	mov	r2, r3
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	801a      	strh	r2, [r3, #0]

	return ret;
 8000a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3718      	adds	r7, #24
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <sx1262_clear_irq_status>:

sx1262_status_t sx1262_clear_irq_status(sx1262_t *dev) {
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b086      	sub	sp, #24
 8000a72:	af02      	add	r7, sp, #8
 8000a74:	6078      	str	r0, [r7, #4]
	if (dev->initialized == 0) {
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d101      	bne.n	8000a84 <sx1262_clear_irq_status+0x16>
		return SX1262_ERR_NOT_INITIALIZED;
 8000a80:	2305      	movs	r3, #5
 8000a82:	e014      	b.n	8000aae <sx1262_clear_irq_status+0x40>
	}

	uint8_t cmd_buf[3];
	uint8_t res_buf[3];

	cmd_buf[0] = SX126X_CMD_CLEAR_IRQ_STATUS;
 8000a84:	2302      	movs	r3, #2
 8000a86:	733b      	strb	r3, [r7, #12]
	cmd_buf[1] = 0xFF;
 8000a88:	23ff      	movs	r3, #255	@ 0xff
 8000a8a:	737b      	strb	r3, [r7, #13]
	cmd_buf[2] = 0xFF;
 8000a8c:	23ff      	movs	r3, #255	@ 0xff
 8000a8e:	73bb      	strb	r3, [r7, #14]

	sx1262_status_t ret = sx1262_send_command(dev, cmd_buf, res_buf, 3, 100, 0);
 8000a90:	f107 0208 	add.w	r2, r7, #8
 8000a94:	f107 010c 	add.w	r1, r7, #12
 8000a98:	2300      	movs	r3, #0
 8000a9a:	9301      	str	r3, [sp, #4]
 8000a9c:	2364      	movs	r3, #100	@ 0x64
 8000a9e:	9300      	str	r3, [sp, #0]
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff fc7e 	bl	80003a4 <sx1262_send_command>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	73fb      	strb	r3, [r7, #15]

	return ret;
 8000aac:	7bfb      	ldrb	r3, [r7, #15]

}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <sx1262_irq_handler>:

sx1262_status_t sx1262_irq_handler(sx1262_t *dev) {
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b0c4      	sub	sp, #272	@ 0x110
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ac0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ac4:	6018      	str	r0, [r3, #0]
	if (dev->initialized == 0) {
 8000ac6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000aca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <sx1262_irq_handler+0x26>
		return SX1262_ERR_NOT_INITIALIZED;
 8000ad8:	2305      	movs	r3, #5
 8000ada:	e04c      	b.n	8000b76 <sx1262_irq_handler+0xc0>
	}

	uint16_t irq_status;
	sx1262_status_t ret = sx1262_get_irq_status(dev, &irq_status);
 8000adc:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 8000ae0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ae4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ae8:	4611      	mov	r1, r2
 8000aea:	6818      	ldr	r0, [r3, #0]
 8000aec:	f7ff ff85 	bl	80009fa <sx1262_get_irq_status>
 8000af0:	4603      	mov	r3, r0
 8000af2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

	if (ret != SX1262_OK) {
 8000af6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d002      	beq.n	8000b04 <sx1262_irq_handler+0x4e>
		return ret;
 8000afe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b02:	e038      	b.n	8000b76 <sx1262_irq_handler+0xc0>
	}

	if (irq_status & SX1262_IRQ_RX_DONE) {
 8000b04:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000b08:	f003 0302 	and.w	r3, r3, #2
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d018      	beq.n	8000b42 <sx1262_irq_handler+0x8c>
		uint8_t recv_buf[256] = { 0 };
 8000b10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b1e:	461a      	mov	r2, r3
 8000b20:	2100      	movs	r1, #0
 8000b22:	f009 fded 	bl	800a700 <memset>
		uint8_t recv_len = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
		sx1262_handle_rx_done(dev, recv_buf, &recv_len);
 8000b2c:	f207 120b 	addw	r2, r7, #267	@ 0x10b
 8000b30:	f107 0108 	add.w	r1, r7, #8
 8000b34:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000b3c:	6818      	ldr	r0, [r3, #0]
 8000b3e:	f000 f81f 	bl	8000b80 <sx1262_handle_rx_done>
//        sx1262_set_mode_continuous_receive(dev);
	}

	if (irq_status & SX1262_IRQ_TX_DONE) {
 8000b42:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d007      	beq.n	8000b5e <sx1262_irq_handler+0xa8>
		dev->hal.delay_ms(1);
 8000b4e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b52:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4798      	blx	r3

	if (irq_status & SX1262_IRQ_TIMEOUT) {
//        sx1262_handle_timeout(dev);
	}

	ret = sx1262_clear_irq_status(dev);
 8000b5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000b66:	6818      	ldr	r0, [r3, #0]
 8000b68:	f7ff ff81 	bl	8000a6e <sx1262_clear_irq_status>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

	return ret;
 8000b72:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <sx1262_handle_rx_done>:
	if(signal_rssi != NULL) *signal_rssi = res_buf[3];

	return SX1262_OK;
}

sx1262_status_t sx1262_handle_rx_done(sx1262_t *dev, uint8_t *buf, uint8_t *len) {
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	f5ad 7d0d 	sub.w	sp, sp, #564	@ 0x234
 8000b86:	af02      	add	r7, sp, #8
 8000b88:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000b8c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000b90:	6018      	str	r0, [r3, #0]
 8000b92:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000b96:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8000b9a:	6019      	str	r1, [r3, #0]
 8000b9c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000ba0:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8000ba4:	601a      	str	r2, [r3, #0]

	if (dev->initialized != SX1262_BOOL_TRUE) {
 8000ba6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000baa:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d001      	beq.n	8000bbc <sx1262_handle_rx_done+0x3c>
		return SX1262_ERR_NOT_INITIALIZED;
 8000bb8:	2305      	movs	r3, #5
 8000bba:	e103      	b.n	8000dc4 <sx1262_handle_rx_done+0x244>
	}

	uint8_t cmd_buf[4] = { 0 };
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	uint8_t res_buf[4] = { 0 };
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	sx1262_status_t ret;

	// Get RX buffer status
	cmd_buf[0] = SX126X_CMD_GET_RX_BUFFER_STATUS;
 8000bc8:	2313      	movs	r3, #19
 8000bca:	f887 321c 	strb.w	r3, [r7, #540]	@ 0x21c
	cmd_buf[1] = 0xFF;
 8000bce:	23ff      	movs	r3, #255	@ 0xff
 8000bd0:	f887 321d 	strb.w	r3, [r7, #541]	@ 0x21d
	cmd_buf[2] = 0xFF;
 8000bd4:	23ff      	movs	r3, #255	@ 0xff
 8000bd6:	f887 321e 	strb.w	r3, [r7, #542]	@ 0x21e
	cmd_buf[3] = 0xFF;
 8000bda:	23ff      	movs	r3, #255	@ 0xff
 8000bdc:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f

	ret = sx1262_send_command(dev, cmd_buf, res_buf, 4, 100, 0);
 8000be0:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8000be4:	f507 7107 	add.w	r1, r7, #540	@ 0x21c
 8000be8:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000bec:	f5a3 7007 	sub.w	r0, r3, #540	@ 0x21c
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	9301      	str	r3, [sp, #4]
 8000bf4:	2364      	movs	r3, #100	@ 0x64
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	6800      	ldr	r0, [r0, #0]
 8000bfc:	f7ff fbd2 	bl	80003a4 <sx1262_send_command>
 8000c00:	4603      	mov	r3, r0
 8000c02:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
	if (ret != SX1262_OK)
 8000c06:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d002      	beq.n	8000c14 <sx1262_handle_rx_done+0x94>
		return ret;
 8000c0e:	f897 3223 	ldrb.w	r3, [r7, #547]	@ 0x223
 8000c12:	e0d7      	b.n	8000dc4 <sx1262_handle_rx_done+0x244>

	uint8_t payload_len = res_buf[2];    // Payload length
 8000c14:	f897 321a 	ldrb.w	r3, [r7, #538]	@ 0x21a
 8000c18:	f887 3222 	strb.w	r3, [r7, #546]	@ 0x222
	uint8_t start_addr = res_buf[3];     // Start address
 8000c1c:	f897 321b 	ldrb.w	r3, [r7, #539]	@ 0x21b
 8000c20:	f887 3221 	strb.w	r3, [r7, #545]	@ 0x221

	if (payload_len == 0) {
 8000c24:	f897 3222 	ldrb.w	r3, [r7, #546]	@ 0x222
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d108      	bne.n	8000c3e <sx1262_handle_rx_done+0xbe>
		*len = 0;
 8000c2c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000c30:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2200      	movs	r2, #0
 8000c38:	701a      	strb	r2, [r3, #0]
		return SX1262_OK;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	e0c2      	b.n	8000dc4 <sx1262_handle_rx_done+0x244>
	}

	cmd_buf[0] = SX126X_CMD_READ_BUFFER;
 8000c3e:	231e      	movs	r3, #30
 8000c40:	f887 321c 	strb.w	r3, [r7, #540]	@ 0x21c
	cmd_buf[1] = start_addr;
 8000c44:	f897 3221 	ldrb.w	r3, [r7, #545]	@ 0x221
 8000c48:	f887 321d 	strb.w	r3, [r7, #541]	@ 0x21d
	cmd_buf[2] = 0x00; // Dummy
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	f887 321e 	strb.w	r3, [r7, #542]	@ 0x21e

	// We'll use a single buffer for the whole transaction
	uint8_t spi_tx_buf[3 + 256] = { 0 };
 8000c52:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000c56:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f240 1303 	movw	r3, #259	@ 0x103
 8000c60:	461a      	mov	r2, r3
 8000c62:	2100      	movs	r1, #0
 8000c64:	f009 fd4c 	bl	800a700 <memset>
	uint8_t spi_rx_buf[3 + 256] = { 0 };
 8000c68:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000c6c:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8000c70:	4618      	mov	r0, r3
 8000c72:	f240 1303 	movw	r3, #259	@ 0x103
 8000c76:	461a      	mov	r2, r3
 8000c78:	2100      	movs	r1, #0
 8000c7a:	f009 fd41 	bl	800a700 <memset>

	spi_tx_buf[0] = SX126X_CMD_READ_BUFFER;
 8000c7e:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000c82:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000c86:	221e      	movs	r2, #30
 8000c88:	701a      	strb	r2, [r3, #0]
	spi_tx_buf[1] = start_addr;
 8000c8a:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000c8e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000c92:	f897 2221 	ldrb.w	r2, [r7, #545]	@ 0x221
 8000c96:	705a      	strb	r2, [r3, #1]
	spi_tx_buf[2] = 0x00;
 8000c98:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000c9c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	709a      	strb	r2, [r3, #2]

	for (int i = 3; i < 3 + payload_len; i++) {
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8000caa:	e00d      	b.n	8000cc8 <sx1262_handle_rx_done+0x148>
		spi_tx_buf[i] = 0x00;
 8000cac:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000cb0:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8000cb4:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8000cb8:	4413      	add	r3, r2
 8000cba:	2200      	movs	r2, #0
 8000cbc:	701a      	strb	r2, [r3, #0]
	for (int i = 3; i < 3 + payload_len; i++) {
 8000cbe:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8000cc8:	f897 3222 	ldrb.w	r3, [r7, #546]	@ 0x222
 8000ccc:	3302      	adds	r3, #2
 8000cce:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	ddea      	ble.n	8000cac <sx1262_handle_rx_done+0x12c>
	}

	sx1262_busy_wait(dev, 100);
 8000cd6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000cda:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000cde:	2164      	movs	r1, #100	@ 0x64
 8000ce0:	6818      	ldr	r0, [r3, #0]
 8000ce2:	f7ff fb39 	bl	8000358 <sx1262_busy_wait>
	sx1262_cs_low(dev);
 8000ce6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000cea:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000cee:	6818      	ldr	r0, [r3, #0]
 8000cf0:	f7ff fb0e 	bl	8000310 <sx1262_cs_low>

	dev->hal.spi_transmit_receive(spi_tx_buf, spi_rx_buf, 3 + payload_len, 100);
 8000cf4:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000cf8:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	681c      	ldr	r4, [r3, #0]
 8000d00:	f897 3222 	ldrb.w	r3, [r7, #546]	@ 0x222
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	3303      	adds	r3, #3
 8000d08:	b29a      	uxth	r2, r3
 8000d0a:	f107 0110 	add.w	r1, r7, #16
 8000d0e:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8000d12:	2364      	movs	r3, #100	@ 0x64
 8000d14:	47a0      	blx	r4

	sx1262_cs_high(dev);
 8000d16:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d1a:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000d1e:	6818      	ldr	r0, [r3, #0]
 8000d20:	f7ff fb08 	bl	8000334 <sx1262_cs_high>
	sx1262_busy_wait(dev, 100);
 8000d24:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d28:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000d2c:	2164      	movs	r1, #100	@ 0x64
 8000d2e:	6818      	ldr	r0, [r3, #0]
 8000d30:	f7ff fb12 	bl	8000358 <sx1262_busy_wait>

	// Parse response: spi_rx_buf[0]=status, [1]=dummy, [2...]=data
	// Skip first 2 bytes (status + dummy)
	if (buf && len) {
 8000d34:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d38:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d03f      	beq.n	8000dc2 <sx1262_handle_rx_done+0x242>
 8000d42:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d46:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d038      	beq.n	8000dc2 <sx1262_handle_rx_done+0x242>
		memcpy(buf, &spi_rx_buf[3], payload_len);
 8000d50:	f897 2222 	ldrb.w	r2, [r7, #546]	@ 0x222
 8000d54:	f107 0310 	add.w	r3, r7, #16
 8000d58:	1cd9      	adds	r1, r3, #3
 8000d5a:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d5e:	f5a3 7308 	sub.w	r3, r3, #544	@ 0x220
 8000d62:	6818      	ldr	r0, [r3, #0]
 8000d64:	f009 fcf8 	bl	800a758 <memcpy>
		*len = payload_len;
 8000d68:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d6c:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f897 2222 	ldrb.w	r2, [r7, #546]	@ 0x222
 8000d76:	701a      	strb	r2, [r3, #0]

		// Also store in device
		memcpy(dev->rx_buffer, &spi_rx_buf[3], payload_len);
 8000d78:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d7c:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f203 1047 	addw	r0, r3, #327	@ 0x147
 8000d86:	f897 2222 	ldrb.w	r2, [r7, #546]	@ 0x222
 8000d8a:	f107 0310 	add.w	r3, r7, #16
 8000d8e:	3303      	adds	r3, #3
 8000d90:	4619      	mov	r1, r3
 8000d92:	f009 fce1 	bl	800a758 <memcpy>
//		dev->rx_buffer_length = payload_len;

		//Call Callback if set
		if (dev->callbacks.rx_done) {
 8000d96:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000d9a:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d00d      	beq.n	8000dc2 <sx1262_handle_rx_done+0x242>
			dev->callbacks.rx_done(buf, payload_len);
 8000da6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8000daa:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000db2:	f897 1222 	ldrb.w	r1, [r7, #546]	@ 0x222
 8000db6:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 8000dba:	f5a2 7208 	sub.w	r2, r2, #544	@ 0x220
 8000dbe:	6810      	ldr	r0, [r2, #0]
 8000dc0:	4798      	blx	r3
		}
	}

	return SX1262_OK;
 8000dc2:	2300      	movs	r3, #0

}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f507 770b 	add.w	r7, r7, #556	@ 0x22c
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd90      	pop	{r4, r7, pc}

08000dce <sx1262_lora_transmit_it>:
 * @param[in] data Pointer to data buffer
 * @param[in] length Length of data to transmit
 * @return SX1262_OK on success | error code
 */
sx1262_status_t sx1262_lora_transmit_it(sx1262_t *dev, uint8_t *data,
		uint8_t length) {
 8000dce:	b590      	push	{r4, r7, lr}
 8000dd0:	b0c9      	sub	sp, #292	@ 0x124
 8000dd2:	af02      	add	r7, sp, #8
 8000dd4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dd8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ddc:	6018      	str	r0, [r3, #0]
 8000dde:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000de2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000de6:	6019      	str	r1, [r3, #0]
 8000de8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dec:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000df0:	701a      	strb	r2, [r3, #0]
	sx1262_status_t ret;
	uint8_t cmd_buf[4] = { 0 };
 8000df2:	2300      	movs	r3, #0
 8000df4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	uint8_t res_buf[256] = { 0 };
 8000df8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000dfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000e00:	4618      	mov	r0, r3
 8000e02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e06:	461a      	mov	r2, r3
 8000e08:	2100      	movs	r1, #0
 8000e0a:	f009 fc79 	bl	800a700 <memset>

	if (!dev || dev->initialized != SX1262_BOOL_TRUE) {
 8000e0e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d008      	beq.n	8000e2e <sx1262_lora_transmit_it+0x60>
 8000e1c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e20:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d001      	beq.n	8000e32 <sx1262_lora_transmit_it+0x64>
		return SX1262_ERR_NOT_INITIALIZED;
 8000e2e:	2305      	movs	r3, #5
 8000e30:	e08a      	b.n	8000f48 <sx1262_lora_transmit_it+0x17a>
	}

	if (!data || length == 0 || length > 255) {
 8000e32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e36:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d006      	beq.n	8000e4e <sx1262_lora_transmit_it+0x80>
 8000e40:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e44:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d101      	bne.n	8000e52 <sx1262_lora_transmit_it+0x84>
		return SX1262_INVALID_PARAM;
 8000e4e:	2304      	movs	r3, #4
 8000e50:	e07a      	b.n	8000f48 <sx1262_lora_transmit_it+0x17a>
	}

	// Set TX base address to 0x00
	cmd_buf[0] = SX126X_CMD_WRITE_BUFFER;
 8000e52:	230e      	movs	r3, #14
 8000e54:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
	cmd_buf[1] = 0x00; // Start address
 8000e58:	2300      	movs	r3, #0
 8000e5a:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111

	ret = sx1262_send_command(dev, cmd_buf, res_buf, 2, 100, 0);
 8000e5e:	f107 0210 	add.w	r2, r7, #16
 8000e62:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000e66:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e6a:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000e6e:	2300      	movs	r3, #0
 8000e70:	9301      	str	r3, [sp, #4]
 8000e72:	2364      	movs	r3, #100	@ 0x64
 8000e74:	9300      	str	r3, [sp, #0]
 8000e76:	2302      	movs	r3, #2
 8000e78:	6800      	ldr	r0, [r0, #0]
 8000e7a:	f7ff fa93 	bl	80003a4 <sx1262_send_command>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	if (ret != SX1262_OK) {
 8000e84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d002      	beq.n	8000e92 <sx1262_lora_transmit_it+0xc4>
		return ret;
 8000e8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e90:	e05a      	b.n	8000f48 <sx1262_lora_transmit_it+0x17a>
	}

	ret = sx1262_send_command(dev, data, res_buf, length + 1, 100, 0);
 8000e92:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e96:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	f107 0210 	add.w	r2, r7, #16
 8000ea6:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000eaa:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000eae:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8000eb2:	f5a0 7086 	sub.w	r0, r0, #268	@ 0x10c
 8000eb6:	2400      	movs	r4, #0
 8000eb8:	9401      	str	r4, [sp, #4]
 8000eba:	2464      	movs	r4, #100	@ 0x64
 8000ebc:	9400      	str	r4, [sp, #0]
 8000ebe:	6809      	ldr	r1, [r1, #0]
 8000ec0:	6800      	ldr	r0, [r0, #0]
 8000ec2:	f7ff fa6f 	bl	80003a4 <sx1262_send_command>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	if (ret != SX1262_OK) {
 8000ecc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d002      	beq.n	8000eda <sx1262_lora_transmit_it+0x10c>
		return ret;
 8000ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000ed8:	e036      	b.n	8000f48 <sx1262_lora_transmit_it+0x17a>
	}

	dev->hal.delay_ms(10);
 8000eda:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ede:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	200a      	movs	r0, #10
 8000ee8:	4798      	blx	r3

	cmd_buf[0] = SX126X_CMD_SET_TX;
 8000eea:	2383      	movs	r3, #131	@ 0x83
 8000eec:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
	cmd_buf[1] = 0xFF; // Dummy byte
 8000ef0:	23ff      	movs	r3, #255	@ 0xff
 8000ef2:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
	cmd_buf[2] = 0xFF;
 8000ef6:	23ff      	movs	r3, #255	@ 0xff
 8000ef8:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
	cmd_buf[3] = 0xFF;
 8000efc:	23ff      	movs	r3, #255	@ 0xff
 8000efe:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

	ret = sx1262_send_command(dev, cmd_buf, res_buf, 4, 100, 0);
 8000f02:	f107 0210 	add.w	r2, r7, #16
 8000f06:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000f0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f0e:	f5a3 7086 	sub.w	r0, r3, #268	@ 0x10c
 8000f12:	2300      	movs	r3, #0
 8000f14:	9301      	str	r3, [sp, #4]
 8000f16:	2364      	movs	r3, #100	@ 0x64
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	6800      	ldr	r0, [r0, #0]
 8000f1e:	f7ff fa41 	bl	80003a4 <sx1262_send_command>
 8000f22:	4603      	mov	r3, r0
 8000f24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	if (ret != SX1262_OK) {
 8000f28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <sx1262_lora_transmit_it+0x168>
		return ret;
 8000f30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000f34:	e008      	b.n	8000f48 <sx1262_lora_transmit_it+0x17a>
	}

	dev->mode = CHIP_MODE_TX;
 8000f36:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2206      	movs	r2, #6
 8000f42:	f883 2020 	strb.w	r2, [r3, #32]

	return SX1262_OK;
 8000f46:	2300      	movs	r3, #0

}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd90      	pop	{r4, r7, pc}

08000f52 <sx1262_lora_transmit>:

sx1262_status_t sx1262_lora_transmit(sx1262_t *dev, uint8_t *data,
		uint8_t length, uint32_t timeout) {
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b088      	sub	sp, #32
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	60f8      	str	r0, [r7, #12]
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	603b      	str	r3, [r7, #0]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	71fb      	strb	r3, [r7, #7]
	sx1262_status_t ret;

	ret = sx1262_lora_transmit_it(dev, data, length);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	461a      	mov	r2, r3
 8000f66:	68b9      	ldr	r1, [r7, #8]
 8000f68:	68f8      	ldr	r0, [r7, #12]
 8000f6a:	f7ff ff30 	bl	8000dce <sx1262_lora_transmit_it>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	77fb      	strb	r3, [r7, #31]

	if (ret != SX1262_OK) {
 8000f72:	7ffb      	ldrb	r3, [r7, #31]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <sx1262_lora_transmit+0x2a>
		return ret;
 8000f78:	7ffb      	ldrb	r3, [r7, #31]
 8000f7a:	e031      	b.n	8000fe0 <sx1262_lora_transmit+0x8e>
	}

	uint32_t start = dev->hal.get_tick();
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	4798      	blx	r3
 8000f82:	61b8      	str	r0, [r7, #24]
	while (1) {
		uint16_t irq_status;
		ret = sx1262_get_irq_status(dev, &irq_status);
 8000f84:	f107 0316 	add.w	r3, r7, #22
 8000f88:	4619      	mov	r1, r3
 8000f8a:	68f8      	ldr	r0, [r7, #12]
 8000f8c:	f7ff fd35 	bl	80009fa <sx1262_get_irq_status>
 8000f90:	4603      	mov	r3, r0
 8000f92:	77fb      	strb	r3, [r7, #31]
		if (ret != SX1262_OK) {
 8000f94:	7ffb      	ldrb	r3, [r7, #31]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <sx1262_lora_transmit+0x4c>
			return ret;
 8000f9a:	7ffb      	ldrb	r3, [r7, #31]
 8000f9c:	e020      	b.n	8000fe0 <sx1262_lora_transmit+0x8e>
		}

		if (irq_status & SX1262_IRQ_TX_DONE) {
 8000f9e:	8afb      	ldrh	r3, [r7, #22]
 8000fa0:	f003 0301 	and.w	r3, r3, #1
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00b      	beq.n	8000fc0 <sx1262_lora_transmit+0x6e>
			ret = sx1262_clear_irq_status(dev);
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f7ff fd60 	bl	8000a6e <sx1262_clear_irq_status>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	77fb      	strb	r3, [r7, #31]
			if (ret != SX1262_OK) {
 8000fb2:	7ffb      	ldrb	r3, [r7, #31]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <sx1262_lora_transmit+0x6a>
				return ret;
 8000fb8:	7ffb      	ldrb	r3, [r7, #31]
 8000fba:	e011      	b.n	8000fe0 <sx1262_lora_transmit+0x8e>
		}

		dev->hal.delay_ms(10);
	}

	return SX1262_OK;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	e00f      	b.n	8000fe0 <sx1262_lora_transmit+0x8e>
		if ((dev->hal.get_tick() - start) >= timeout) {
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4798      	blx	r3
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	683a      	ldr	r2, [r7, #0]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d801      	bhi.n	8000fd6 <sx1262_lora_transmit+0x84>
			return SX1262_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e004      	b.n	8000fe0 <sx1262_lora_transmit+0x8e>
		dev->hal.delay_ms(10);
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	200a      	movs	r0, #10
 8000fdc:	4798      	blx	r3
	while (1) {
 8000fde:	e7d1      	b.n	8000f84 <sx1262_lora_transmit+0x32>
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3720      	adds	r7, #32
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <sx1262_hal_spi_cs_low>:
#include "sx126x_hal.h"


void sx1262_hal_spi_cs_low(void){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2108      	movs	r1, #8
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <sx1262_hal_spi_cs_low+0x14>)
 8000ff2:	f001 f8df 	bl	80021b4 <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58021000 	.word	0x58021000

08001000 <sx1262_hal_spi_cs_high>:

void sx1262_hal_spi_cs_high(void){
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2108      	movs	r1, #8
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <sx1262_hal_spi_cs_high+0x14>)
 800100a:	f001 f8d3 	bl	80021b4 <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58021000 	.word	0x58021000

08001018 <sx1262_hal_gpio_read_busy>:

uint8_t sx1262_hal_gpio_read_busy(void){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(LORA_1262_BUSY_GPIO_Port, LORA_1262_BUSY_Pin);
 800101c:	2110      	movs	r1, #16
 800101e:	4803      	ldr	r0, [pc, #12]	@ (800102c <sx1262_hal_gpio_read_busy+0x14>)
 8001020:	f001 f8b0 	bl	8002184 <HAL_GPIO_ReadPin>
 8001024:	4603      	mov	r3, r0
}
 8001026:	4618      	mov	r0, r3
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	58020400 	.word	0x58020400

08001030 <sx1262_hal_gpio_write_reset>:

void sx1262_hal_gpio_write_reset(uint8_t state){
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	if(state == 1){
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d105      	bne.n	800104c <sx1262_hal_gpio_write_reset+0x1c>
		HAL_GPIO_WritePin(LORA_1262_RST_GPIO_Port, LORA_1262_RST_Pin, GPIO_PIN_SET);
 8001040:	2201      	movs	r2, #1
 8001042:	2108      	movs	r1, #8
 8001044:	4806      	ldr	r0, [pc, #24]	@ (8001060 <sx1262_hal_gpio_write_reset+0x30>)
 8001046:	f001 f8b5 	bl	80021b4 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(LORA_1262_RST_GPIO_Port, LORA_1262_RST_Pin, GPIO_PIN_RESET);
	}
}
 800104a:	e004      	b.n	8001056 <sx1262_hal_gpio_write_reset+0x26>
		HAL_GPIO_WritePin(LORA_1262_RST_GPIO_Port, LORA_1262_RST_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2108      	movs	r1, #8
 8001050:	4803      	ldr	r0, [pc, #12]	@ (8001060 <sx1262_hal_gpio_write_reset+0x30>)
 8001052:	f001 f8af 	bl	80021b4 <HAL_GPIO_WritePin>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	58020400 	.word	0x58020400

08001064 <sx1262_hal_spi_transmit_receive>:

void sx1262_hal_spi_transmit_receive(uint8_t *tx_data, uint8_t *rx_data, uint16_t size, uint32_t timeout){
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af02      	add	r7, sp, #8
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	4613      	mov	r3, r2
 8001072:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi4, tx_data, rx_data, size, timeout);
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	4613      	mov	r3, r2
 800107c:	68ba      	ldr	r2, [r7, #8]
 800107e:	68f9      	ldr	r1, [r7, #12]
 8001080:	4803      	ldr	r0, [pc, #12]	@ (8001090 <sx1262_hal_spi_transmit_receive+0x2c>)
 8001082:	f004 ff17 	bl	8005eb4 <HAL_SPI_TransmitReceive>
}
 8001086:	bf00      	nop
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	24000120 	.word	0x24000120

08001094 <sx1262_hal_delay_ms>:

void sx1262_hal_delay_ms(uint32_t ms){
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f000 fd1d 	bl	8001adc <HAL_Delay>
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <sx1262_hal_get_tick>:

uint32_t sx1262_hal_get_tick(void){
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80010ae:	f000 fd09 	bl	8001ac4 <HAL_GetTick>
 80010b2:	4603      	mov	r3, r0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <sx1262_receive_callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//extern SX1262 SX_stc;
void sx1262_receive_callback(uint8_t *payload, uint8_t payload_len) {
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	70fb      	strb	r3, [r7, #3]
	asm volatile("nop");
 80010c4:	bf00      	nop
	// Handle received payload
	// For example, you can process or store the received data here
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
	...

080010d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 80010da:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 80010dc:	f000 faa2 	bl	8001624 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80010e0:	f000 fc6a 	bl	80019b8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80010e4:	f000 f890 	bl	8001208 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80010e8:	f000 f954 	bl	8001394 <MX_GPIO_Init>
	MX_SPI4_Init();
 80010ec:	f000 f8fc 	bl	80012e8 <MX_SPI4_Init>
	MX_USB_DEVICE_Init();
 80010f0:	f008 fe18 	bl	8009d24 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */

	sx1262_t sx1262_dev;
	sx1262_hal_t sx1262_hal;

	sx1262_hal.spi_transmit_receive = sx1262_hal_spi_transmit_receive;
 80010f4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80010f8:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80010fc:	4a38      	ldr	r2, [pc, #224]	@ (80011e0 <main+0x10c>)
 80010fe:	601a      	str	r2, [r3, #0]
	sx1262_hal.spi_cs_low = sx1262_hal_spi_cs_low;
 8001100:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001104:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001108:	4a36      	ldr	r2, [pc, #216]	@ (80011e4 <main+0x110>)
 800110a:	605a      	str	r2, [r3, #4]
	sx1262_hal.spi_cs_high = sx1262_hal_spi_cs_high;
 800110c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001110:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001114:	4a34      	ldr	r2, [pc, #208]	@ (80011e8 <main+0x114>)
 8001116:	609a      	str	r2, [r3, #8]
	sx1262_hal.gpio_read_busy = sx1262_hal_gpio_read_busy;
 8001118:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800111c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001120:	4a32      	ldr	r2, [pc, #200]	@ (80011ec <main+0x118>)
 8001122:	60da      	str	r2, [r3, #12]
	sx1262_hal.gpio_write_reset = sx1262_hal_gpio_write_reset;
 8001124:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001128:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 800112c:	4a30      	ldr	r2, [pc, #192]	@ (80011f0 <main+0x11c>)
 800112e:	611a      	str	r2, [r3, #16]
	sx1262_hal.delay_ms = sx1262_hal_delay_ms;
 8001130:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001134:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001138:	4a2e      	ldr	r2, [pc, #184]	@ (80011f4 <main+0x120>)
 800113a:	615a      	str	r2, [r3, #20]
	sx1262_hal.get_tick = sx1262_hal_get_tick;
 800113c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001140:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001144:	4a2c      	ldr	r2, [pc, #176]	@ (80011f8 <main+0x124>)
 8001146:	619a      	str	r2, [r3, #24]
	sx1262_hal.rx_callback = sx1262_receive_callback;
 8001148:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800114c:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 8001150:	4a2a      	ldr	r2, [pc, #168]	@ (80011fc <main+0x128>)
 8001152:	61da      	str	r2, [r3, #28]
	sx1262_dev.initialized = SX1262_BOOL_FALSE;
 8001154:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8001158:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800115c:	2200      	movs	r2, #0
 800115e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	sx1262_status_t err = sx1262_init(&sx1262_dev, &sx1262_hal);
 8001162:	1d3a      	adds	r2, r7, #4
 8001164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001168:	4611      	mov	r1, r2
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f999 	bl	80004a2 <sx1262_init>
 8001170:	4603      	mov	r3, r0
 8001172:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f

	if (err != SX1262_OK) {
 8001176:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <main+0xae>
		// Handle initialization error
		while (1)
 800117e:	bf00      	nop
 8001180:	e7fd      	b.n	800117e <main+0xaa>
			;
	}

	config_lora(&sx1262_dev);
 8001182:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f9a0 	bl	80014cc <config_lora>

	err = sx1262_lora_transmit_it(&sx1262_dev, (uint8_t *) "send_test", 10);
 800118c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001190:	220a      	movs	r2, #10
 8001192:	491b      	ldr	r1, [pc, #108]	@ (8001200 <main+0x12c>)
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fe1a 	bl	8000dce <sx1262_lora_transmit_it>
 800119a:	4603      	mov	r3, r0
 800119c:	f887 326f 	strb.w	r3, [r7, #623]	@ 0x26f



//	err = sx1262_set_mode_continuous_receive(&sx1262_dev);
//
	if (err != SX1262_OK) {
 80011a0:	f897 326f 	ldrb.w	r3, [r7, #623]	@ 0x26f
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <main+0xd8>
		// Handle initialization error
		while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <main+0xd4>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (Rec_int_flg) {
 80011ac:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <main+0x130>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d007      	beq.n	80011c6 <main+0xf2>
			Rec_int_flg = 0;
 80011b6:	4b13      	ldr	r3, [pc, #76]	@ (8001204 <main+0x130>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
			sx1262_irq_handler(&sx1262_dev);
 80011bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fc78 	bl	8000ab6 <sx1262_irq_handler>
		}

//			SX1262_HandleCallback(recbuf, &Len);
//			SX1262_setModeReceive();

		sx1262_lora_transmit(&sx1262_dev, (uint8_t *)"send_test", 10, 1000);
 80011c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80011ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ce:	220a      	movs	r2, #10
 80011d0:	490b      	ldr	r1, [pc, #44]	@ (8001200 <main+0x12c>)
 80011d2:	f7ff febe 	bl	8000f52 <sx1262_lora_transmit>
		HAL_Delay(3000);
 80011d6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80011da:	f000 fc7f 	bl	8001adc <HAL_Delay>
		if (Rec_int_flg) {
 80011de:	e7e5      	b.n	80011ac <main+0xd8>
 80011e0:	08001065 	.word	0x08001065
 80011e4:	08000fe9 	.word	0x08000fe9
 80011e8:	08001001 	.word	0x08001001
 80011ec:	08001019 	.word	0x08001019
 80011f0:	08001031 	.word	0x08001031
 80011f4:	08001095 	.word	0x08001095
 80011f8:	080010ab 	.word	0x080010ab
 80011fc:	080010b9 	.word	0x080010b9
 8001200:	0800a78c 	.word	0x0800a78c
 8001204:	240001a8 	.word	0x240001a8

08001208 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b09c      	sub	sp, #112	@ 0x70
 800120c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800120e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001212:	224c      	movs	r2, #76	@ 0x4c
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f009 fa72 	bl	800a700 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2220      	movs	r2, #32
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f009 fa6c 	bl	800a700 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001228:	2002      	movs	r0, #2
 800122a:	f002 fa97 	bl	800375c <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800122e:	2300      	movs	r3, #0
 8001230:	603b      	str	r3, [r7, #0]
 8001232:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <SystemClock_Config+0xdc>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	4a2b      	ldr	r2, [pc, #172]	@ (80012e4 <SystemClock_Config+0xdc>)
 8001238:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800123c:	6193      	str	r3, [r2, #24]
 800123e:	4b29      	ldr	r3, [pc, #164]	@ (80012e4 <SystemClock_Config+0xdc>)
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001246:	603b      	str	r3, [r7, #0]
 8001248:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 800124a:	bf00      	nop
 800124c:	4b25      	ldr	r3, [pc, #148]	@ (80012e4 <SystemClock_Config+0xdc>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001254:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001258:	d1f8      	bne.n	800124c <SystemClock_Config+0x44>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48
 800125a:	2322      	movs	r3, #34	@ 0x22
 800125c:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800125e:	2301      	movs	r3, #1
 8001260:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = 64;
 8001262:	2340      	movs	r3, #64	@ 0x40
 8001264:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001266:	2301      	movs	r3, #1
 8001268:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126a:	2302      	movs	r3, #2
 800126c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800126e:	2300      	movs	r3, #0
 8001270:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001272:	2304      	movs	r3, #4
 8001274:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 15;
 8001276:	230f      	movs	r3, #15
 8001278:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 800127a:	2301      	movs	r3, #1
 800127c:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800127e:	2302      	movs	r3, #2
 8001280:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001282:	2302      	movs	r3, #2
 8001284:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001286:	230c      	movs	r3, #12
 8001288:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800128a:	2300      	movs	r3, #0
 800128c:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800128e:	2300      	movs	r3, #0
 8001290:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001292:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001296:	4618      	mov	r0, r3
 8001298:	f002 faaa 	bl	80037f0 <HAL_RCC_OscConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <SystemClock_Config+0x9e>
		Error_Handler();
 80012a2:	f000 f9eb 	bl	800167c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012a6:	233f      	movs	r3, #63	@ 0x3f
 80012a8:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012aa:	2303      	movs	r3, #3
 80012ac:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012b6:	2340      	movs	r3, #64	@ 0x40
 80012b8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012ba:	2340      	movs	r3, #64	@ 0x40
 80012bc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c2:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80012c4:	2340      	movs	r3, #64	@ 0x40
 80012c6:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2103      	movs	r1, #3
 80012cc:	4618      	mov	r0, r3
 80012ce:	f002 fe69 	bl	8003fa4 <HAL_RCC_ClockConfig>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <SystemClock_Config+0xd4>
		Error_Handler();
 80012d8:	f000 f9d0 	bl	800167c <Error_Handler>
	}
}
 80012dc:	bf00      	nop
 80012de:	3770      	adds	r7, #112	@ 0x70
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	58024800 	.word	0x58024800

080012e8 <MX_SPI4_Init>:
/**
 * @brief SPI4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI4_Init(void) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI4_Init 1 */

	/* USER CODE END SPI4_Init 1 */
	/* SPI4 parameter configuration*/
	hspi4.Instance = SPI4;
 80012ec:	4b27      	ldr	r3, [pc, #156]	@ (800138c <MX_SPI4_Init+0xa4>)
 80012ee:	4a28      	ldr	r2, [pc, #160]	@ (8001390 <MX_SPI4_Init+0xa8>)
 80012f0:	601a      	str	r2, [r3, #0]
	hspi4.Init.Mode = SPI_MODE_MASTER;
 80012f2:	4b26      	ldr	r3, [pc, #152]	@ (800138c <MX_SPI4_Init+0xa4>)
 80012f4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80012f8:	605a      	str	r2, [r3, #4]
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80012fa:	4b24      	ldr	r3, [pc, #144]	@ (800138c <MX_SPI4_Init+0xa4>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
	hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001300:	4b22      	ldr	r3, [pc, #136]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001302:	2207      	movs	r2, #7
 8001304:	60da      	str	r2, [r3, #12]
	hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001306:	4b21      	ldr	r3, [pc, #132]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130c:	4b1f      	ldr	r3, [pc, #124]	@ (800138c <MX_SPI4_Init+0xa4>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
	hspi4.Init.NSS = SPI_NSS_SOFT;
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001314:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001318:	619a      	str	r2, [r3, #24]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800131a:	4b1c      	ldr	r3, [pc, #112]	@ (800138c <MX_SPI4_Init+0xa4>)
 800131c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001320:	61da      	str	r2, [r3, #28]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001328:	4b18      	ldr	r3, [pc, #96]	@ (800138c <MX_SPI4_Init+0xa4>)
 800132a:	2200      	movs	r2, #0
 800132c:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132e:	4b17      	ldr	r3, [pc, #92]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001330:	2200      	movs	r2, #0
 8001332:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi4.Init.CRCPolynomial = 0x0;
 8001334:	4b15      	ldr	r3, [pc, #84]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001336:	2200      	movs	r2, #0
 8001338:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800133a:	4b14      	ldr	r3, [pc, #80]	@ (800138c <MX_SPI4_Init+0xa4>)
 800133c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001340:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001342:	4b12      	ldr	r3, [pc, #72]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001344:	2200      	movs	r2, #0
 8001346:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001348:	4b10      	ldr	r3, [pc, #64]	@ (800138c <MX_SPI4_Init+0xa4>)
 800134a:	2200      	movs	r2, #0
 800134c:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi4.Init.TxCRCInitializationPattern =
 800134e:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001350:	2200      	movs	r2, #0
 8001352:	641a      	str	r2, [r3, #64]	@ 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi4.Init.RxCRCInitializationPattern =
 8001354:	4b0d      	ldr	r3, [pc, #52]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001356:	2200      	movs	r2, #0
 8001358:	645a      	str	r2, [r3, #68]	@ 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_SPI4_Init+0xa4>)
 800135c:	2200      	movs	r2, #0
 800135e:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001362:	2200      	movs	r2, #0
 8001364:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001366:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001368:	2200      	movs	r2, #0
 800136a:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800136c:	4b07      	ldr	r3, [pc, #28]	@ (800138c <MX_SPI4_Init+0xa4>)
 800136e:	2200      	movs	r2, #0
 8001370:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_SPI4_Init+0xa4>)
 8001374:	2200      	movs	r2, #0
 8001376:	659a      	str	r2, [r3, #88]	@ 0x58
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <MX_SPI4_Init+0xa4>)
 800137a:	f004 fc77 	bl	8005c6c <HAL_SPI_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_SPI4_Init+0xa0>
		Error_Handler();
 8001384:	f000 f97a 	bl	800167c <Error_Handler>
	}
	/* USER CODE BEGIN SPI4_Init 2 */

	/* USER CODE END SPI4_Init 2 */

}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	24000120 	.word	0x24000120
 8001390:	40013400 	.word	0x40013400

08001394 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	@ 0x28
 8001398:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80013aa:	4b44      	ldr	r3, [pc, #272]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b0:	4a42      	ldr	r2, [pc, #264]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ba:	4b40      	ldr	r3, [pc, #256]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c0:	f003 0310 	and.w	r3, r3, #16
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013c8:	4b3c      	ldr	r3, [pc, #240]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ce:	4a3b      	ldr	r2, [pc, #236]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013d8:	4b38      	ldr	r3, [pc, #224]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80013e6:	4b35      	ldr	r3, [pc, #212]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ec:	4a33      	ldr	r2, [pc, #204]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f6:	4b31      	ldr	r3, [pc, #196]	@ (80014bc <MX_GPIO_Init+0x128>)
 80013f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001404:	4b2d      	ldr	r3, [pc, #180]	@ (80014bc <MX_GPIO_Init+0x128>)
 8001406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800140a:	4a2c      	ldr	r2, [pc, #176]	@ (80014bc <MX_GPIO_Init+0x128>)
 800140c:	f043 0302 	orr.w	r3, r3, #2
 8001410:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001414:	4b29      	ldr	r3, [pc, #164]	@ (80014bc <MX_GPIO_Init+0x128>)
 8001416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	2108      	movs	r1, #8
 8001426:	4826      	ldr	r0, [pc, #152]	@ (80014c0 <MX_GPIO_Init+0x12c>)
 8001428:	f000 fec4 	bl	80021b4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LORA_1262_RST_GPIO_Port, LORA_1262_RST_Pin,
 800142c:	2200      	movs	r2, #0
 800142e:	2108      	movs	r1, #8
 8001430:	4824      	ldr	r0, [pc, #144]	@ (80014c4 <MX_GPIO_Init+0x130>)
 8001432:	f000 febf 	bl	80021b4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : SPI4_CS_Pin */
	GPIO_InitStruct.Pin = SPI4_CS_Pin;
 8001436:	2308      	movs	r3, #8
 8001438:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143a:	2301      	movs	r3, #1
 800143c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	481c      	ldr	r0, [pc, #112]	@ (80014c0 <MX_GPIO_Init+0x12c>)
 800144e:	f000 fcf1 	bl	8001e34 <HAL_GPIO_Init>

	/*Configure GPIO pin : LORA_1262_DIO1_Pin */
	GPIO_InitStruct.Pin = LORA_1262_DIO1_Pin;
 8001452:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001456:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001458:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800145c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800145e:	2302      	movs	r3, #2
 8001460:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LORA_1262_DIO1_GPIO_Port, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	4817      	ldr	r0, [pc, #92]	@ (80014c8 <MX_GPIO_Init+0x134>)
 800146a:	f000 fce3 	bl	8001e34 <HAL_GPIO_Init>

	/*Configure GPIO pin : LORA_1262_RST_Pin */
	GPIO_InitStruct.Pin = LORA_1262_RST_Pin;
 800146e:	2308      	movs	r3, #8
 8001470:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2300      	movs	r3, #0
 800147c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LORA_1262_RST_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	4619      	mov	r1, r3
 8001484:	480f      	ldr	r0, [pc, #60]	@ (80014c4 <MX_GPIO_Init+0x130>)
 8001486:	f000 fcd5 	bl	8001e34 <HAL_GPIO_Init>

	/*Configure GPIO pin : LORA_1262_BUSY_Pin */
	GPIO_InitStruct.Pin = LORA_1262_BUSY_Pin;
 800148a:	2310      	movs	r3, #16
 800148c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148e:	2300      	movs	r3, #0
 8001490:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LORA_1262_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	4619      	mov	r1, r3
 800149c:	4809      	ldr	r0, [pc, #36]	@ (80014c4 <MX_GPIO_Init+0x130>)
 800149e:	f000 fcc9 	bl	8001e34 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(LORA_1262_DIO1_EXTI_IRQn, 0, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2100      	movs	r1, #0
 80014a6:	2017      	movs	r0, #23
 80014a8:	f000 fc17 	bl	8001cda <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(LORA_1262_DIO1_EXTI_IRQn);
 80014ac:	2017      	movs	r0, #23
 80014ae:	f000 fc2e 	bl	8001d0e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80014b2:	bf00      	nop
 80014b4:	3728      	adds	r7, #40	@ 0x28
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	58024400 	.word	0x58024400
 80014c0:	58021000 	.word	0x58021000
 80014c4:	58020400 	.word	0x58020400
 80014c8:	58021800 	.word	0x58021800

080014cc <config_lora>:

/* USER CODE BEGIN 4 */
static void config_lora(sx1262_t *dev) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af02      	add	r7, sp, #8
 80014d2:	6078      	str	r0, [r7, #4]
	sx1262_status_t ret = sx1262_set_dio2_as_rf_switch_crtl(dev);
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f7ff f9d2 	bl	800087e <sx1262_set_dio2_as_rf_switch_crtl>
 80014da:	4603      	mov	r3, r0
 80014dc:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <config_lora+0x1c>
		while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <config_lora+0x18>
			;
	}

	ret = sx1262_set_packet_type(dev, PACKET_TYPE_LORA);
 80014e8:	2101      	movs	r1, #1
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff f866 	bl	80005bc <sx1262_set_packet_type>
 80014f0:	4603      	mov	r3, r0
 80014f2:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <config_lora+0x32>
		while (1)
 80014fa:	bf00      	nop
 80014fc:	e7fd      	b.n	80014fa <config_lora+0x2e>
			;
	}

	ret = sx1262_set_frequency(dev, 433000000);
 80014fe:	493e      	ldr	r1, [pc, #248]	@ (80015f8 <config_lora+0x12c>)
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff f889 	bl	8000618 <sx1262_set_frequency>
 8001506:	4603      	mov	r3, r0
 8001508:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <config_lora+0x48>
		while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <config_lora+0x44>
			;
	}

	ret = sx1262_set_stop_timer_on_sync_word(dev);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff f9d2 	bl	80008be <sx1262_set_stop_timer_on_sync_word>
 800151a:	4603      	mov	r3, r0
 800151c:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <config_lora+0x5c>
		while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <config_lora+0x58>
			;
	}

	ret = sx1262_set_lora_modulation_params(dev, SX1262_LORA_SF_10,
 8001528:	2301      	movs	r3, #1
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	2302      	movs	r3, #2
 800152e:	2204      	movs	r2, #4
 8001530:	210a      	movs	r1, #10
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff f8c8 	bl	80006c8 <sx1262_set_lora_modulation_params>
 8001538:	4603      	mov	r3, r0
 800153a:	73fb      	strb	r3, [r7, #15]
			SX1262_LORA_BANDWIDTH_125_KHZ, SX1262_LORA_CR_4_6,
			SX1262_BOOL_TRUE);

	if (ret != SX1262_OK) {
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <config_lora+0x7a>
		while (1)
 8001542:	bf00      	nop
 8001544:	e7fd      	b.n	8001542 <config_lora+0x76>
			;
	}

	ret = sx1262_set_pa_config(dev, 0x04, 0x07, 0, 0x01);
 8001546:	2301      	movs	r3, #1
 8001548:	9300      	str	r3, [sp, #0]
 800154a:	2300      	movs	r3, #0
 800154c:	2207      	movs	r2, #7
 800154e:	2104      	movs	r1, #4
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff f9cd 	bl	80008f0 <sx1262_set_pa_config>
 8001556:	4603      	mov	r3, r0
 8001558:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <config_lora+0x98>
		while (1)
 8001560:	bf00      	nop
 8001562:	e7fd      	b.n	8001560 <config_lora+0x94>
			;
	}

	ret = sx1262_set_tx_params(dev, 15, SX1262_RAMP_TIME_200US);
 8001564:	2204      	movs	r2, #4
 8001566:	210f      	movs	r1, #15
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff f9ea 	bl	8000942 <sx1262_set_tx_params>
 800156e:	4603      	mov	r3, r0
 8001570:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <config_lora+0xb0>
		while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <config_lora+0xac>
			;
	}

	ret = sx1262_set_lora_symbol_timeout(dev, 0x00);
 800157c:	2100      	movs	r1, #0
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff f9fe 	bl	8000980 <sx1262_set_lora_symbol_timeout>
 8001584:	4603      	mov	r3, r0
 8001586:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <config_lora+0xc6>
		while (1)
 800158e:	bf00      	nop
 8001590:	e7fd      	b.n	800158e <config_lora+0xc2>
			;
	}

	ret = sx1262_set_lora_packet_params(dev, 10,
 8001592:	2300      	movs	r3, #0
 8001594:	9301      	str	r3, [sp, #4]
 8001596:	2300      	movs	r3, #0
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	23ff      	movs	r3, #255	@ 0xff
 800159c:	2200      	movs	r2, #0
 800159e:	210a      	movs	r1, #10
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff f8d2 	bl	800074a <sx1262_set_lora_packet_params>
 80015a6:	4603      	mov	r3, r0
 80015a8:	73fb      	strb	r3, [r7, #15]
			SX1262_LORA_HEADER_EXPLICIT, 0xFF, 0, 0);

	if(ret != SX1262_OK) {
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <config_lora+0xe8>
		while(1);
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <config_lora+0xe4>
	}

	uint16_t irq_mask = SX1262_IRQ_TX_DONE | SX1262_IRQ_RX_DONE
 80015b4:	f240 2363 	movw	r3, #611	@ 0x263
 80015b8:	81bb      	strh	r3, [r7, #12]
			| SX1262_IRQ_CRC_ERR | SX1262_IRQ_HEADER_ERR | SX1262_IRQ_TIMEOUT;

	uint16_t dio1_mask = SX1262_IRQ_RX_DONE | SX1262_IRQ_TX_DONE
 80015ba:	f240 2303 	movw	r3, #515	@ 0x203
 80015be:	817b      	strh	r3, [r7, #10]
			| SX1262_IRQ_TIMEOUT;

	ret = sx1262_set_dio_irq_params(dev, irq_mask, dio1_mask);
 80015c0:	897a      	ldrh	r2, [r7, #10]
 80015c2:	89bb      	ldrh	r3, [r7, #12]
 80015c4:	4619      	mov	r1, r3
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff f91d 	bl	8000806 <sx1262_set_dio_irq_params>
 80015cc:	4603      	mov	r3, r0
 80015ce:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <config_lora+0x10e>
		while (1)
 80015d6:	bf00      	nop
 80015d8:	e7fd      	b.n	80015d6 <config_lora+0x10a>
			;
	}

	ret = SX1262_set_fallback_mode(dev, SX1262_RX_TX_FALLBACK_MODE_STDBY_XOSC);
 80015da:	2130      	movs	r1, #48	@ 0x30
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff f9f1 	bl	80009c4 <SX1262_set_fallback_mode>
 80015e2:	4603      	mov	r3, r0
 80015e4:	73fb      	strb	r3, [r7, #15]

	if (ret != SX1262_OK) {
 80015e6:	7bfb      	ldrb	r3, [r7, #15]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <config_lora+0x124>
		while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <config_lora+0x120>
			;
	}

}
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	19cf0e40 	.word	0x19cf0e40

080015fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == LORA_1262_DIO1_Pin) {
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800160c:	d102      	bne.n	8001614 <HAL_GPIO_EXTI_Callback+0x18>
		Rec_int_flg = 1;
 800160e:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <HAL_GPIO_EXTI_Callback+0x24>)
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
	}
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	240001a8 	.word	0x240001a8

08001624 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 800162a:	463b      	mov	r3, r7
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8001636:	f000 fb85 	bl	8001d44 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800163a:	2301      	movs	r3, #1
 800163c:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800163e:	2300      	movs	r3, #0
 8001640:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001646:	231f      	movs	r3, #31
 8001648:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 800164a:	2387      	movs	r3, #135	@ 0x87
 800164c:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800164e:	2300      	movs	r3, #0
 8001650:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001652:	2300      	movs	r3, #0
 8001654:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001656:	2301      	movs	r3, #1
 8001658:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800165a:	2301      	movs	r3, #1
 800165c:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800165e:	2300      	movs	r3, #0
 8001660:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001662:	2300      	movs	r3, #0
 8001664:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001666:	463b      	mov	r3, r7
 8001668:	4618      	mov	r0, r3
 800166a:	f000 fba3 	bl	8001db4 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800166e:	2004      	movs	r0, #4
 8001670:	f000 fb80 	bl	8001d74 <HAL_MPU_Enable>

}
 8001674:	bf00      	nop
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	4b0a      	ldr	r3, [pc, #40]	@ (80016b8 <HAL_MspInit+0x30>)
 8001690:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001694:	4a08      	ldr	r2, [pc, #32]	@ (80016b8 <HAL_MspInit+0x30>)
 8001696:	f043 0302 	orr.w	r3, r3, #2
 800169a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800169e:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <HAL_MspInit+0x30>)
 80016a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	58024400 	.word	0x58024400

080016bc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b0b8      	sub	sp, #224	@ 0xe0
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	22b8      	movs	r2, #184	@ 0xb8
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f009 f80f 	bl	800a700 <memset>
  if(hspi->Instance==SPI4)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a26      	ldr	r2, [pc, #152]	@ (8001780 <HAL_SPI_MspInit+0xc4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d144      	bne.n	8001776 <HAL_SPI_MspInit+0xba>

    /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80016ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80016f8:	2300      	movs	r3, #0
 80016fa:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4618      	mov	r0, r3
 8001702:	f002 ffaf 	bl	8004664 <HAL_RCCEx_PeriphCLKConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800170c:	f7ff ffb6 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001710:	4b1c      	ldr	r3, [pc, #112]	@ (8001784 <HAL_SPI_MspInit+0xc8>)
 8001712:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001716:	4a1b      	ldr	r2, [pc, #108]	@ (8001784 <HAL_SPI_MspInit+0xc8>)
 8001718:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800171c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001720:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <HAL_SPI_MspInit+0xc8>)
 8001722:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001726:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800172e:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <HAL_SPI_MspInit+0xc8>)
 8001730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001734:	4a13      	ldr	r2, [pc, #76]	@ (8001784 <HAL_SPI_MspInit+0xc8>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800173e:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <HAL_SPI_MspInit+0xc8>)
 8001740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001744:	f003 0310 	and.w	r3, r3, #16
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800174c:	2364      	movs	r3, #100	@ 0x64
 800174e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001764:	2305      	movs	r3, #5
 8001766:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800176a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800176e:	4619      	mov	r1, r3
 8001770:	4805      	ldr	r0, [pc, #20]	@ (8001788 <HAL_SPI_MspInit+0xcc>)
 8001772:	f000 fb5f 	bl	8001e34 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 8001776:	bf00      	nop
 8001778:	37e0      	adds	r7, #224	@ 0xe0
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40013400 	.word	0x40013400
 8001784:	58024400 	.word	0x58024400
 8001788:	58021000 	.word	0x58021000

0800178c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <NMI_Handler+0x4>

08001794 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <HardFault_Handler+0x4>

0800179c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <MemManage_Handler+0x4>

080017a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <BusFault_Handler+0x4>

080017ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <UsageFault_Handler+0x4>

080017b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c2:	b480      	push	{r7}
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e2:	f000 f95b 	bl	8001a9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}

080017ea <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
//	Rec_int_flg = 1;
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_1262_DIO1_Pin);
 80017ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80017f2:	f000 fcf8 	bl	80021e6 <HAL_GPIO_EXTI_IRQHandler>

  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001800:	4802      	ldr	r0, [pc, #8]	@ (800180c <OTG_HS_IRQHandler+0x10>)
 8001802:	f000 fe4b 	bl	800249c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	24001690 	.word	0x24001690

08001810 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001814:	4b3e      	ldr	r3, [pc, #248]	@ (8001910 <SystemInit+0x100>)
 8001816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800181a:	4a3d      	ldr	r2, [pc, #244]	@ (8001910 <SystemInit+0x100>)
 800181c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001820:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001824:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <SystemInit+0x104>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 030f 	and.w	r3, r3, #15
 800182c:	2b06      	cmp	r3, #6
 800182e:	d807      	bhi.n	8001840 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001830:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <SystemInit+0x104>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f023 030f 	bic.w	r3, r3, #15
 8001838:	4a36      	ldr	r2, [pc, #216]	@ (8001914 <SystemInit+0x104>)
 800183a:	f043 0307 	orr.w	r3, r3, #7
 800183e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001840:	4b35      	ldr	r3, [pc, #212]	@ (8001918 <SystemInit+0x108>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a34      	ldr	r2, [pc, #208]	@ (8001918 <SystemInit+0x108>)
 8001846:	f043 0301 	orr.w	r3, r3, #1
 800184a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800184c:	4b32      	ldr	r3, [pc, #200]	@ (8001918 <SystemInit+0x108>)
 800184e:	2200      	movs	r2, #0
 8001850:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001852:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <SystemInit+0x108>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	4930      	ldr	r1, [pc, #192]	@ (8001918 <SystemInit+0x108>)
 8001858:	4b30      	ldr	r3, [pc, #192]	@ (800191c <SystemInit+0x10c>)
 800185a:	4013      	ands	r3, r2
 800185c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800185e:	4b2d      	ldr	r3, [pc, #180]	@ (8001914 <SystemInit+0x104>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d007      	beq.n	800187a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800186a:	4b2a      	ldr	r3, [pc, #168]	@ (8001914 <SystemInit+0x104>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f023 030f 	bic.w	r3, r3, #15
 8001872:	4a28      	ldr	r2, [pc, #160]	@ (8001914 <SystemInit+0x104>)
 8001874:	f043 0307 	orr.w	r3, r3, #7
 8001878:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800187a:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <SystemInit+0x108>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001880:	4b25      	ldr	r3, [pc, #148]	@ (8001918 <SystemInit+0x108>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001886:	4b24      	ldr	r3, [pc, #144]	@ (8001918 <SystemInit+0x108>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800188c:	4b22      	ldr	r3, [pc, #136]	@ (8001918 <SystemInit+0x108>)
 800188e:	4a24      	ldr	r2, [pc, #144]	@ (8001920 <SystemInit+0x110>)
 8001890:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001892:	4b21      	ldr	r3, [pc, #132]	@ (8001918 <SystemInit+0x108>)
 8001894:	4a23      	ldr	r2, [pc, #140]	@ (8001924 <SystemInit+0x114>)
 8001896:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001898:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <SystemInit+0x108>)
 800189a:	4a23      	ldr	r2, [pc, #140]	@ (8001928 <SystemInit+0x118>)
 800189c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800189e:	4b1e      	ldr	r3, [pc, #120]	@ (8001918 <SystemInit+0x108>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80018a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001918 <SystemInit+0x108>)
 80018a6:	4a20      	ldr	r2, [pc, #128]	@ (8001928 <SystemInit+0x118>)
 80018a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80018aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001918 <SystemInit+0x108>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80018b0:	4b19      	ldr	r3, [pc, #100]	@ (8001918 <SystemInit+0x108>)
 80018b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001928 <SystemInit+0x118>)
 80018b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <SystemInit+0x108>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018bc:	4b16      	ldr	r3, [pc, #88]	@ (8001918 <SystemInit+0x108>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a15      	ldr	r2, [pc, #84]	@ (8001918 <SystemInit+0x108>)
 80018c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <SystemInit+0x108>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80018ce:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <SystemInit+0x108>)
 80018d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d113      	bne.n	8001904 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001918 <SystemInit+0x108>)
 80018de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001918 <SystemInit+0x108>)
 80018e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018ec:	4b0f      	ldr	r3, [pc, #60]	@ (800192c <SystemInit+0x11c>)
 80018ee:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018f2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <SystemInit+0x108>)
 80018f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80018fa:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <SystemInit+0x108>)
 80018fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001900:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00
 8001914:	52002000 	.word	0x52002000
 8001918:	58024400 	.word	0x58024400
 800191c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001920:	02020200 	.word	0x02020200
 8001924:	01ff0000 	.word	0x01ff0000
 8001928:	01010280 	.word	0x01010280
 800192c:	52004000 	.word	0x52004000

08001930 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <ExitRun0Mode+0x2c>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4a08      	ldr	r2, [pc, #32]	@ (800195c <ExitRun0Mode+0x2c>)
 800193a:	f043 0302 	orr.w	r3, r3, #2
 800193e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001940:	bf00      	nop
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <ExitRun0Mode+0x2c>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f9      	beq.n	8001942 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	58024800 	.word	0x58024800

08001960 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001960:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800199c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001964:	f7ff ffe4 	bl	8001930 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001968:	f7ff ff52 	bl	8001810 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800196c:	480c      	ldr	r0, [pc, #48]	@ (80019a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800196e:	490d      	ldr	r1, [pc, #52]	@ (80019a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001974:	e002      	b.n	800197c <LoopCopyDataInit>

08001976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197a:	3304      	adds	r3, #4

0800197c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800197c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001980:	d3f9      	bcc.n	8001976 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001984:	4c0a      	ldr	r4, [pc, #40]	@ (80019b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001988:	e001      	b.n	800198e <LoopFillZerobss>

0800198a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800198c:	3204      	adds	r2, #4

0800198e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001990:	d3fb      	bcc.n	800198a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001992:	f008 febd 	bl	800a710 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001996:	f7ff fb9d 	bl	80010d4 <main>
  bx  lr
 800199a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800199c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80019a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019a4:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 80019a8:	0800a7f8 	.word	0x0800a7f8
  ldr r2, =_sbss
 80019ac:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 80019b0:	24001d94 	.word	0x24001d94

080019b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b4:	e7fe      	b.n	80019b4 <ADC3_IRQHandler>
	...

080019b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019be:	2003      	movs	r0, #3
 80019c0:	f000 f980 	bl	8001cc4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80019c4:	f002 fca4 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80019c8:	4602      	mov	r2, r0
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_Init+0x68>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	f003 030f 	and.w	r3, r3, #15
 80019d4:	4913      	ldr	r1, [pc, #76]	@ (8001a24 <HAL_Init+0x6c>)
 80019d6:	5ccb      	ldrb	r3, [r1, r3]
 80019d8:	f003 031f 	and.w	r3, r3, #31
 80019dc:	fa22 f303 	lsr.w	r3, r2, r3
 80019e0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80019e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a20 <HAL_Init+0x68>)
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001a24 <HAL_Init+0x6c>)
 80019ec:	5cd3      	ldrb	r3, [r2, r3]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
 80019f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001a28 <HAL_Init+0x70>)
 80019fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80019fc:	4a0b      	ldr	r2, [pc, #44]	@ (8001a2c <HAL_Init+0x74>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a02:	200f      	movs	r0, #15
 8001a04:	f000 f814 	bl	8001a30 <HAL_InitTick>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e002      	b.n	8001a18 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a12:	f7ff fe39 	bl	8001688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	58024400 	.word	0x58024400
 8001a24:	0800a7e0 	.word	0x0800a7e0
 8001a28:	24000004 	.word	0x24000004
 8001a2c:	24000000 	.word	0x24000000

08001a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a38:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <HAL_InitTick+0x60>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e021      	b.n	8001a88 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a44:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <HAL_InitTick+0x64>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <HAL_InitTick+0x60>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f000 f965 	bl	8001d2a <HAL_SYSTICK_Config>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e00e      	b.n	8001a88 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b0f      	cmp	r3, #15
 8001a6e:	d80a      	bhi.n	8001a86 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a70:	2200      	movs	r2, #0
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	f04f 30ff 	mov.w	r0, #4294967295
 8001a78:	f000 f92f 	bl	8001cda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a7c:	4a06      	ldr	r2, [pc, #24]	@ (8001a98 <HAL_InitTick+0x68>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
 8001a84:	e000      	b.n	8001a88 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	2400000c 	.word	0x2400000c
 8001a94:	24000000 	.word	0x24000000
 8001a98:	24000008 	.word	0x24000008

08001a9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <HAL_IncTick+0x20>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_IncTick+0x24>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4413      	add	r3, r2
 8001aac:	4a04      	ldr	r2, [pc, #16]	@ (8001ac0 <HAL_IncTick+0x24>)
 8001aae:	6013      	str	r3, [r2, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	2400000c 	.word	0x2400000c
 8001ac0:	240001ac 	.word	0x240001ac

08001ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac8:	4b03      	ldr	r3, [pc, #12]	@ (8001ad8 <HAL_GetTick+0x14>)
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	240001ac 	.word	0x240001ac

08001adc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ae4:	f7ff ffee 	bl	8001ac4 <HAL_GetTick>
 8001ae8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af4:	d005      	beq.n	8001b02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001af6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b20 <HAL_Delay+0x44>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	461a      	mov	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4413      	add	r3, r2
 8001b00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b02:	bf00      	nop
 8001b04:	f7ff ffde 	bl	8001ac4 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d8f7      	bhi.n	8001b04 <HAL_Delay+0x28>
  {
  }
}
 8001b14:	bf00      	nop
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	2400000c 	.word	0x2400000c

08001b24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <__NVIC_SetPriorityGrouping+0x40>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b40:	4013      	ands	r3, r2
 8001b42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <__NVIC_SetPriorityGrouping+0x44>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b52:	4a04      	ldr	r2, [pc, #16]	@ (8001b64 <__NVIC_SetPriorityGrouping+0x40>)
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	60d3      	str	r3, [r2, #12]
}
 8001b58:	bf00      	nop
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	e000ed00 	.word	0xe000ed00
 8001b68:	05fa0000 	.word	0x05fa0000

08001b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b70:	4b04      	ldr	r3, [pc, #16]	@ (8001b84 <__NVIC_GetPriorityGrouping+0x18>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	0a1b      	lsrs	r3, r3, #8
 8001b76:	f003 0307 	and.w	r3, r3, #7
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	e000ed00 	.word	0xe000ed00

08001b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	db0b      	blt.n	8001bb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9a:	88fb      	ldrh	r3, [r7, #6]
 8001b9c:	f003 021f 	and.w	r2, r3, #31
 8001ba0:	4907      	ldr	r1, [pc, #28]	@ (8001bc0 <__NVIC_EnableIRQ+0x38>)
 8001ba2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ba6:	095b      	lsrs	r3, r3, #5
 8001ba8:	2001      	movs	r0, #1
 8001baa:	fa00 f202 	lsl.w	r2, r0, r2
 8001bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bb2:	bf00      	nop
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000e100 	.word	0xe000e100

08001bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	6039      	str	r1, [r7, #0]
 8001bce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001bd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	db0a      	blt.n	8001bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	490c      	ldr	r1, [pc, #48]	@ (8001c10 <__NVIC_SetPriority+0x4c>)
 8001bde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001be2:	0112      	lsls	r2, r2, #4
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	440b      	add	r3, r1
 8001be8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bec:	e00a      	b.n	8001c04 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	4908      	ldr	r1, [pc, #32]	@ (8001c14 <__NVIC_SetPriority+0x50>)
 8001bf4:	88fb      	ldrh	r3, [r7, #6]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	3b04      	subs	r3, #4
 8001bfc:	0112      	lsls	r2, r2, #4
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	440b      	add	r3, r1
 8001c02:	761a      	strb	r2, [r3, #24]
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	e000e100 	.word	0xe000e100
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b089      	sub	sp, #36	@ 0x24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f003 0307 	and.w	r3, r3, #7
 8001c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f1c3 0307 	rsb	r3, r3, #7
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	bf28      	it	cs
 8001c36:	2304      	movcs	r3, #4
 8001c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	2b06      	cmp	r3, #6
 8001c40:	d902      	bls.n	8001c48 <NVIC_EncodePriority+0x30>
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	3b03      	subs	r3, #3
 8001c46:	e000      	b.n	8001c4a <NVIC_EncodePriority+0x32>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43da      	mvns	r2, r3
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	401a      	ands	r2, r3
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c60:	f04f 31ff 	mov.w	r1, #4294967295
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6a:	43d9      	mvns	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	4313      	orrs	r3, r2
         );
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3724      	adds	r7, #36	@ 0x24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
	...

08001c80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c90:	d301      	bcc.n	8001c96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c92:	2301      	movs	r3, #1
 8001c94:	e00f      	b.n	8001cb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c96:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc0 <SysTick_Config+0x40>)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c9e:	210f      	movs	r1, #15
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f7ff ff8e 	bl	8001bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca8:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <SysTick_Config+0x40>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cae:	4b04      	ldr	r3, [pc, #16]	@ (8001cc0 <SysTick_Config+0x40>)
 8001cb0:	2207      	movs	r2, #7
 8001cb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	e000e010 	.word	0xe000e010

08001cc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff ff29 	bl	8001b24 <__NVIC_SetPriorityGrouping>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b086      	sub	sp, #24
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
 8001ce6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ce8:	f7ff ff40 	bl	8001b6c <__NVIC_GetPriorityGrouping>
 8001cec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68b9      	ldr	r1, [r7, #8]
 8001cf2:	6978      	ldr	r0, [r7, #20]
 8001cf4:	f7ff ff90 	bl	8001c18 <NVIC_EncodePriority>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff5f 	bl	8001bc4 <__NVIC_SetPriority>
}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	4603      	mov	r3, r0
 8001d16:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff33 	bl	8001b88 <__NVIC_EnableIRQ>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff ffa4 	bl	8001c80 <SysTick_Config>
 8001d38:	4603      	mov	r3, r0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001d48:	f3bf 8f5f 	dmb	sy
}
 8001d4c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001d4e:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <HAL_MPU_Disable+0x28>)
 8001d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d52:	4a06      	ldr	r2, [pc, #24]	@ (8001d6c <HAL_MPU_Disable+0x28>)
 8001d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d58:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001d5a:	4b05      	ldr	r3, [pc, #20]	@ (8001d70 <HAL_MPU_Disable+0x2c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	605a      	str	r2, [r3, #4]
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00
 8001d70:	e000ed90 	.word	0xe000ed90

08001d74 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8001dac <HAL_MPU_Enable+0x38>)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001d86:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <HAL_MPU_Enable+0x3c>)
 8001d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8a:	4a09      	ldr	r2, [pc, #36]	@ (8001db0 <HAL_MPU_Enable+0x3c>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d90:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d92:	f3bf 8f4f 	dsb	sy
}
 8001d96:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d98:	f3bf 8f6f 	isb	sy
}
 8001d9c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	e000ed90 	.word	0xe000ed90
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	785a      	ldrb	r2, [r3, #1]
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e30 <HAL_MPU_ConfigRegion+0x7c>)
 8001dc2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e30 <HAL_MPU_ConfigRegion+0x7c>)
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	4a19      	ldr	r2, [pc, #100]	@ (8001e30 <HAL_MPU_ConfigRegion+0x7c>)
 8001dca:	f023 0301 	bic.w	r3, r3, #1
 8001dce:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001dd0:	4a17      	ldr	r2, [pc, #92]	@ (8001e30 <HAL_MPU_ConfigRegion+0x7c>)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	7b1b      	ldrb	r3, [r3, #12]
 8001ddc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7adb      	ldrb	r3, [r3, #11]
 8001de2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001de4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	7a9b      	ldrb	r3, [r3, #10]
 8001dea:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001dec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	7b5b      	ldrb	r3, [r3, #13]
 8001df2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001df4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	7b9b      	ldrb	r3, [r3, #14]
 8001dfa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001dfc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	7bdb      	ldrb	r3, [r3, #15]
 8001e02:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001e04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	7a5b      	ldrb	r3, [r3, #9]
 8001e0a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001e0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	7a1b      	ldrb	r3, [r3, #8]
 8001e12:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001e14:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	7812      	ldrb	r2, [r2, #0]
 8001e1a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e1c:	4a04      	ldr	r2, [pc, #16]	@ (8001e30 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001e1e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e20:	6113      	str	r3, [r2, #16]
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000ed90 	.word	0xe000ed90

08001e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	@ 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001e42:	4b86      	ldr	r3, [pc, #536]	@ (800205c <HAL_GPIO_Init+0x228>)
 8001e44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e46:	e18c      	b.n	8002162 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	fa01 f303 	lsl.w	r3, r1, r3
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 817e 	beq.w	800215c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d005      	beq.n	8001e78 <HAL_GPIO_Init+0x44>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0303 	and.w	r3, r3, #3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d130      	bne.n	8001eda <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eae:	2201      	movs	r2, #1
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	f003 0201 	and.w	r2, r3, #1
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d017      	beq.n	8001f16 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	43db      	mvns	r3, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4013      	ands	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f003 0303 	and.w	r3, r3, #3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d123      	bne.n	8001f6a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	08da      	lsrs	r2, r3, #3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3208      	adds	r2, #8
 8001f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	220f      	movs	r2, #15
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	691a      	ldr	r2, [r3, #16]
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	08da      	lsrs	r2, r3, #3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3208      	adds	r2, #8
 8001f64:	69b9      	ldr	r1, [r7, #24]
 8001f66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	2203      	movs	r2, #3
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0203 	and.w	r2, r3, #3
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f000 80d8 	beq.w	800215c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fac:	4b2c      	ldr	r3, [pc, #176]	@ (8002060 <HAL_GPIO_Init+0x22c>)
 8001fae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fb2:	4a2b      	ldr	r2, [pc, #172]	@ (8002060 <HAL_GPIO_Init+0x22c>)
 8001fb4:	f043 0302 	orr.w	r3, r3, #2
 8001fb8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001fbc:	4b28      	ldr	r3, [pc, #160]	@ (8002060 <HAL_GPIO_Init+0x22c>)
 8001fbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fca:	4a26      	ldr	r2, [pc, #152]	@ (8002064 <HAL_GPIO_Init+0x230>)
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	089b      	lsrs	r3, r3, #2
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	f003 0303 	and.w	r3, r3, #3
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	220f      	movs	r2, #15
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8002068 <HAL_GPIO_Init+0x234>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d04a      	beq.n	800208c <HAL_GPIO_Init+0x258>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800206c <HAL_GPIO_Init+0x238>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d02b      	beq.n	8002056 <HAL_GPIO_Init+0x222>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a1b      	ldr	r2, [pc, #108]	@ (8002070 <HAL_GPIO_Init+0x23c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d025      	beq.n	8002052 <HAL_GPIO_Init+0x21e>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a1a      	ldr	r2, [pc, #104]	@ (8002074 <HAL_GPIO_Init+0x240>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d01f      	beq.n	800204e <HAL_GPIO_Init+0x21a>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a19      	ldr	r2, [pc, #100]	@ (8002078 <HAL_GPIO_Init+0x244>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d019      	beq.n	800204a <HAL_GPIO_Init+0x216>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a18      	ldr	r2, [pc, #96]	@ (800207c <HAL_GPIO_Init+0x248>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d013      	beq.n	8002046 <HAL_GPIO_Init+0x212>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a17      	ldr	r2, [pc, #92]	@ (8002080 <HAL_GPIO_Init+0x24c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d00d      	beq.n	8002042 <HAL_GPIO_Init+0x20e>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a16      	ldr	r2, [pc, #88]	@ (8002084 <HAL_GPIO_Init+0x250>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d007      	beq.n	800203e <HAL_GPIO_Init+0x20a>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a15      	ldr	r2, [pc, #84]	@ (8002088 <HAL_GPIO_Init+0x254>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d101      	bne.n	800203a <HAL_GPIO_Init+0x206>
 8002036:	2309      	movs	r3, #9
 8002038:	e029      	b.n	800208e <HAL_GPIO_Init+0x25a>
 800203a:	230a      	movs	r3, #10
 800203c:	e027      	b.n	800208e <HAL_GPIO_Init+0x25a>
 800203e:	2307      	movs	r3, #7
 8002040:	e025      	b.n	800208e <HAL_GPIO_Init+0x25a>
 8002042:	2306      	movs	r3, #6
 8002044:	e023      	b.n	800208e <HAL_GPIO_Init+0x25a>
 8002046:	2305      	movs	r3, #5
 8002048:	e021      	b.n	800208e <HAL_GPIO_Init+0x25a>
 800204a:	2304      	movs	r3, #4
 800204c:	e01f      	b.n	800208e <HAL_GPIO_Init+0x25a>
 800204e:	2303      	movs	r3, #3
 8002050:	e01d      	b.n	800208e <HAL_GPIO_Init+0x25a>
 8002052:	2302      	movs	r3, #2
 8002054:	e01b      	b.n	800208e <HAL_GPIO_Init+0x25a>
 8002056:	2301      	movs	r3, #1
 8002058:	e019      	b.n	800208e <HAL_GPIO_Init+0x25a>
 800205a:	bf00      	nop
 800205c:	58000080 	.word	0x58000080
 8002060:	58024400 	.word	0x58024400
 8002064:	58000400 	.word	0x58000400
 8002068:	58020000 	.word	0x58020000
 800206c:	58020400 	.word	0x58020400
 8002070:	58020800 	.word	0x58020800
 8002074:	58020c00 	.word	0x58020c00
 8002078:	58021000 	.word	0x58021000
 800207c:	58021400 	.word	0x58021400
 8002080:	58021800 	.word	0x58021800
 8002084:	58021c00 	.word	0x58021c00
 8002088:	58022400 	.word	0x58022400
 800208c:	2300      	movs	r3, #0
 800208e:	69fa      	ldr	r2, [r7, #28]
 8002090:	f002 0203 	and.w	r2, r2, #3
 8002094:	0092      	lsls	r2, r2, #2
 8002096:	4093      	lsls	r3, r2
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800209e:	4938      	ldr	r1, [pc, #224]	@ (8002180 <HAL_GPIO_Init+0x34c>)
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	089b      	lsrs	r3, r3, #2
 80020a4:	3302      	adds	r3, #2
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	43db      	mvns	r3, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4013      	ands	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80020d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80020da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	4013      	ands	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002100:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	43db      	mvns	r3, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4013      	ands	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d003      	beq.n	800212c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	43db      	mvns	r3, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4013      	ands	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	3301      	adds	r3, #1
 8002160:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	fa22 f303 	lsr.w	r3, r2, r3
 800216c:	2b00      	cmp	r3, #0
 800216e:	f47f ae6b 	bne.w	8001e48 <HAL_GPIO_Init+0x14>
  }
}
 8002172:	bf00      	nop
 8002174:	bf00      	nop
 8002176:	3724      	adds	r7, #36	@ 0x24
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	58000400 	.word	0x58000400

08002184 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	887b      	ldrh	r3, [r7, #2]
 8002196:	4013      	ands	r3, r2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d002      	beq.n	80021a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800219c:	2301      	movs	r3, #1
 800219e:	73fb      	strb	r3, [r7, #15]
 80021a0:	e001      	b.n	80021a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021a2:	2300      	movs	r3, #0
 80021a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	807b      	strh	r3, [r7, #2]
 80021c0:	4613      	mov	r3, r2
 80021c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021c4:	787b      	ldrb	r3, [r7, #1]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ca:	887a      	ldrh	r2, [r7, #2]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80021d0:	e003      	b.n	80021da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80021d2:	887b      	ldrh	r3, [r7, #2]
 80021d4:	041a      	lsls	r2, r3, #16
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	619a      	str	r2, [r3, #24]
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	4603      	mov	r3, r0
 80021ee:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80021f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021f4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	4013      	ands	r3, r2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d008      	beq.n	8002212 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002200:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002204:	88fb      	ldrh	r3, [r7, #6]
 8002206:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800220a:	88fb      	ldrh	r3, [r7, #6]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff f9f5 	bl	80015fc <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af02      	add	r7, sp, #8
 8002220:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d101      	bne.n	800222c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e0fe      	b.n	800242a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	d106      	bne.n	8002246 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f007 ff51 	bl	800a0e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2203      	movs	r2, #3
 800224a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f004 fb77 	bl	8006946 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6818      	ldr	r0, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	7c1a      	ldrb	r2, [r3, #16]
 8002260:	f88d 2000 	strb.w	r2, [sp]
 8002264:	3304      	adds	r3, #4
 8002266:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002268:	f004 fa48 	bl	80066fc <USB_CoreInit>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d005      	beq.n	800227e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2202      	movs	r2, #2
 8002276:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e0d5      	b.n	800242a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2100      	movs	r1, #0
 8002284:	4618      	mov	r0, r3
 8002286:	f004 fb6f 	bl	8006968 <USB_SetCurrentMode>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2202      	movs	r2, #2
 8002294:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e0c6      	b.n	800242a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800229c:	2300      	movs	r3, #0
 800229e:	73fb      	strb	r3, [r7, #15]
 80022a0:	e04a      	b.n	8002338 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4413      	add	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	3315      	adds	r3, #21
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022b6:	7bfa      	ldrb	r2, [r7, #15]
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	4613      	mov	r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	4413      	add	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	440b      	add	r3, r1
 80022c4:	3314      	adds	r3, #20
 80022c6:	7bfa      	ldrb	r2, [r7, #15]
 80022c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022ca:	7bfa      	ldrb	r2, [r7, #15]
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	b298      	uxth	r0, r3
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	4413      	add	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	440b      	add	r3, r1
 80022dc:	332e      	adds	r3, #46	@ 0x2e
 80022de:	4602      	mov	r2, r0
 80022e0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022e2:	7bfa      	ldrb	r2, [r7, #15]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	4413      	add	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	3318      	adds	r3, #24
 80022f2:	2200      	movs	r2, #0
 80022f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	331c      	adds	r3, #28
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800230a:	7bfa      	ldrb	r2, [r7, #15]
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	4413      	add	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	440b      	add	r3, r1
 8002318:	3320      	adds	r3, #32
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800231e:	7bfa      	ldrb	r2, [r7, #15]
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4413      	add	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	3324      	adds	r3, #36	@ 0x24
 800232e:	2200      	movs	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	3301      	adds	r3, #1
 8002336:	73fb      	strb	r3, [r7, #15]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	791b      	ldrb	r3, [r3, #4]
 800233c:	7bfa      	ldrb	r2, [r7, #15]
 800233e:	429a      	cmp	r2, r3
 8002340:	d3af      	bcc.n	80022a2 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002342:	2300      	movs	r3, #0
 8002344:	73fb      	strb	r3, [r7, #15]
 8002346:	e044      	b.n	80023d2 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002348:	7bfa      	ldrb	r2, [r7, #15]
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	4613      	mov	r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800235e:	7bfa      	ldrb	r2, [r7, #15]
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	4613      	mov	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4413      	add	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	440b      	add	r3, r1
 800236c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002370:	7bfa      	ldrb	r2, [r7, #15]
 8002372:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002374:	7bfa      	ldrb	r2, [r7, #15]
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4413      	add	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002386:	2200      	movs	r2, #0
 8002388:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800238a:	7bfa      	ldrb	r2, [r7, #15]
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	00db      	lsls	r3, r3, #3
 8002392:	4413      	add	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4413      	add	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	440b      	add	r3, r1
 80023ae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023b6:	7bfa      	ldrb	r2, [r7, #15]
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	4613      	mov	r3, r2
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	4413      	add	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	440b      	add	r3, r1
 80023c4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	3301      	adds	r3, #1
 80023d0:	73fb      	strb	r3, [r7, #15]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	791b      	ldrb	r3, [r3, #4]
 80023d6:	7bfa      	ldrb	r2, [r7, #15]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d3b5      	bcc.n	8002348 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	7c1a      	ldrb	r2, [r3, #16]
 80023e4:	f88d 2000 	strb.w	r2, [sp]
 80023e8:	3304      	adds	r3, #4
 80023ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023ec:	f004 fb08 	bl	8006a00 <USB_DevInit>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d005      	beq.n	8002402 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2202      	movs	r2, #2
 80023fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e013      	b.n	800242a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	7b1b      	ldrb	r3, [r3, #12]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d102      	bne.n	800241e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f001 f96f 	bl	80036fc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f005 fb4b 	bl	8007abe <USB_DevDisconnect>

  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b084      	sub	sp, #16
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002446:	2b01      	cmp	r3, #1
 8002448:	d101      	bne.n	800244e <HAL_PCD_Start+0x1c>
 800244a:	2302      	movs	r3, #2
 800244c:	e022      	b.n	8002494 <HAL_PCD_Start+0x62>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800245e:	2b00      	cmp	r3, #0
 8002460:	d009      	beq.n	8002476 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002466:	2b01      	cmp	r3, #1
 8002468:	d105      	bne.n	8002476 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800246e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f004 fa52 	bl	8006924 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f005 faf9 	bl	8007a7c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800249c:	b590      	push	{r4, r7, lr}
 800249e:	b08d      	sub	sp, #52	@ 0x34
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f005 fbb7 	bl	8007c26 <USB_GetMode>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f040 84b9 	bne.w	8002e32 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f005 fb1b 	bl	8007b00 <USB_ReadInterrupts>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 84af 	beq.w	8002e30 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	0a1b      	lsrs	r3, r3, #8
 80024dc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f005 fb08 	bl	8007b00 <USB_ReadInterrupts>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d107      	bne.n	800250a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695a      	ldr	r2, [r3, #20]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f002 0202 	and.w	r2, r2, #2
 8002508:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f005 faf6 	bl	8007b00 <USB_ReadInterrupts>
 8002514:	4603      	mov	r3, r0
 8002516:	f003 0310 	and.w	r3, r3, #16
 800251a:	2b10      	cmp	r3, #16
 800251c:	d161      	bne.n	80025e2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699a      	ldr	r2, [r3, #24]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0210 	bic.w	r2, r2, #16
 800252c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800252e:	6a3b      	ldr	r3, [r7, #32]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	f003 020f 	and.w	r2, r3, #15
 800253a:	4613      	mov	r3, r2
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	4413      	add	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	3304      	adds	r3, #4
 800254c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002554:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002558:	d124      	bne.n	80025a4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002560:	4013      	ands	r3, r2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d035      	beq.n	80025d2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002570:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002574:	b29b      	uxth	r3, r3
 8002576:	461a      	mov	r2, r3
 8002578:	6a38      	ldr	r0, [r7, #32]
 800257a:	f005 f92d 	bl	80077d8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	091b      	lsrs	r3, r3, #4
 8002586:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800258a:	441a      	add	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	695a      	ldr	r2, [r3, #20]
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	091b      	lsrs	r3, r3, #4
 8002598:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800259c:	441a      	add	r2, r3
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	615a      	str	r2, [r3, #20]
 80025a2:	e016      	b.n	80025d2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80025aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80025ae:	d110      	bne.n	80025d2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025b6:	2208      	movs	r2, #8
 80025b8:	4619      	mov	r1, r3
 80025ba:	6a38      	ldr	r0, [r7, #32]
 80025bc:	f005 f90c 	bl	80077d8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	695a      	ldr	r2, [r3, #20]
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	091b      	lsrs	r3, r3, #4
 80025c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025cc:	441a      	add	r2, r3
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699a      	ldr	r2, [r3, #24]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f042 0210 	orr.w	r2, r2, #16
 80025e0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f005 fa8a 	bl	8007b00 <USB_ReadInterrupts>
 80025ec:	4603      	mov	r3, r0
 80025ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025f2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80025f6:	f040 80a7 	bne.w	8002748 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f005 fa8f 	bl	8007b26 <USB_ReadDevAllOutEpInterrupt>
 8002608:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800260a:	e099      	b.n	8002740 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800260c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	f000 808e 	beq.w	8002734 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f005 fab3 	bl	8007b8e <USB_ReadDevOutEPInterrupt>
 8002628:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b00      	cmp	r3, #0
 8002632:	d00c      	beq.n	800264e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002636:	015a      	lsls	r2, r3, #5
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	4413      	add	r3, r2
 800263c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002640:	461a      	mov	r2, r3
 8002642:	2301      	movs	r3, #1
 8002644:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002646:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 fed1 	bl	80033f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00c      	beq.n	8002672 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	4413      	add	r3, r2
 8002660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002664:	461a      	mov	r2, r3
 8002666:	2308      	movs	r3, #8
 8002668:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800266a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 ffa7 	bl	80035c0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	f003 0310 	and.w	r3, r3, #16
 8002678:	2b00      	cmp	r3, #0
 800267a:	d008      	beq.n	800268e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800267c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267e:	015a      	lsls	r2, r3, #5
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	4413      	add	r3, r2
 8002684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002688:	461a      	mov	r2, r3
 800268a:	2310      	movs	r3, #16
 800268c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d030      	beq.n	80026fa <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026a0:	2b80      	cmp	r3, #128	@ 0x80
 80026a2:	d109      	bne.n	80026b8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	69fa      	ldr	r2, [r7, #28]
 80026ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026b6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80026b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ba:	4613      	mov	r3, r2
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	4413      	add	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	4413      	add	r3, r2
 80026ca:	3304      	adds	r3, #4
 80026cc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	78db      	ldrb	r3, [r3, #3]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d108      	bne.n	80026e8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	2200      	movs	r2, #0
 80026da:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	4619      	mov	r1, r3
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f007 fdf8 	bl	800a2d8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80026e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ea:	015a      	lsls	r2, r3, #5
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	4413      	add	r3, r2
 80026f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026f4:	461a      	mov	r2, r3
 80026f6:	2302      	movs	r3, #2
 80026f8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	f003 0320 	and.w	r3, r3, #32
 8002700:	2b00      	cmp	r3, #0
 8002702:	d008      	beq.n	8002716 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002706:	015a      	lsls	r2, r3, #5
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	4413      	add	r3, r2
 800270c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002710:	461a      	mov	r2, r3
 8002712:	2320      	movs	r3, #32
 8002714:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d009      	beq.n	8002734 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	015a      	lsls	r2, r3, #5
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	4413      	add	r3, r2
 8002728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800272c:	461a      	mov	r2, r3
 800272e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002732:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	3301      	adds	r3, #1
 8002738:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800273a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273c:	085b      	lsrs	r3, r3, #1
 800273e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002742:	2b00      	cmp	r3, #0
 8002744:	f47f af62 	bne.w	800260c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f005 f9d7 	bl	8007b00 <USB_ReadInterrupts>
 8002752:	4603      	mov	r3, r0
 8002754:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002758:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800275c:	f040 80db 	bne.w	8002916 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4618      	mov	r0, r3
 8002766:	f005 f9f8 	bl	8007b5a <USB_ReadDevAllInEpInterrupt>
 800276a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800276c:	2300      	movs	r3, #0
 800276e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002770:	e0cd      	b.n	800290e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 80c2 	beq.w	8002902 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	4611      	mov	r1, r2
 8002788:	4618      	mov	r0, r3
 800278a:	f005 fa1e 	bl	8007bca <USB_ReadDevInEPInterrupt>
 800278e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	d057      	beq.n	800284a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	f003 030f 	and.w	r3, r3, #15
 80027a0:	2201      	movs	r2, #1
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69f9      	ldr	r1, [r7, #28]
 80027b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80027ba:	4013      	ands	r3, r2
 80027bc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80027be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c0:	015a      	lsls	r2, r3, #5
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	4413      	add	r3, r2
 80027c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027ca:	461a      	mov	r2, r3
 80027cc:	2301      	movs	r3, #1
 80027ce:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	799b      	ldrb	r3, [r3, #6]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d132      	bne.n	800283e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80027d8:	6879      	ldr	r1, [r7, #4]
 80027da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027dc:	4613      	mov	r3, r2
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	3320      	adds	r3, #32
 80027e8:	6819      	ldr	r1, [r3, #0]
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ee:	4613      	mov	r3, r2
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	4413      	add	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4403      	add	r3, r0
 80027f8:	331c      	adds	r3, #28
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4419      	add	r1, r3
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002802:	4613      	mov	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4413      	add	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4403      	add	r3, r0
 800280c:	3320      	adds	r3, #32
 800280e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002812:	2b00      	cmp	r3, #0
 8002814:	d113      	bne.n	800283e <HAL_PCD_IRQHandler+0x3a2>
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800281a:	4613      	mov	r3, r2
 800281c:	00db      	lsls	r3, r3, #3
 800281e:	4413      	add	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	440b      	add	r3, r1
 8002824:	3324      	adds	r3, #36	@ 0x24
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d108      	bne.n	800283e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6818      	ldr	r0, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002836:	461a      	mov	r2, r3
 8002838:	2101      	movs	r1, #1
 800283a:	f005 fa27 	bl	8007c8c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002840:	b2db      	uxtb	r3, r3
 8002842:	4619      	mov	r1, r3
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f007 fcc2 	bl	800a1ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d008      	beq.n	8002866 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002856:	015a      	lsls	r2, r3, #5
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	4413      	add	r3, r2
 800285c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002860:	461a      	mov	r2, r3
 8002862:	2308      	movs	r3, #8
 8002864:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	f003 0310 	and.w	r3, r3, #16
 800286c:	2b00      	cmp	r3, #0
 800286e:	d008      	beq.n	8002882 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	015a      	lsls	r2, r3, #5
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	4413      	add	r3, r2
 8002878:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800287c:	461a      	mov	r2, r3
 800287e:	2310      	movs	r3, #16
 8002880:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002888:	2b00      	cmp	r3, #0
 800288a:	d008      	beq.n	800289e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800288c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	4413      	add	r3, r2
 8002894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002898:	461a      	mov	r2, r3
 800289a:	2340      	movs	r3, #64	@ 0x40
 800289c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	f003 0302 	and.w	r3, r3, #2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d023      	beq.n	80028f0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80028a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028aa:	6a38      	ldr	r0, [r7, #32]
 80028ac:	f004 fa06 	bl	8006cbc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80028b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b2:	4613      	mov	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	4413      	add	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	3310      	adds	r3, #16
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	4413      	add	r3, r2
 80028c0:	3304      	adds	r3, #4
 80028c2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	78db      	ldrb	r3, [r3, #3]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d108      	bne.n	80028de <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	2200      	movs	r2, #0
 80028d0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	4619      	mov	r1, r3
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f007 fd0f 	bl	800a2fc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	015a      	lsls	r2, r3, #5
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	4413      	add	r3, r2
 80028e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028ea:	461a      	mov	r2, r3
 80028ec:	2302      	movs	r3, #2
 80028ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80028fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f000 fcea 	bl	80032d6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	3301      	adds	r3, #1
 8002906:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800290a:	085b      	lsrs	r3, r3, #1
 800290c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800290e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002910:	2b00      	cmp	r3, #0
 8002912:	f47f af2e 	bne.w	8002772 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f005 f8f0 	bl	8007b00 <USB_ReadInterrupts>
 8002920:	4603      	mov	r3, r0
 8002922:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002926:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800292a:	d122      	bne.n	8002972 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	69fa      	ldr	r2, [r7, #28]
 8002936:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002946:	2b01      	cmp	r3, #1
 8002948:	d108      	bne.n	800295c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002952:	2100      	movs	r1, #0
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 fef5 	bl	8003744 <HAL_PCDEx_LPM_Callback>
 800295a:	e002      	b.n	8002962 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f007 fcad 	bl	800a2bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	695a      	ldr	r2, [r3, #20]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002970:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f005 f8c2 	bl	8007b00 <USB_ReadInterrupts>
 800297c:	4603      	mov	r3, r0
 800297e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002982:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002986:	d112      	bne.n	80029ae <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b01      	cmp	r3, #1
 8002996:	d102      	bne.n	800299e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f007 fc69 	bl	800a270 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	695a      	ldr	r2, [r3, #20]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80029ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f005 f8a4 	bl	8007b00 <USB_ReadInterrupts>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80029be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029c2:	d121      	bne.n	8002a08 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	695a      	ldr	r2, [r3, #20]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80029d2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d111      	bne.n	8002a02 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	089b      	lsrs	r3, r3, #2
 80029ee:	f003 020f 	and.w	r2, r3, #15
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80029f8:	2101      	movs	r1, #1
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 fea2 	bl	8003744 <HAL_PCDEx_LPM_Callback>
 8002a00:	e002      	b.n	8002a08 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f007 fc34 	bl	800a270 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f005 f877 	bl	8007b00 <USB_ReadInterrupts>
 8002a12:	4603      	mov	r3, r0
 8002a14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a1c:	f040 80b7 	bne.w	8002b8e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	69fa      	ldr	r2, [r7, #28]
 8002a2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a2e:	f023 0301 	bic.w	r3, r3, #1
 8002a32:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2110      	movs	r1, #16
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f004 f93e 	bl	8006cbc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a44:	e046      	b.n	8002ad4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a48:	015a      	lsls	r2, r3, #5
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a52:	461a      	mov	r2, r3
 8002a54:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a58:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a5c:	015a      	lsls	r2, r3, #5
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	4413      	add	r3, r2
 8002a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a6a:	0151      	lsls	r1, r2, #5
 8002a6c:	69fa      	ldr	r2, [r7, #28]
 8002a6e:	440a      	add	r2, r1
 8002a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002a74:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a78:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a7c:	015a      	lsls	r2, r3, #5
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	4413      	add	r3, r2
 8002a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a86:	461a      	mov	r2, r3
 8002a88:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a8c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a90:	015a      	lsls	r2, r3, #5
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	4413      	add	r3, r2
 8002a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a9e:	0151      	lsls	r1, r2, #5
 8002aa0:	69fa      	ldr	r2, [r7, #28]
 8002aa2:	440a      	add	r2, r1
 8002aa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002aa8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002aac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ab0:	015a      	lsls	r2, r3, #5
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002abe:	0151      	lsls	r1, r2, #5
 8002ac0:	69fa      	ldr	r2, [r7, #28]
 8002ac2:	440a      	add	r2, r1
 8002ac4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002ac8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002acc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	791b      	ldrb	r3, [r3, #4]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d3b2      	bcc.n	8002a46 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ae6:	69db      	ldr	r3, [r3, #28]
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002aee:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002af2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	7bdb      	ldrb	r3, [r3, #15]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d016      	beq.n	8002b2a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b06:	69fa      	ldr	r2, [r7, #28]
 8002b08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b0c:	f043 030b 	orr.w	r3, r3, #11
 8002b10:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b22:	f043 030b 	orr.w	r3, r3, #11
 8002b26:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b28:	e015      	b.n	8002b56 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b30:	695a      	ldr	r2, [r3, #20]
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b50:	f043 030b 	orr.w	r3, r3, #11
 8002b54:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	69fa      	ldr	r2, [r7, #28]
 8002b60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b64:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002b68:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6818      	ldr	r0, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f005 f887 	bl	8007c8c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695a      	ldr	r2, [r3, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002b8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f004 ffb4 	bl	8007b00 <USB_ReadInterrupts>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ba2:	d123      	bne.n	8002bec <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f005 f84b 	bl	8007c44 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f004 f8fb 	bl	8006dae <USB_GetDevSpeed>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	461a      	mov	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681c      	ldr	r4, [r3, #0]
 8002bc4:	f001 fd1e 	bl	8004604 <HAL_RCC_GetHCLKFreq>
 8002bc8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002bce:	461a      	mov	r2, r3
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	f003 fe05 	bl	80067e0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f007 fb21 	bl	800a21e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695a      	ldr	r2, [r3, #20]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002bea:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f004 ff85 	bl	8007b00 <USB_ReadInterrupts>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	f003 0308 	and.w	r3, r3, #8
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d10a      	bne.n	8002c16 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f007 fafe 	bl	800a202 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f002 0208 	and.w	r2, r2, #8
 8002c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f004 ff70 	bl	8007b00 <USB_ReadInterrupts>
 8002c20:	4603      	mov	r3, r0
 8002c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c26:	2b80      	cmp	r3, #128	@ 0x80
 8002c28:	d123      	bne.n	8002c72 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c36:	2301      	movs	r3, #1
 8002c38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c3a:	e014      	b.n	8002c66 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002c3c:	6879      	ldr	r1, [r7, #4]
 8002c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c40:	4613      	mov	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	4413      	add	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d105      	bne.n	8002c60 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	4619      	mov	r1, r3
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 fb0a 	bl	8003274 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	3301      	adds	r3, #1
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	791b      	ldrb	r3, [r3, #4]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d3e4      	bcc.n	8002c3c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f004 ff42 	bl	8007b00 <USB_ReadInterrupts>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c86:	d13c      	bne.n	8002d02 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c88:	2301      	movs	r3, #1
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8c:	e02b      	b.n	8002ce6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	015a      	lsls	r2, r3, #5
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	4413      	add	r3, r2
 8002c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	4413      	add	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	440b      	add	r3, r1
 8002cac:	3318      	adds	r3, #24
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d115      	bne.n	8002ce0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002cb4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	da12      	bge.n	8002ce0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002cba:	6879      	ldr	r1, [r7, #4]
 8002cbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	3317      	adds	r3, #23
 8002cca:	2201      	movs	r2, #1
 8002ccc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	4619      	mov	r1, r3
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 faca 	bl	8003274 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	791b      	ldrb	r3, [r3, #4]
 8002cea:	461a      	mov	r2, r3
 8002cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d3cd      	bcc.n	8002c8e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002d00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f004 fefa 	bl	8007b00 <USB_ReadInterrupts>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d16:	d156      	bne.n	8002dc6 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d18:	2301      	movs	r3, #1
 8002d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d1c:	e045      	b.n	8002daa <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	015a      	lsls	r2, r3, #5
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	4413      	add	r3, r2
 8002d26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d32:	4613      	mov	r3, r2
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	4413      	add	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d12e      	bne.n	8002da4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d46:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	da2b      	bge.n	8002da4 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	0c1a      	lsrs	r2, r3, #16
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002d56:	4053      	eors	r3, r2
 8002d58:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d121      	bne.n	8002da4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d64:	4613      	mov	r3, r2
 8002d66:	00db      	lsls	r3, r3, #3
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	440b      	add	r3, r1
 8002d6e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002d76:	6a3b      	ldr	r3, [r7, #32]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002d82:	6a3b      	ldr	r3, [r7, #32]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d9c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002da0:	6053      	str	r3, [r2, #4]
            break;
 8002da2:	e008      	b.n	8002db6 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da6:	3301      	adds	r3, #1
 8002da8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	791b      	ldrb	r3, [r3, #4]
 8002dae:	461a      	mov	r2, r3
 8002db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d3b3      	bcc.n	8002d1e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	695a      	ldr	r2, [r3, #20]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002dc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f004 fe98 	bl	8007b00 <USB_ReadInterrupts>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dda:	d10a      	bne.n	8002df2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f007 fa9f 	bl	800a320 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	695a      	ldr	r2, [r3, #20]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002df0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f004 fe82 	bl	8007b00 <USB_ReadInterrupts>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d115      	bne.n	8002e32 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d002      	beq.n	8002e1e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f007 fa8f 	bl	800a33c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6859      	ldr	r1, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	e000      	b.n	8002e32 <HAL_PCD_IRQHandler+0x996>
      return;
 8002e30:	bf00      	nop
    }
  }
}
 8002e32:	3734      	adds	r7, #52	@ 0x34
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd90      	pop	{r4, r7, pc}

08002e38 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	460b      	mov	r3, r1
 8002e42:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d101      	bne.n	8002e52 <HAL_PCD_SetAddress+0x1a>
 8002e4e:	2302      	movs	r3, #2
 8002e50:	e012      	b.n	8002e78 <HAL_PCD_SetAddress+0x40>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	78fa      	ldrb	r2, [r7, #3]
 8002e5e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	4611      	mov	r1, r2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f004 fde1 	bl	8007a30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	4608      	mov	r0, r1
 8002e8a:	4611      	mov	r1, r2
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	4603      	mov	r3, r0
 8002e90:	70fb      	strb	r3, [r7, #3]
 8002e92:	460b      	mov	r3, r1
 8002e94:	803b      	strh	r3, [r7, #0]
 8002e96:	4613      	mov	r3, r2
 8002e98:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	da0f      	bge.n	8002ec6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	f003 020f 	and.w	r2, r3, #15
 8002eac:	4613      	mov	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	3310      	adds	r3, #16
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	3304      	adds	r3, #4
 8002ebc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	705a      	strb	r2, [r3, #1]
 8002ec4:	e00f      	b.n	8002ee6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ec6:	78fb      	ldrb	r3, [r7, #3]
 8002ec8:	f003 020f 	and.w	r2, r3, #15
 8002ecc:	4613      	mov	r3, r2
 8002ece:	00db      	lsls	r3, r3, #3
 8002ed0:	4413      	add	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	4413      	add	r3, r2
 8002edc:	3304      	adds	r3, #4
 8002ede:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002ef2:	883b      	ldrh	r3, [r7, #0]
 8002ef4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	78ba      	ldrb	r2, [r7, #2]
 8002f00:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	785b      	ldrb	r3, [r3, #1]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d004      	beq.n	8002f14 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f14:	78bb      	ldrb	r3, [r7, #2]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d102      	bne.n	8002f20 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_PCD_EP_Open+0xae>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e00e      	b.n	8002f4c <HAL_PCD_EP_Open+0xcc>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68f9      	ldr	r1, [r7, #12]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f003 ff5b 	bl	8006df8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002f4a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	da0f      	bge.n	8002f88 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f68:	78fb      	ldrb	r3, [r7, #3]
 8002f6a:	f003 020f 	and.w	r2, r3, #15
 8002f6e:	4613      	mov	r3, r2
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	4413      	add	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	3310      	adds	r3, #16
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	705a      	strb	r2, [r3, #1]
 8002f86:	e00f      	b.n	8002fa8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f88:	78fb      	ldrb	r3, [r7, #3]
 8002f8a:	f003 020f 	and.w	r2, r3, #15
 8002f8e:	4613      	mov	r3, r2
 8002f90:	00db      	lsls	r3, r3, #3
 8002f92:	4413      	add	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_PCD_EP_Close+0x6e>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e00e      	b.n	8002fe0 <HAL_PCD_EP_Close+0x8c>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68f9      	ldr	r1, [r7, #12]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f003 ff99 	bl	8006f08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	603b      	str	r3, [r7, #0]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ff8:	7afb      	ldrb	r3, [r7, #11]
 8002ffa:	f003 020f 	and.w	r2, r3, #15
 8002ffe:	4613      	mov	r3, r2
 8003000:	00db      	lsls	r3, r3, #3
 8003002:	4413      	add	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	4413      	add	r3, r2
 800300e:	3304      	adds	r3, #4
 8003010:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	2200      	movs	r2, #0
 8003022:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2200      	movs	r2, #0
 8003028:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800302a:	7afb      	ldrb	r3, [r7, #11]
 800302c:	f003 030f 	and.w	r3, r3, #15
 8003030:	b2da      	uxtb	r2, r3
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	799b      	ldrb	r3, [r3, #6]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d102      	bne.n	8003044 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6818      	ldr	r0, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	799b      	ldrb	r3, [r3, #6]
 800304c:	461a      	mov	r2, r3
 800304e:	6979      	ldr	r1, [r7, #20]
 8003050:	f004 f836 	bl	80070c0 <USB_EPStartXfer>

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	460b      	mov	r3, r1
 8003068:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800306a:	78fb      	ldrb	r3, [r7, #3]
 800306c:	f003 020f 	and.w	r2, r3, #15
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003080:	681b      	ldr	r3, [r3, #0]
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b086      	sub	sp, #24
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	607a      	str	r2, [r7, #4]
 8003098:	603b      	str	r3, [r7, #0]
 800309a:	460b      	mov	r3, r1
 800309c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800309e:	7afb      	ldrb	r3, [r7, #11]
 80030a0:	f003 020f 	and.w	r2, r3, #15
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	3310      	adds	r3, #16
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	4413      	add	r3, r2
 80030b2:	3304      	adds	r3, #4
 80030b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	2200      	movs	r2, #0
 80030c6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	2201      	movs	r2, #1
 80030cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030ce:	7afb      	ldrb	r3, [r7, #11]
 80030d0:	f003 030f 	and.w	r3, r3, #15
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	799b      	ldrb	r3, [r3, #6]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d102      	bne.n	80030e8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6818      	ldr	r0, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	799b      	ldrb	r3, [r3, #6]
 80030f0:	461a      	mov	r2, r3
 80030f2:	6979      	ldr	r1, [r7, #20]
 80030f4:	f003 ffe4 	bl	80070c0 <USB_EPStartXfer>

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3718      	adds	r7, #24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	460b      	mov	r3, r1
 800310c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	f003 030f 	and.w	r3, r3, #15
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	7912      	ldrb	r2, [r2, #4]
 8003118:	4293      	cmp	r3, r2
 800311a:	d901      	bls.n	8003120 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e04f      	b.n	80031c0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003120:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003124:	2b00      	cmp	r3, #0
 8003126:	da0f      	bge.n	8003148 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003128:	78fb      	ldrb	r3, [r7, #3]
 800312a:	f003 020f 	and.w	r2, r3, #15
 800312e:	4613      	mov	r3, r2
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	3310      	adds	r3, #16
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	4413      	add	r3, r2
 800313c:	3304      	adds	r3, #4
 800313e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	705a      	strb	r2, [r3, #1]
 8003146:	e00d      	b.n	8003164 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	4613      	mov	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4413      	add	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	3304      	adds	r3, #4
 800315c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2201      	movs	r2, #1
 8003168:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	b2da      	uxtb	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_PCD_EP_SetStall+0x82>
 8003180:	2302      	movs	r3, #2
 8003182:	e01d      	b.n	80031c0 <HAL_PCD_EP_SetStall+0xbe>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68f9      	ldr	r1, [r7, #12]
 8003192:	4618      	mov	r0, r3
 8003194:	f004 fb78 	bl	8007888 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003198:	78fb      	ldrb	r3, [r7, #3]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d109      	bne.n	80031b6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6818      	ldr	r0, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	7999      	ldrb	r1, [r3, #6]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031b0:	461a      	mov	r2, r3
 80031b2:	f004 fd6b 	bl	8007c8c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	460b      	mov	r3, r1
 80031d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	f003 030f 	and.w	r3, r3, #15
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	7912      	ldrb	r2, [r2, #4]
 80031de:	4293      	cmp	r3, r2
 80031e0:	d901      	bls.n	80031e6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e042      	b.n	800326c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	da0f      	bge.n	800320e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	f003 020f 	and.w	r2, r3, #15
 80031f4:	4613      	mov	r3, r2
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	3310      	adds	r3, #16
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	3304      	adds	r3, #4
 8003204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2201      	movs	r2, #1
 800320a:	705a      	strb	r2, [r3, #1]
 800320c:	e00f      	b.n	800322e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800320e:	78fb      	ldrb	r3, [r7, #3]
 8003210:	f003 020f 	and.w	r2, r3, #15
 8003214:	4613      	mov	r3, r2
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4413      	add	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	4413      	add	r3, r2
 8003224:	3304      	adds	r3, #4
 8003226:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003234:	78fb      	ldrb	r3, [r7, #3]
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	b2da      	uxtb	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_PCD_EP_ClrStall+0x86>
 800324a:	2302      	movs	r3, #2
 800324c:	e00e      	b.n	800326c <HAL_PCD_EP_ClrStall+0xa4>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68f9      	ldr	r1, [r7, #12]
 800325c:	4618      	mov	r0, r3
 800325e:	f004 fb81 	bl	8007964 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003284:	2b00      	cmp	r3, #0
 8003286:	da0c      	bge.n	80032a2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003288:	78fb      	ldrb	r3, [r7, #3]
 800328a:	f003 020f 	and.w	r2, r3, #15
 800328e:	4613      	mov	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	4413      	add	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	3310      	adds	r3, #16
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	4413      	add	r3, r2
 800329c:	3304      	adds	r3, #4
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	e00c      	b.n	80032bc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032a2:	78fb      	ldrb	r3, [r7, #3]
 80032a4:	f003 020f 	and.w	r2, r3, #15
 80032a8:	4613      	mov	r3, r2
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	4413      	add	r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	4413      	add	r3, r2
 80032b8:	3304      	adds	r3, #4
 80032ba:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68f9      	ldr	r1, [r7, #12]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f004 f9a0 	bl	8007608 <USB_EPStopXfer>
 80032c8:	4603      	mov	r3, r0
 80032ca:	72fb      	strb	r3, [r7, #11]

  return ret;
 80032cc:	7afb      	ldrb	r3, [r7, #11]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b08a      	sub	sp, #40	@ 0x28
 80032da:	af02      	add	r7, sp, #8
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	4613      	mov	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	4413      	add	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	3310      	adds	r3, #16
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	4413      	add	r3, r2
 80032fa:	3304      	adds	r3, #4
 80032fc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	695a      	ldr	r2, [r3, #20]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	429a      	cmp	r2, r3
 8003308:	d901      	bls.n	800330e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e06b      	b.n	80033e6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	69fa      	ldr	r2, [r7, #28]
 8003320:	429a      	cmp	r2, r3
 8003322:	d902      	bls.n	800332a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3303      	adds	r3, #3
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003332:	e02a      	b.n	800338a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	695b      	ldr	r3, [r3, #20]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	69fa      	ldr	r2, [r7, #28]
 8003346:	429a      	cmp	r2, r3
 8003348:	d902      	bls.n	8003350 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	3303      	adds	r3, #3
 8003354:	089b      	lsrs	r3, r3, #2
 8003356:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	68d9      	ldr	r1, [r3, #12]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	b2da      	uxtb	r2, r3
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003368:	9300      	str	r3, [sp, #0]
 800336a:	4603      	mov	r3, r0
 800336c:	6978      	ldr	r0, [r7, #20]
 800336e:	f004 f9f5 	bl	800775c <USB_WritePacket>

    ep->xfer_buff  += len;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	441a      	add	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	695a      	ldr	r2, [r3, #20]
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	441a      	add	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	015a      	lsls	r2, r3, #5
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	4413      	add	r3, r2
 8003392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	429a      	cmp	r2, r3
 800339e:	d809      	bhi.n	80033b4 <PCD_WriteEmptyTxFifo+0xde>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	695a      	ldr	r2, [r3, #20]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d203      	bcs.n	80033b4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1bf      	bne.n	8003334 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d811      	bhi.n	80033e4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	2201      	movs	r2, #1
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	43db      	mvns	r3, r3
 80033da:	6939      	ldr	r1, [r7, #16]
 80033dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80033e0:	4013      	ands	r3, r2
 80033e2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3720      	adds	r7, #32
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b088      	sub	sp, #32
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	333c      	adds	r3, #60	@ 0x3c
 8003408:	3304      	adds	r3, #4
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	015a      	lsls	r2, r3, #5
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	4413      	add	r3, r2
 8003416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	799b      	ldrb	r3, [r3, #6]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d17b      	bne.n	800351e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f003 0308 	and.w	r3, r3, #8
 800342c:	2b00      	cmp	r3, #0
 800342e:	d015      	beq.n	800345c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	4a61      	ldr	r2, [pc, #388]	@ (80035b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003434:	4293      	cmp	r3, r2
 8003436:	f240 80b9 	bls.w	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 80b3 	beq.w	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	015a      	lsls	r2, r3, #5
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	4413      	add	r3, r2
 800344e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003452:	461a      	mov	r2, r3
 8003454:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003458:	6093      	str	r3, [r2, #8]
 800345a:	e0a7      	b.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	f003 0320 	and.w	r3, r3, #32
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	015a      	lsls	r2, r3, #5
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	4413      	add	r3, r2
 800346e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003472:	461a      	mov	r2, r3
 8003474:	2320      	movs	r3, #32
 8003476:	6093      	str	r3, [r2, #8]
 8003478:	e098      	b.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003480:	2b00      	cmp	r3, #0
 8003482:	f040 8093 	bne.w	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	4a4b      	ldr	r2, [pc, #300]	@ (80035b8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d90f      	bls.n	80034ae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00a      	beq.n	80034ae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	015a      	lsls	r2, r3, #5
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	4413      	add	r3, r2
 80034a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034a4:	461a      	mov	r2, r3
 80034a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034aa:	6093      	str	r3, [r2, #8]
 80034ac:	e07e      	b.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	4613      	mov	r3, r2
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	4413      	add	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	4413      	add	r3, r2
 80034c0:	3304      	adds	r3, #4
 80034c2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6a1a      	ldr	r2, [r3, #32]
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	0159      	lsls	r1, r3, #5
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	440b      	add	r3, r1
 80034d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034da:	1ad2      	subs	r2, r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d114      	bne.n	8003510 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d109      	bne.n	8003502 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034f8:	461a      	mov	r2, r3
 80034fa:	2101      	movs	r1, #1
 80034fc:	f004 fbc6 	bl	8007c8c <USB_EP0_OutStart>
 8003500:	e006      	b.n	8003510 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	441a      	add	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	4619      	mov	r1, r3
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f006 fe3e 	bl	800a198 <HAL_PCD_DataOutStageCallback>
 800351c:	e046      	b.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	4a26      	ldr	r2, [pc, #152]	@ (80035bc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d124      	bne.n	8003570 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00a      	beq.n	8003546 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	015a      	lsls	r2, r3, #5
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	4413      	add	r3, r2
 8003538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800353c:	461a      	mov	r2, r3
 800353e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003542:	6093      	str	r3, [r2, #8]
 8003544:	e032      	b.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b00      	cmp	r3, #0
 800354e:	d008      	beq.n	8003562 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	015a      	lsls	r2, r3, #5
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	4413      	add	r3, r2
 8003558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800355c:	461a      	mov	r2, r3
 800355e:	2320      	movs	r3, #32
 8003560:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	b2db      	uxtb	r3, r3
 8003566:	4619      	mov	r1, r3
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f006 fe15 	bl	800a198 <HAL_PCD_DataOutStageCallback>
 800356e:	e01d      	b.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d114      	bne.n	80035a0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	4613      	mov	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	4413      	add	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	440b      	add	r3, r1
 8003584:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d108      	bne.n	80035a0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6818      	ldr	r0, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003598:	461a      	mov	r2, r3
 800359a:	2100      	movs	r1, #0
 800359c:	f004 fb76 	bl	8007c8c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	4619      	mov	r1, r3
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f006 fdf6 	bl	800a198 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3720      	adds	r7, #32
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	4f54300a 	.word	0x4f54300a
 80035bc:	4f54310a 	.word	0x4f54310a

080035c0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	333c      	adds	r3, #60	@ 0x3c
 80035d8:	3304      	adds	r3, #4
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	015a      	lsls	r2, r3, #5
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	4413      	add	r3, r2
 80035e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4a15      	ldr	r2, [pc, #84]	@ (8003648 <PCD_EP_OutSetupPacket_int+0x88>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d90e      	bls.n	8003614 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d009      	beq.n	8003614 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	015a      	lsls	r2, r3, #5
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800360c:	461a      	mov	r2, r3
 800360e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003612:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f006 fdad 	bl	800a174 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	4a0a      	ldr	r2, [pc, #40]	@ (8003648 <PCD_EP_OutSetupPacket_int+0x88>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d90c      	bls.n	800363c <PCD_EP_OutSetupPacket_int+0x7c>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	799b      	ldrb	r3, [r3, #6]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d108      	bne.n	800363c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6818      	ldr	r0, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003634:	461a      	mov	r2, r3
 8003636:	2101      	movs	r1, #1
 8003638:	f004 fb28 	bl	8007c8c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	4f54300a 	.word	0x4f54300a

0800364c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	460b      	mov	r3, r1
 8003656:	70fb      	strb	r3, [r7, #3]
 8003658:	4613      	mov	r3, r2
 800365a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003664:	78fb      	ldrb	r3, [r7, #3]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d107      	bne.n	800367a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800366a:	883b      	ldrh	r3, [r7, #0]
 800366c:	0419      	lsls	r1, r3, #16
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	430a      	orrs	r2, r1
 8003676:	629a      	str	r2, [r3, #40]	@ 0x28
 8003678:	e028      	b.n	80036cc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003680:	0c1b      	lsrs	r3, r3, #16
 8003682:	68ba      	ldr	r2, [r7, #8]
 8003684:	4413      	add	r3, r2
 8003686:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003688:	2300      	movs	r3, #0
 800368a:	73fb      	strb	r3, [r7, #15]
 800368c:	e00d      	b.n	80036aa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	3340      	adds	r3, #64	@ 0x40
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	4413      	add	r3, r2
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	0c1b      	lsrs	r3, r3, #16
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	4413      	add	r3, r2
 80036a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	3301      	adds	r3, #1
 80036a8:	73fb      	strb	r3, [r7, #15]
 80036aa:	7bfa      	ldrb	r2, [r7, #15]
 80036ac:	78fb      	ldrb	r3, [r7, #3]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d3ec      	bcc.n	800368e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80036b4:	883b      	ldrh	r3, [r7, #0]
 80036b6:	0418      	lsls	r0, r3, #16
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6819      	ldr	r1, [r3, #0]
 80036bc:	78fb      	ldrb	r3, [r7, #3]
 80036be:	3b01      	subs	r3, #1
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	4302      	orrs	r2, r0
 80036c4:	3340      	adds	r3, #64	@ 0x40
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3714      	adds	r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80036da:	b480      	push	{r7}
 80036dc:	b083      	sub	sp, #12
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
 80036e2:	460b      	mov	r3, r1
 80036e4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b085      	sub	sp, #20
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800372a:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <HAL_PCDEx_ActivateLPM+0x44>)
 800372c:	4313      	orrs	r3, r2
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	10000003 	.word	0x10000003

08003744 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	460b      	mov	r3, r1
 800374e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003764:	4b19      	ldr	r3, [pc, #100]	@ (80037cc <HAL_PWREx_ConfigSupply+0x70>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d00a      	beq.n	8003786 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003770:	4b16      	ldr	r3, [pc, #88]	@ (80037cc <HAL_PWREx_ConfigSupply+0x70>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	429a      	cmp	r2, r3
 800377c:	d001      	beq.n	8003782 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e01f      	b.n	80037c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003782:	2300      	movs	r3, #0
 8003784:	e01d      	b.n	80037c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003786:	4b11      	ldr	r3, [pc, #68]	@ (80037cc <HAL_PWREx_ConfigSupply+0x70>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f023 0207 	bic.w	r2, r3, #7
 800378e:	490f      	ldr	r1, [pc, #60]	@ (80037cc <HAL_PWREx_ConfigSupply+0x70>)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4313      	orrs	r3, r2
 8003794:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003796:	f7fe f995 	bl	8001ac4 <HAL_GetTick>
 800379a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800379c:	e009      	b.n	80037b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800379e:	f7fe f991 	bl	8001ac4 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80037ac:	d901      	bls.n	80037b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e007      	b.n	80037c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80037b2:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <HAL_PWREx_ConfigSupply+0x70>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037be:	d1ee      	bne.n	800379e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	58024800 	.word	0x58024800

080037d0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	4a04      	ldr	r2, [pc, #16]	@ (80037ec <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80037da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037de:	60d3      	str	r3, [r2, #12]
}
 80037e0:	bf00      	nop
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	58024800 	.word	0x58024800

080037f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08c      	sub	sp, #48	@ 0x30
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e3c8      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	f000 8087 	beq.w	800391e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003810:	4b88      	ldr	r3, [pc, #544]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003818:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800381a:	4b86      	ldr	r3, [pc, #536]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 800381c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003822:	2b10      	cmp	r3, #16
 8003824:	d007      	beq.n	8003836 <HAL_RCC_OscConfig+0x46>
 8003826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003828:	2b18      	cmp	r3, #24
 800382a:	d110      	bne.n	800384e <HAL_RCC_OscConfig+0x5e>
 800382c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d10b      	bne.n	800384e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003836:	4b7f      	ldr	r3, [pc, #508]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d06c      	beq.n	800391c <HAL_RCC_OscConfig+0x12c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d168      	bne.n	800391c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e3a2      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003856:	d106      	bne.n	8003866 <HAL_RCC_OscConfig+0x76>
 8003858:	4b76      	ldr	r3, [pc, #472]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a75      	ldr	r2, [pc, #468]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 800385e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	e02e      	b.n	80038c4 <HAL_RCC_OscConfig+0xd4>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10c      	bne.n	8003888 <HAL_RCC_OscConfig+0x98>
 800386e:	4b71      	ldr	r3, [pc, #452]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a70      	ldr	r2, [pc, #448]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	4b6e      	ldr	r3, [pc, #440]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a6d      	ldr	r2, [pc, #436]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e01d      	b.n	80038c4 <HAL_RCC_OscConfig+0xd4>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003890:	d10c      	bne.n	80038ac <HAL_RCC_OscConfig+0xbc>
 8003892:	4b68      	ldr	r3, [pc, #416]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a67      	ldr	r2, [pc, #412]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4b65      	ldr	r3, [pc, #404]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a64      	ldr	r2, [pc, #400]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e00b      	b.n	80038c4 <HAL_RCC_OscConfig+0xd4>
 80038ac:	4b61      	ldr	r3, [pc, #388]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a60      	ldr	r2, [pc, #384]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d013      	beq.n	80038f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038cc:	f7fe f8fa 	bl	8001ac4 <HAL_GetTick>
 80038d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d4:	f7fe f8f6 	bl	8001ac4 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	@ 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e356      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038e6:	4b53      	ldr	r3, [pc, #332]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0xe4>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f4:	f7fe f8e6 	bl	8001ac4 <HAL_GetTick>
 80038f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038fc:	f7fe f8e2 	bl	8001ac4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b64      	cmp	r3, #100	@ 0x64
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e342      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800390e:	4b49      	ldr	r3, [pc, #292]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0x10c>
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800391c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 808c 	beq.w	8003a44 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800392c:	4b41      	ldr	r3, [pc, #260]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003934:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003936:	4b3f      	ldr	r3, [pc, #252]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800393c:	6a3b      	ldr	r3, [r7, #32]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d007      	beq.n	8003952 <HAL_RCC_OscConfig+0x162>
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	2b18      	cmp	r3, #24
 8003946:	d137      	bne.n	80039b8 <HAL_RCC_OscConfig+0x1c8>
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d132      	bne.n	80039b8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003952:	4b38      	ldr	r3, [pc, #224]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	d005      	beq.n	800396a <HAL_RCC_OscConfig+0x17a>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e314      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800396a:	4b32      	ldr	r3, [pc, #200]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f023 0219 	bic.w	r2, r3, #25
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	492f      	ldr	r1, [pc, #188]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003978:	4313      	orrs	r3, r2
 800397a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397c:	f7fe f8a2 	bl	8001ac4 <HAL_GetTick>
 8003980:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003984:	f7fe f89e 	bl	8001ac4 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e2fe      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003996:	4b27      	ldr	r3, [pc, #156]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d0f0      	beq.n	8003984 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a2:	4b24      	ldr	r3, [pc, #144]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	061b      	lsls	r3, r3, #24
 80039b0:	4920      	ldr	r1, [pc, #128]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039b6:	e045      	b.n	8003a44 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d026      	beq.n	8003a0e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80039c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f023 0219 	bic.w	r2, r3, #25
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	4919      	ldr	r1, [pc, #100]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d2:	f7fe f877 	bl	8001ac4 <HAL_GetTick>
 80039d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039d8:	e008      	b.n	80039ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039da:	f7fe f873 	bl	8001ac4 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d901      	bls.n	80039ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e2d3      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039ec:	4b11      	ldr	r3, [pc, #68]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0f0      	beq.n	80039da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	061b      	lsls	r3, r3, #24
 8003a06:	490b      	ldr	r1, [pc, #44]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	604b      	str	r3, [r1, #4]
 8003a0c:	e01a      	b.n	8003a44 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a0e:	4b09      	ldr	r3, [pc, #36]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a08      	ldr	r2, [pc, #32]	@ (8003a34 <HAL_RCC_OscConfig+0x244>)
 8003a14:	f023 0301 	bic.w	r3, r3, #1
 8003a18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1a:	f7fe f853 	bl	8001ac4 <HAL_GetTick>
 8003a1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a20:	e00a      	b.n	8003a38 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a22:	f7fe f84f 	bl	8001ac4 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d903      	bls.n	8003a38 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e2af      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
 8003a34:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a38:	4b96      	ldr	r3, [pc, #600]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1ee      	bne.n	8003a22 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d06a      	beq.n	8003b26 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a50:	4b90      	ldr	r3, [pc, #576]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a58:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a5a:	4b8e      	ldr	r3, [pc, #568]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	2b08      	cmp	r3, #8
 8003a64:	d007      	beq.n	8003a76 <HAL_RCC_OscConfig+0x286>
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	2b18      	cmp	r3, #24
 8003a6a:	d11b      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x2b4>
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d116      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003a76:	4b87      	ldr	r3, [pc, #540]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <HAL_RCC_OscConfig+0x29e>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	69db      	ldr	r3, [r3, #28]
 8003a86:	2b80      	cmp	r3, #128	@ 0x80
 8003a88:	d001      	beq.n	8003a8e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e282      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003a8e:	4b81      	ldr	r3, [pc, #516]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	061b      	lsls	r3, r3, #24
 8003a9c:	497d      	ldr	r1, [pc, #500]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003aa2:	e040      	b.n	8003b26 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d023      	beq.n	8003af4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003aac:	4b79      	ldr	r3, [pc, #484]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a78      	ldr	r2, [pc, #480]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe f804 	bl	8001ac4 <HAL_GetTick>
 8003abc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003ac0:	f7fe f800 	bl	8001ac4 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e260      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ad2:	4b70      	ldr	r3, [pc, #448]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ade:	4b6d      	ldr	r3, [pc, #436]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	061b      	lsls	r3, r3, #24
 8003aec:	4969      	ldr	r1, [pc, #420]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60cb      	str	r3, [r1, #12]
 8003af2:	e018      	b.n	8003b26 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003af4:	4b67      	ldr	r3, [pc, #412]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a66      	ldr	r2, [pc, #408]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b00:	f7fd ffe0 	bl	8001ac4 <HAL_GetTick>
 8003b04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003b08:	f7fd ffdc 	bl	8001ac4 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e23c      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003b1a:	4b5e      	ldr	r3, [pc, #376]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0308 	and.w	r3, r3, #8
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d036      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d019      	beq.n	8003b6e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b3a:	4b56      	ldr	r3, [pc, #344]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b3e:	4a55      	ldr	r2, [pc, #340]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b46:	f7fd ffbd 	bl	8001ac4 <HAL_GetTick>
 8003b4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b4e:	f7fd ffb9 	bl	8001ac4 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e219      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b60:	4b4c      	ldr	r3, [pc, #304]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCC_OscConfig+0x35e>
 8003b6c:	e018      	b.n	8003ba0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b6e:	4b49      	ldr	r3, [pc, #292]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b72:	4a48      	ldr	r2, [pc, #288]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b74:	f023 0301 	bic.w	r3, r3, #1
 8003b78:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7a:	f7fd ffa3 	bl	8001ac4 <HAL_GetTick>
 8003b7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b80:	e008      	b.n	8003b94 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b82:	f7fd ff9f 	bl	8001ac4 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e1ff      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b94:	4b3f      	ldr	r3, [pc, #252]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003b96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1f0      	bne.n	8003b82 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0320 	and.w	r3, r3, #32
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d036      	beq.n	8003c1a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d019      	beq.n	8003be8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bb4:	4b37      	ldr	r3, [pc, #220]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a36      	ldr	r2, [pc, #216]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003bba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003bbe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003bc0:	f7fd ff80 	bl	8001ac4 <HAL_GetTick>
 8003bc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bc8:	f7fd ff7c 	bl	8001ac4 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e1dc      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003bda:	4b2e      	ldr	r3, [pc, #184]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0f0      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x3d8>
 8003be6:	e018      	b.n	8003c1a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003be8:	4b2a      	ldr	r3, [pc, #168]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a29      	ldr	r2, [pc, #164]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003bee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bf2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003bf4:	f7fd ff66 	bl	8001ac4 <HAL_GetTick>
 8003bf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bfc:	f7fd ff62 	bl	8001ac4 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e1c2      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c0e:	4b21      	ldr	r3, [pc, #132]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1f0      	bne.n	8003bfc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0304 	and.w	r3, r3, #4
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f000 8086 	beq.w	8003d34 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003c28:	4b1b      	ldr	r3, [pc, #108]	@ (8003c98 <HAL_RCC_OscConfig+0x4a8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003c98 <HAL_RCC_OscConfig+0x4a8>)
 8003c2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c34:	f7fd ff46 	bl	8001ac4 <HAL_GetTick>
 8003c38:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c3c:	f7fd ff42 	bl	8001ac4 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b64      	cmp	r3, #100	@ 0x64
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e1a2      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c4e:	4b12      	ldr	r3, [pc, #72]	@ (8003c98 <HAL_RCC_OscConfig+0x4a8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d106      	bne.n	8003c70 <HAL_RCC_OscConfig+0x480>
 8003c62:	4b0c      	ldr	r3, [pc, #48]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c66:	4a0b      	ldr	r2, [pc, #44]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c68:	f043 0301 	orr.w	r3, r3, #1
 8003c6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c6e:	e032      	b.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d111      	bne.n	8003c9c <HAL_RCC_OscConfig+0x4ac>
 8003c78:	4b06      	ldr	r3, [pc, #24]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7c:	4a05      	ldr	r2, [pc, #20]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c7e:	f023 0301 	bic.w	r3, r3, #1
 8003c82:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c84:	4b03      	ldr	r3, [pc, #12]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c88:	4a02      	ldr	r2, [pc, #8]	@ (8003c94 <HAL_RCC_OscConfig+0x4a4>)
 8003c8a:	f023 0304 	bic.w	r3, r3, #4
 8003c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c90:	e021      	b.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
 8003c92:	bf00      	nop
 8003c94:	58024400 	.word	0x58024400
 8003c98:	58024800 	.word	0x58024800
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x4ce>
 8003ca4:	4b83      	ldr	r3, [pc, #524]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca8:	4a82      	ldr	r2, [pc, #520]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003caa:	f043 0304 	orr.w	r3, r3, #4
 8003cae:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cb0:	4b80      	ldr	r3, [pc, #512]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb4:	4a7f      	ldr	r2, [pc, #508]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cbc:	e00b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
 8003cbe:	4b7d      	ldr	r3, [pc, #500]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc2:	4a7c      	ldr	r2, [pc, #496]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003cc4:	f023 0301 	bic.w	r3, r3, #1
 8003cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cca:	4b7a      	ldr	r3, [pc, #488]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cce:	4a79      	ldr	r2, [pc, #484]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003cd0:	f023 0304 	bic.w	r3, r3, #4
 8003cd4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d015      	beq.n	8003d0a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cde:	f7fd fef1 	bl	8001ac4 <HAL_GetTick>
 8003ce2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fd feed 	bl	8001ac4 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e14b      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cfc:	4b6d      	ldr	r3, [pc, #436]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ee      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x4f6>
 8003d08:	e014      	b.n	8003d34 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d0a:	f7fd fedb 	bl	8001ac4 <HAL_GetTick>
 8003d0e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fd fed7 	bl	8001ac4 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e135      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d28:	4b62      	ldr	r3, [pc, #392]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ee      	bne.n	8003d12 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 812a 	beq.w	8003f92 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003d3e:	4b5d      	ldr	r3, [pc, #372]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d46:	2b18      	cmp	r3, #24
 8003d48:	f000 80ba 	beq.w	8003ec0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	f040 8095 	bne.w	8003e80 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d56:	4b57      	ldr	r3, [pc, #348]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a56      	ldr	r2, [pc, #344]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d62:	f7fd feaf 	bl	8001ac4 <HAL_GetTick>
 8003d66:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6a:	f7fd feab 	bl	8001ac4 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e10b      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1f0      	bne.n	8003d6a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d88:	4b4a      	ldr	r3, [pc, #296]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d8a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8003eb8 <HAL_RCC_OscConfig+0x6c8>)
 8003d8e:	4013      	ands	r3, r2
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d98:	0112      	lsls	r2, r2, #4
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	4945      	ldr	r1, [pc, #276]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	628b      	str	r3, [r1, #40]	@ 0x28
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da6:	3b01      	subs	r3, #1
 8003da8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003db0:	3b01      	subs	r3, #1
 8003db2:	025b      	lsls	r3, r3, #9
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	041b      	lsls	r3, r3, #16
 8003dc0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	061b      	lsls	r3, r3, #24
 8003dce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003dd2:	4938      	ldr	r1, [pc, #224]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003dd8:	4b36      	ldr	r3, [pc, #216]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ddc:	4a35      	ldr	r2, [pc, #212]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003dde:	f023 0301 	bic.w	r3, r3, #1
 8003de2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003de4:	4b33      	ldr	r3, [pc, #204]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003de6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003de8:	4b34      	ldr	r3, [pc, #208]	@ (8003ebc <HAL_RCC_OscConfig+0x6cc>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003df0:	00d2      	lsls	r2, r2, #3
 8003df2:	4930      	ldr	r1, [pc, #192]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003df8:	4b2e      	ldr	r3, [pc, #184]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfc:	f023 020c 	bic.w	r2, r3, #12
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e04:	492b      	ldr	r1, [pc, #172]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0e:	f023 0202 	bic.w	r2, r3, #2
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e16:	4927      	ldr	r1, [pc, #156]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003e1c:	4b25      	ldr	r3, [pc, #148]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	4a24      	ldr	r2, [pc, #144]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e28:	4b22      	ldr	r3, [pc, #136]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2c:	4a21      	ldr	r2, [pc, #132]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003e34:	4b1f      	ldr	r3, [pc, #124]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e38:	4a1e      	ldr	r2, [pc, #120]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003e40:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e44:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e4c:	4b19      	ldr	r3, [pc, #100]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a18      	ldr	r2, [pc, #96]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e58:	f7fd fe34 	bl	8001ac4 <HAL_GetTick>
 8003e5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e60:	f7fd fe30 	bl	8001ac4 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e090      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e72:	4b10      	ldr	r3, [pc, #64]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0f0      	beq.n	8003e60 <HAL_RCC_OscConfig+0x670>
 8003e7e:	e088      	b.n	8003f92 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e80:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003e86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8c:	f7fd fe1a 	bl	8001ac4 <HAL_GetTick>
 8003e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e94:	f7fd fe16 	bl	8001ac4 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e076      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ea6:	4b03      	ldr	r3, [pc, #12]	@ (8003eb4 <HAL_RCC_OscConfig+0x6c4>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCC_OscConfig+0x6a4>
 8003eb2:	e06e      	b.n	8003f92 <HAL_RCC_OscConfig+0x7a2>
 8003eb4:	58024400 	.word	0x58024400
 8003eb8:	fffffc0c 	.word	0xfffffc0c
 8003ebc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003ec0:	4b36      	ldr	r3, [pc, #216]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003ec6:	4b35      	ldr	r3, [pc, #212]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d031      	beq.n	8003f38 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	f003 0203 	and.w	r2, r3, #3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d12a      	bne.n	8003f38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	091b      	lsrs	r3, r3, #4
 8003ee6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d122      	bne.n	8003f38 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d11a      	bne.n	8003f38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	0a5b      	lsrs	r3, r3, #9
 8003f06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d111      	bne.n	8003f38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	0c1b      	lsrs	r3, r3, #16
 8003f18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f20:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d108      	bne.n	8003f38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	0e1b      	lsrs	r3, r3, #24
 8003f2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d001      	beq.n	8003f3c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e02b      	b.n	8003f94 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003f3c:	4b17      	ldr	r3, [pc, #92]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f40:	08db      	lsrs	r3, r3, #3
 8003f42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f46:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d01f      	beq.n	8003f92 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003f52:	4b12      	ldr	r3, [pc, #72]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	4a11      	ldr	r2, [pc, #68]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f58:	f023 0301 	bic.w	r3, r3, #1
 8003f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f5e:	f7fd fdb1 	bl	8001ac4 <HAL_GetTick>
 8003f62:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003f64:	bf00      	nop
 8003f66:	f7fd fdad 	bl	8001ac4 <HAL_GetTick>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d0f9      	beq.n	8003f66 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003f72:	4b0a      	ldr	r3, [pc, #40]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f76:	4b0a      	ldr	r3, [pc, #40]	@ (8003fa0 <HAL_RCC_OscConfig+0x7b0>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f7e:	00d2      	lsls	r2, r2, #3
 8003f80:	4906      	ldr	r1, [pc, #24]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003f86:	4b05      	ldr	r3, [pc, #20]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	4a04      	ldr	r2, [pc, #16]	@ (8003f9c <HAL_RCC_OscConfig+0x7ac>)
 8003f8c:	f043 0301 	orr.w	r3, r3, #1
 8003f90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3730      	adds	r7, #48	@ 0x30
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	58024400 	.word	0x58024400
 8003fa0:	ffff0007 	.word	0xffff0007

08003fa4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e19c      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b8a      	ldr	r3, [pc, #552]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d910      	bls.n	8003fe8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b87      	ldr	r3, [pc, #540]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f023 020f 	bic.w	r2, r3, #15
 8003fce:	4985      	ldr	r1, [pc, #532]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd6:	4b83      	ldr	r3, [pc, #524]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 030f 	and.w	r3, r3, #15
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e184      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d010      	beq.n	8004016 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	4b7b      	ldr	r3, [pc, #492]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004000:	429a      	cmp	r2, r3
 8004002:	d908      	bls.n	8004016 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004004:	4b78      	ldr	r3, [pc, #480]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	4975      	ldr	r1, [pc, #468]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004012:	4313      	orrs	r3, r2
 8004014:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d010      	beq.n	8004044 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	4b70      	ldr	r3, [pc, #448]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800402e:	429a      	cmp	r2, r3
 8004030:	d908      	bls.n	8004044 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004032:	4b6d      	ldr	r3, [pc, #436]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	496a      	ldr	r1, [pc, #424]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004040:	4313      	orrs	r3, r2
 8004042:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	d010      	beq.n	8004072 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699a      	ldr	r2, [r3, #24]
 8004054:	4b64      	ldr	r3, [pc, #400]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800405c:	429a      	cmp	r2, r3
 800405e:	d908      	bls.n	8004072 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004060:	4b61      	ldr	r3, [pc, #388]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	495e      	ldr	r1, [pc, #376]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 800406e:	4313      	orrs	r3, r2
 8004070:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	2b00      	cmp	r3, #0
 800407c:	d010      	beq.n	80040a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69da      	ldr	r2, [r3, #28]
 8004082:	4b59      	ldr	r3, [pc, #356]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004084:	6a1b      	ldr	r3, [r3, #32]
 8004086:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800408a:	429a      	cmp	r2, r3
 800408c:	d908      	bls.n	80040a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800408e:	4b56      	ldr	r3, [pc, #344]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	4953      	ldr	r1, [pc, #332]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 800409c:	4313      	orrs	r3, r2
 800409e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d010      	beq.n	80040ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68da      	ldr	r2, [r3, #12]
 80040b0:	4b4d      	ldr	r3, [pc, #308]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	f003 030f 	and.w	r3, r3, #15
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d908      	bls.n	80040ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040bc:	4b4a      	ldr	r3, [pc, #296]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	f023 020f 	bic.w	r2, r3, #15
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	4947      	ldr	r1, [pc, #284]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d055      	beq.n	8004186 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80040da:	4b43      	ldr	r3, [pc, #268]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	4940      	ldr	r1, [pc, #256]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d107      	bne.n	8004104 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80040f4:	4b3c      	ldr	r3, [pc, #240]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d121      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e0f6      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b03      	cmp	r3, #3
 800410a:	d107      	bne.n	800411c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800410c:	4b36      	ldr	r3, [pc, #216]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d115      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e0ea      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d107      	bne.n	8004134 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004124:	4b30      	ldr	r3, [pc, #192]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800412c:	2b00      	cmp	r3, #0
 800412e:	d109      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e0de      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004134:	4b2c      	ldr	r3, [pc, #176]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e0d6      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004144:	4b28      	ldr	r3, [pc, #160]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	f023 0207 	bic.w	r2, r3, #7
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	4925      	ldr	r1, [pc, #148]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004152:	4313      	orrs	r3, r2
 8004154:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004156:	f7fd fcb5 	bl	8001ac4 <HAL_GetTick>
 800415a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415c:	e00a      	b.n	8004174 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800415e:	f7fd fcb1 	bl	8001ac4 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	f241 3288 	movw	r2, #5000	@ 0x1388
 800416c:	4293      	cmp	r3, r2
 800416e:	d901      	bls.n	8004174 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e0be      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004174:	4b1c      	ldr	r3, [pc, #112]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	429a      	cmp	r2, r3
 8004184:	d1eb      	bne.n	800415e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d010      	beq.n	80041b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68da      	ldr	r2, [r3, #12]
 8004196:	4b14      	ldr	r3, [pc, #80]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	f003 030f 	and.w	r3, r3, #15
 800419e:	429a      	cmp	r2, r3
 80041a0:	d208      	bcs.n	80041b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041a2:	4b11      	ldr	r3, [pc, #68]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f023 020f 	bic.w	r2, r3, #15
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	490e      	ldr	r1, [pc, #56]	@ (80041e8 <HAL_RCC_ClockConfig+0x244>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041b4:	4b0b      	ldr	r3, [pc, #44]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 030f 	and.w	r3, r3, #15
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d214      	bcs.n	80041ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c2:	4b08      	ldr	r3, [pc, #32]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f023 020f 	bic.w	r2, r3, #15
 80041ca:	4906      	ldr	r1, [pc, #24]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d2:	4b04      	ldr	r3, [pc, #16]	@ (80041e4 <HAL_RCC_ClockConfig+0x240>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	683a      	ldr	r2, [r7, #0]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d005      	beq.n	80041ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e086      	b.n	80042f2 <HAL_RCC_ClockConfig+0x34e>
 80041e4:	52002000 	.word	0x52002000
 80041e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d010      	beq.n	800421a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	4b3f      	ldr	r3, [pc, #252]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004204:	429a      	cmp	r2, r3
 8004206:	d208      	bcs.n	800421a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004208:	4b3c      	ldr	r3, [pc, #240]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	4939      	ldr	r1, [pc, #228]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004216:	4313      	orrs	r3, r2
 8004218:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0308 	and.w	r3, r3, #8
 8004222:	2b00      	cmp	r3, #0
 8004224:	d010      	beq.n	8004248 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	695a      	ldr	r2, [r3, #20]
 800422a:	4b34      	ldr	r3, [pc, #208]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004232:	429a      	cmp	r2, r3
 8004234:	d208      	bcs.n	8004248 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004236:	4b31      	ldr	r3, [pc, #196]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	492e      	ldr	r1, [pc, #184]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004244:	4313      	orrs	r3, r2
 8004246:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	2b00      	cmp	r3, #0
 8004252:	d010      	beq.n	8004276 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699a      	ldr	r2, [r3, #24]
 8004258:	4b28      	ldr	r3, [pc, #160]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004260:	429a      	cmp	r2, r3
 8004262:	d208      	bcs.n	8004276 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004264:	4b25      	ldr	r3, [pc, #148]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	4922      	ldr	r1, [pc, #136]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004272:	4313      	orrs	r3, r2
 8004274:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0320 	and.w	r3, r3, #32
 800427e:	2b00      	cmp	r3, #0
 8004280:	d010      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69da      	ldr	r2, [r3, #28]
 8004286:	4b1d      	ldr	r3, [pc, #116]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800428e:	429a      	cmp	r2, r3
 8004290:	d208      	bcs.n	80042a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004292:	4b1a      	ldr	r3, [pc, #104]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69db      	ldr	r3, [r3, #28]
 800429e:	4917      	ldr	r1, [pc, #92]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80042a4:	f000 f834 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80042a8:	4602      	mov	r2, r0
 80042aa:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	0a1b      	lsrs	r3, r3, #8
 80042b0:	f003 030f 	and.w	r3, r3, #15
 80042b4:	4912      	ldr	r1, [pc, #72]	@ (8004300 <HAL_RCC_ClockConfig+0x35c>)
 80042b6:	5ccb      	ldrb	r3, [r1, r3]
 80042b8:	f003 031f 	and.w	r3, r3, #31
 80042bc:	fa22 f303 	lsr.w	r3, r2, r3
 80042c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80042c2:	4b0e      	ldr	r3, [pc, #56]	@ (80042fc <HAL_RCC_ClockConfig+0x358>)
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004300 <HAL_RCC_ClockConfig+0x35c>)
 80042cc:	5cd3      	ldrb	r3, [r2, r3]
 80042ce:	f003 031f 	and.w	r3, r3, #31
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	fa22 f303 	lsr.w	r3, r2, r3
 80042d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004304 <HAL_RCC_ClockConfig+0x360>)
 80042da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80042dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004308 <HAL_RCC_ClockConfig+0x364>)
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80042e2:	4b0a      	ldr	r3, [pc, #40]	@ (800430c <HAL_RCC_ClockConfig+0x368>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fd fba2 	bl	8001a30 <HAL_InitTick>
 80042ec:	4603      	mov	r3, r0
 80042ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80042f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	58024400 	.word	0x58024400
 8004300:	0800a7e0 	.word	0x0800a7e0
 8004304:	24000004 	.word	0x24000004
 8004308:	24000000 	.word	0x24000000
 800430c:	24000008 	.word	0x24000008

08004310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004310:	b480      	push	{r7}
 8004312:	b089      	sub	sp, #36	@ 0x24
 8004314:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004316:	4bb3      	ldr	r3, [pc, #716]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800431e:	2b18      	cmp	r3, #24
 8004320:	f200 8155 	bhi.w	80045ce <HAL_RCC_GetSysClockFreq+0x2be>
 8004324:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	08004391 	.word	0x08004391
 8004330:	080045cf 	.word	0x080045cf
 8004334:	080045cf 	.word	0x080045cf
 8004338:	080045cf 	.word	0x080045cf
 800433c:	080045cf 	.word	0x080045cf
 8004340:	080045cf 	.word	0x080045cf
 8004344:	080045cf 	.word	0x080045cf
 8004348:	080045cf 	.word	0x080045cf
 800434c:	080043b7 	.word	0x080043b7
 8004350:	080045cf 	.word	0x080045cf
 8004354:	080045cf 	.word	0x080045cf
 8004358:	080045cf 	.word	0x080045cf
 800435c:	080045cf 	.word	0x080045cf
 8004360:	080045cf 	.word	0x080045cf
 8004364:	080045cf 	.word	0x080045cf
 8004368:	080045cf 	.word	0x080045cf
 800436c:	080043bd 	.word	0x080043bd
 8004370:	080045cf 	.word	0x080045cf
 8004374:	080045cf 	.word	0x080045cf
 8004378:	080045cf 	.word	0x080045cf
 800437c:	080045cf 	.word	0x080045cf
 8004380:	080045cf 	.word	0x080045cf
 8004384:	080045cf 	.word	0x080045cf
 8004388:	080045cf 	.word	0x080045cf
 800438c:	080043c3 	.word	0x080043c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004390:	4b94      	ldr	r3, [pc, #592]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d009      	beq.n	80043b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800439c:	4b91      	ldr	r3, [pc, #580]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	08db      	lsrs	r3, r3, #3
 80043a2:	f003 0303 	and.w	r3, r3, #3
 80043a6:	4a90      	ldr	r2, [pc, #576]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80043a8:	fa22 f303 	lsr.w	r3, r2, r3
 80043ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80043ae:	e111      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80043b0:	4b8d      	ldr	r3, [pc, #564]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80043b2:	61bb      	str	r3, [r7, #24]
      break;
 80043b4:	e10e      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80043b6:	4b8d      	ldr	r3, [pc, #564]	@ (80045ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80043b8:	61bb      	str	r3, [r7, #24]
      break;
 80043ba:	e10b      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80043bc:	4b8c      	ldr	r3, [pc, #560]	@ (80045f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80043be:	61bb      	str	r3, [r7, #24]
      break;
 80043c0:	e108      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80043c2:	4b88      	ldr	r3, [pc, #544]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c6:	f003 0303 	and.w	r3, r3, #3
 80043ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80043cc:	4b85      	ldr	r3, [pc, #532]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d0:	091b      	lsrs	r3, r3, #4
 80043d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80043d8:	4b82      	ldr	r3, [pc, #520]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80043e2:	4b80      	ldr	r3, [pc, #512]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043e6:	08db      	lsrs	r3, r3, #3
 80043e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	fb02 f303 	mul.w	r3, r2, r3
 80043f2:	ee07 3a90 	vmov	s15, r3
 80043f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	f000 80e1 	beq.w	80045c8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	2b02      	cmp	r3, #2
 800440a:	f000 8083 	beq.w	8004514 <HAL_RCC_GetSysClockFreq+0x204>
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b02      	cmp	r3, #2
 8004412:	f200 80a1 	bhi.w	8004558 <HAL_RCC_GetSysClockFreq+0x248>
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_RCC_GetSysClockFreq+0x114>
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d056      	beq.n	80044d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004422:	e099      	b.n	8004558 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004424:	4b6f      	ldr	r3, [pc, #444]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0320 	and.w	r3, r3, #32
 800442c:	2b00      	cmp	r3, #0
 800442e:	d02d      	beq.n	800448c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004430:	4b6c      	ldr	r3, [pc, #432]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	08db      	lsrs	r3, r3, #3
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	4a6b      	ldr	r2, [pc, #428]	@ (80045e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800443c:	fa22 f303 	lsr.w	r3, r2, r3
 8004440:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	ee07 3a90 	vmov	s15, r3
 8004448:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	ee07 3a90 	vmov	s15, r3
 8004452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800445a:	4b62      	ldr	r3, [pc, #392]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004462:	ee07 3a90 	vmov	s15, r3
 8004466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800446a:	ed97 6a02 	vldr	s12, [r7, #8]
 800446e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80045f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800447a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800447e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004486:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800448a:	e087      	b.n	800459c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004496:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80045f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800449a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800449e:	4b51      	ldr	r3, [pc, #324]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044a6:	ee07 3a90 	vmov	s15, r3
 80044aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80044b2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80045f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80044b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80044ce:	e065      	b.n	800459c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	ee07 3a90 	vmov	s15, r3
 80044d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044da:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80045fc <HAL_RCC_GetSysClockFreq+0x2ec>
 80044de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044e2:	4b40      	ldr	r3, [pc, #256]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ea:	ee07 3a90 	vmov	s15, r3
 80044ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80044f6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80045f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80044fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800450a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004512:	e043      	b.n	800459c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800451e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004600 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004526:	4b2f      	ldr	r3, [pc, #188]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800452e:	ee07 3a90 	vmov	s15, r3
 8004532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004536:	ed97 6a02 	vldr	s12, [r7, #8]
 800453a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80045f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800453e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800454a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800454e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004552:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004556:	e021      	b.n	800459c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	ee07 3a90 	vmov	s15, r3
 800455e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004562:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80045fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8004566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800456a:	4b1e      	ldr	r3, [pc, #120]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004572:	ee07 3a90 	vmov	s15, r3
 8004576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800457a:	ed97 6a02 	vldr	s12, [r7, #8]
 800457e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80045f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800458a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800458e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800459a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800459c:	4b11      	ldr	r3, [pc, #68]	@ (80045e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a0:	0a5b      	lsrs	r3, r3, #9
 80045a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045a6:	3301      	adds	r3, #1
 80045a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	ee07 3a90 	vmov	s15, r3
 80045b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80045b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045c0:	ee17 3a90 	vmov	r3, s15
 80045c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80045c6:	e005      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61bb      	str	r3, [r7, #24]
      break;
 80045cc:	e002      	b.n	80045d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80045ce:	4b07      	ldr	r3, [pc, #28]	@ (80045ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80045d0:	61bb      	str	r3, [r7, #24]
      break;
 80045d2:	bf00      	nop
  }

  return sysclockfreq;
 80045d4:	69bb      	ldr	r3, [r7, #24]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3724      	adds	r7, #36	@ 0x24
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	58024400 	.word	0x58024400
 80045e8:	03d09000 	.word	0x03d09000
 80045ec:	003d0900 	.word	0x003d0900
 80045f0:	017d7840 	.word	0x017d7840
 80045f4:	46000000 	.word	0x46000000
 80045f8:	4c742400 	.word	0x4c742400
 80045fc:	4a742400 	.word	0x4a742400
 8004600:	4bbebc20 	.word	0x4bbebc20

08004604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800460a:	f7ff fe81 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 800460e:	4602      	mov	r2, r0
 8004610:	4b10      	ldr	r3, [pc, #64]	@ (8004654 <HAL_RCC_GetHCLKFreq+0x50>)
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	0a1b      	lsrs	r3, r3, #8
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	490f      	ldr	r1, [pc, #60]	@ (8004658 <HAL_RCC_GetHCLKFreq+0x54>)
 800461c:	5ccb      	ldrb	r3, [r1, r3]
 800461e:	f003 031f 	and.w	r3, r3, #31
 8004622:	fa22 f303 	lsr.w	r3, r2, r3
 8004626:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004628:	4b0a      	ldr	r3, [pc, #40]	@ (8004654 <HAL_RCC_GetHCLKFreq+0x50>)
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	f003 030f 	and.w	r3, r3, #15
 8004630:	4a09      	ldr	r2, [pc, #36]	@ (8004658 <HAL_RCC_GetHCLKFreq+0x54>)
 8004632:	5cd3      	ldrb	r3, [r2, r3]
 8004634:	f003 031f 	and.w	r3, r3, #31
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	fa22 f303 	lsr.w	r3, r2, r3
 800463e:	4a07      	ldr	r2, [pc, #28]	@ (800465c <HAL_RCC_GetHCLKFreq+0x58>)
 8004640:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004642:	4a07      	ldr	r2, [pc, #28]	@ (8004660 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004648:	4b04      	ldr	r3, [pc, #16]	@ (800465c <HAL_RCC_GetHCLKFreq+0x58>)
 800464a:	681b      	ldr	r3, [r3, #0]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	58024400 	.word	0x58024400
 8004658:	0800a7e0 	.word	0x0800a7e0
 800465c:	24000004 	.word	0x24000004
 8004660:	24000000 	.word	0x24000000

08004664 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004668:	b0c6      	sub	sp, #280	@ 0x118
 800466a:	af00      	add	r7, sp, #0
 800466c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004670:	2300      	movs	r3, #0
 8004672:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004676:	2300      	movs	r3, #0
 8004678:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800467c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004684:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004688:	2500      	movs	r5, #0
 800468a:	ea54 0305 	orrs.w	r3, r4, r5
 800468e:	d049      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004694:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004696:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800469a:	d02f      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800469c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046a0:	d828      	bhi.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80046a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046a6:	d01a      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80046a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046ac:	d822      	bhi.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 80046b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046b6:	d007      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80046b8:	e01c      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046ba:	4bab      	ldr	r3, [pc, #684]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	4aaa      	ldr	r2, [pc, #680]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80046c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80046c6:	e01a      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046cc:	3308      	adds	r3, #8
 80046ce:	2102      	movs	r1, #2
 80046d0:	4618      	mov	r0, r3
 80046d2:	f001 f967 	bl	80059a4 <RCCEx_PLL2_Config>
 80046d6:	4603      	mov	r3, r0
 80046d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80046dc:	e00f      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046e2:	3328      	adds	r3, #40	@ 0x28
 80046e4:	2102      	movs	r1, #2
 80046e6:	4618      	mov	r0, r3
 80046e8:	f001 fa0e 	bl	8005b08 <RCCEx_PLL3_Config>
 80046ec:	4603      	mov	r3, r0
 80046ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80046f2:	e004      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046fa:	e000      	b.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80046fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10a      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004706:	4b98      	ldr	r3, [pc, #608]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800470a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800470e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004714:	4a94      	ldr	r2, [pc, #592]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004716:	430b      	orrs	r3, r1
 8004718:	6513      	str	r3, [r2, #80]	@ 0x50
 800471a:	e003      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800471c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004720:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800472c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004730:	f04f 0900 	mov.w	r9, #0
 8004734:	ea58 0309 	orrs.w	r3, r8, r9
 8004738:	d047      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800473a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800473e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004740:	2b04      	cmp	r3, #4
 8004742:	d82a      	bhi.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004744:	a201      	add	r2, pc, #4	@ (adr r2, 800474c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474a:	bf00      	nop
 800474c:	08004761 	.word	0x08004761
 8004750:	0800476f 	.word	0x0800476f
 8004754:	08004785 	.word	0x08004785
 8004758:	080047a3 	.word	0x080047a3
 800475c:	080047a3 	.word	0x080047a3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004760:	4b81      	ldr	r3, [pc, #516]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004764:	4a80      	ldr	r2, [pc, #512]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800476a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800476c:	e01a      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800476e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004772:	3308      	adds	r3, #8
 8004774:	2100      	movs	r1, #0
 8004776:	4618      	mov	r0, r3
 8004778:	f001 f914 	bl	80059a4 <RCCEx_PLL2_Config>
 800477c:	4603      	mov	r3, r0
 800477e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004782:	e00f      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004788:	3328      	adds	r3, #40	@ 0x28
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f001 f9bb 	bl	8005b08 <RCCEx_PLL3_Config>
 8004792:	4603      	mov	r3, r0
 8004794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004798:	e004      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80047a0:	e000      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80047a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10a      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047ac:	4b6e      	ldr	r3, [pc, #440]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80047ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b0:	f023 0107 	bic.w	r1, r3, #7
 80047b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ba:	4a6b      	ldr	r2, [pc, #428]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80047bc:	430b      	orrs	r3, r1
 80047be:	6513      	str	r3, [r2, #80]	@ 0x50
 80047c0:	e003      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80047ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80047d6:	f04f 0b00 	mov.w	fp, #0
 80047da:	ea5a 030b 	orrs.w	r3, sl, fp
 80047de:	d05b      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80047e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80047e8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80047ec:	d03b      	beq.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80047ee:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80047f2:	d834      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80047f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047f8:	d037      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x206>
 80047fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047fe:	d82e      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004800:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004804:	d033      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004806:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800480a:	d828      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800480c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004810:	d01a      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8004812:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004816:	d822      	bhi.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800481c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004820:	d007      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004822:	e01c      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004824:	4b50      	ldr	r3, [pc, #320]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	4a4f      	ldr	r2, [pc, #316]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800482a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800482e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004830:	e01e      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004836:	3308      	adds	r3, #8
 8004838:	2100      	movs	r1, #0
 800483a:	4618      	mov	r0, r3
 800483c:	f001 f8b2 	bl	80059a4 <RCCEx_PLL2_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004846:	e013      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004848:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800484c:	3328      	adds	r3, #40	@ 0x28
 800484e:	2100      	movs	r1, #0
 8004850:	4618      	mov	r0, r3
 8004852:	f001 f959 	bl	8005b08 <RCCEx_PLL3_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800485c:	e008      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004864:	e004      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004866:	bf00      	nop
 8004868:	e002      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800486a:	bf00      	nop
 800486c:	e000      	b.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800486e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004870:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10b      	bne.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004878:	4b3b      	ldr	r3, [pc, #236]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800487a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800487c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004884:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004888:	4a37      	ldr	r2, [pc, #220]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800488a:	430b      	orrs	r3, r1
 800488c:	6593      	str	r3, [r2, #88]	@ 0x58
 800488e:	e003      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004890:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004894:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800489c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80048a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80048a8:	2300      	movs	r3, #0
 80048aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80048ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80048b2:	460b      	mov	r3, r1
 80048b4:	4313      	orrs	r3, r2
 80048b6:	d05d      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80048b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80048c0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80048c4:	d03b      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80048c6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80048ca:	d834      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80048cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048d0:	d037      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80048d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048d6:	d82e      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80048d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80048dc:	d033      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80048de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80048e2:	d828      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80048e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048e8:	d01a      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80048ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048ee:	d822      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80048f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048f8:	d007      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80048fa:	e01c      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	4a19      	ldr	r2, [pc, #100]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004902:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004908:	e01e      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800490a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800490e:	3308      	adds	r3, #8
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f001 f846 	bl	80059a4 <RCCEx_PLL2_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800491e:	e013      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004924:	3328      	adds	r3, #40	@ 0x28
 8004926:	2100      	movs	r1, #0
 8004928:	4618      	mov	r0, r3
 800492a:	f001 f8ed 	bl	8005b08 <RCCEx_PLL3_Config>
 800492e:	4603      	mov	r3, r0
 8004930:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004934:	e008      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800493c:	e004      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800493e:	bf00      	nop
 8004940:	e002      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004942:	bf00      	nop
 8004944:	e000      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004946:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004948:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10d      	bne.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004950:	4b05      	ldr	r3, [pc, #20]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004954:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800495c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004960:	4a01      	ldr	r2, [pc, #4]	@ (8004968 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004962:	430b      	orrs	r3, r1
 8004964:	6593      	str	r3, [r2, #88]	@ 0x58
 8004966:	e005      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004968:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800496c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004970:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004980:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004984:	2300      	movs	r3, #0
 8004986:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800498a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800498e:	460b      	mov	r3, r1
 8004990:	4313      	orrs	r3, r2
 8004992:	d03a      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800499a:	2b30      	cmp	r3, #48	@ 0x30
 800499c:	d01f      	beq.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800499e:	2b30      	cmp	r3, #48	@ 0x30
 80049a0:	d819      	bhi.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	d00c      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80049a6:	2b20      	cmp	r3, #32
 80049a8:	d815      	bhi.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d019      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80049ae:	2b10      	cmp	r3, #16
 80049b0:	d111      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049b2:	4baa      	ldr	r3, [pc, #680]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	4aa9      	ldr	r2, [pc, #676]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80049be:	e011      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c4:	3308      	adds	r3, #8
 80049c6:	2102      	movs	r1, #2
 80049c8:	4618      	mov	r0, r3
 80049ca:	f000 ffeb 	bl	80059a4 <RCCEx_PLL2_Config>
 80049ce:	4603      	mov	r3, r0
 80049d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80049d4:	e006      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80049dc:	e002      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80049de:	bf00      	nop
 80049e0:	e000      	b.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80049e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10a      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80049ec:	4b9b      	ldr	r3, [pc, #620]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80049f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049fa:	4a98      	ldr	r2, [pc, #608]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80049fc:	430b      	orrs	r3, r1
 80049fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a00:	e003      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a06:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a12:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004a16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004a20:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004a24:	460b      	mov	r3, r1
 8004a26:	4313      	orrs	r3, r2
 8004a28:	d051      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a34:	d035      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004a36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a3a:	d82e      	bhi.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004a3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a40:	d031      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8004a42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a46:	d828      	bhi.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004a48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a4c:	d01a      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a52:	d822      	bhi.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a5c:	d007      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004a5e:	e01c      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a60:	4b7e      	ldr	r3, [pc, #504]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a64:	4a7d      	ldr	r2, [pc, #500]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a6c:	e01c      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a72:	3308      	adds	r3, #8
 8004a74:	2100      	movs	r1, #0
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 ff94 	bl	80059a4 <RCCEx_PLL2_Config>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a82:	e011      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a88:	3328      	adds	r3, #40	@ 0x28
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f001 f83b 	bl	8005b08 <RCCEx_PLL3_Config>
 8004a92:	4603      	mov	r3, r0
 8004a94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004a98:	e006      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004aa0:	e002      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004aa2:	bf00      	nop
 8004aa4:	e000      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ab2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ab4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004abe:	4a67      	ldr	r2, [pc, #412]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ac0:	430b      	orrs	r3, r1
 8004ac2:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ac4:	e003      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004aca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004ada:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ade:	2300      	movs	r3, #0
 8004ae0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ae4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	4313      	orrs	r3, r2
 8004aec:	d053      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004af2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004af8:	d033      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004afa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004afe:	d82c      	bhi.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004b00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b04:	d02f      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004b06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b0a:	d826      	bhi.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004b0c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b10:	d02b      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004b12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b16:	d820      	bhi.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004b18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b1c:	d012      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004b1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b22:	d81a      	bhi.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d022      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b2c:	d115      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b32:	3308      	adds	r3, #8
 8004b34:	2101      	movs	r1, #1
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 ff34 	bl	80059a4 <RCCEx_PLL2_Config>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004b42:	e015      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b48:	3328      	adds	r3, #40	@ 0x28
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 ffdb 	bl	8005b08 <RCCEx_PLL3_Config>
 8004b52:	4603      	mov	r3, r0
 8004b54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004b58:	e00a      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b60:	e006      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b62:	bf00      	nop
 8004b64:	e004      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b66:	bf00      	nop
 8004b68:	e002      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b6a:	bf00      	nop
 8004b6c:	e000      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004b6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10a      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004b78:	4b38      	ldr	r3, [pc, #224]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b7c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b86:	4a35      	ldr	r2, [pc, #212]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b8c:	e003      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b92:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004ba2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004bac:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	d058      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004bbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bc2:	d033      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004bc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bc8:	d82c      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004bca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bce:	d02f      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd4:	d826      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004bd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004bda:	d02b      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004bdc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004be0:	d820      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004be2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004be6:	d012      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004be8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bec:	d81a      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d022      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004bf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bf6:	d115      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bfc:	3308      	adds	r3, #8
 8004bfe:	2101      	movs	r1, #1
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 fecf 	bl	80059a4 <RCCEx_PLL2_Config>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004c0c:	e015      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c12:	3328      	adds	r3, #40	@ 0x28
 8004c14:	2101      	movs	r1, #1
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 ff76 	bl	8005b08 <RCCEx_PLL3_Config>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004c22:	e00a      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c2a:	e006      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004c2c:	bf00      	nop
 8004c2e:	e004      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004c30:	bf00      	nop
 8004c32:	e002      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004c34:	bf00      	nop
 8004c36:	e000      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10e      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004c42:	4b06      	ldr	r3, [pc, #24]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c46:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c52:	4a02      	ldr	r2, [pc, #8]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c54:	430b      	orrs	r3, r1
 8004c56:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c58:	e006      	b.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004c5a:	bf00      	nop
 8004c5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c70:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004c7e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4313      	orrs	r3, r2
 8004c86:	d037      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c92:	d00e      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c98:	d816      	bhi.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d018      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004c9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ca2:	d111      	bne.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ca4:	4bc4      	ldr	r3, [pc, #784]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca8:	4ac3      	ldr	r2, [pc, #780]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004caa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004cb0:	e00f      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb6:	3308      	adds	r3, #8
 8004cb8:	2101      	movs	r1, #1
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 fe72 	bl	80059a4 <RCCEx_PLL2_Config>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004cc6:	e004      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004cce:	e000      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004cd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10a      	bne.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004cda:	4bb7      	ldr	r3, [pc, #732]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cde:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004ce2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ce6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ce8:	4ab3      	ldr	r2, [pc, #716]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004cea:	430b      	orrs	r3, r1
 8004cec:	6513      	str	r3, [r2, #80]	@ 0x50
 8004cee:	e003      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d00:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004d04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d0e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004d12:	460b      	mov	r3, r1
 8004d14:	4313      	orrs	r3, r2
 8004d16:	d039      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d81c      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004d22:	a201      	add	r2, pc, #4	@ (adr r2, 8004d28 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d28:	08004d65 	.word	0x08004d65
 8004d2c:	08004d39 	.word	0x08004d39
 8004d30:	08004d47 	.word	0x08004d47
 8004d34:	08004d65 	.word	0x08004d65
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d38:	4b9f      	ldr	r3, [pc, #636]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	4a9e      	ldr	r2, [pc, #632]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004d44:	e00f      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d4a:	3308      	adds	r3, #8
 8004d4c:	2102      	movs	r1, #2
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fe28 	bl	80059a4 <RCCEx_PLL2_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004d5a:	e004      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d62:	e000      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10a      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004d6e:	4b92      	ldr	r3, [pc, #584]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d72:	f023 0103 	bic.w	r1, r3, #3
 8004d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d7c:	4a8e      	ldr	r2, [pc, #568]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004d7e:	430b      	orrs	r3, r1
 8004d80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d82:	e003      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004d98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004da2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4313      	orrs	r3, r2
 8004daa:	f000 8099 	beq.w	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dae:	4b83      	ldr	r3, [pc, #524]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a82      	ldr	r2, [pc, #520]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004db8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004dba:	f7fc fe83 	bl	8001ac4 <HAL_GetTick>
 8004dbe:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dc2:	e00b      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dc4:	f7fc fe7e 	bl	8001ac4 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b64      	cmp	r3, #100	@ 0x64
 8004dd2:	d903      	bls.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004dda:	e005      	b.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ddc:	4b77      	ldr	r3, [pc, #476]	@ (8004fbc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0ed      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004de8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d173      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004df0:	4b71      	ldr	r3, [pc, #452]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004df2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004df8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004dfc:	4053      	eors	r3, r2
 8004dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d015      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e06:	4b6c      	ldr	r3, [pc, #432]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e0e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e12:	4b69      	ldr	r3, [pc, #420]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e16:	4a68      	ldr	r2, [pc, #416]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e1c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e1e:	4b66      	ldr	r3, [pc, #408]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e22:	4a65      	ldr	r2, [pc, #404]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e28:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004e2a:	4a63      	ldr	r2, [pc, #396]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e30:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e3e:	d118      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e40:	f7fc fe40 	bl	8001ac4 <HAL_GetTick>
 8004e44:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e48:	e00d      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e4a:	f7fc fe3b 	bl	8001ac4 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004e54:	1ad2      	subs	r2, r2, r3
 8004e56:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d903      	bls.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004e64:	e005      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e66:	4b54      	ldr	r3, [pc, #336]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d0eb      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004e72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d129      	bne.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e7e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e8a:	d10e      	bne.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004e8c:	4b4a      	ldr	r3, [pc, #296]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004e9c:	091a      	lsrs	r2, r3, #4
 8004e9e:	4b48      	ldr	r3, [pc, #288]	@ (8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	4a45      	ldr	r2, [pc, #276]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	6113      	str	r3, [r2, #16]
 8004ea8:	e005      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004eaa:	4b43      	ldr	r3, [pc, #268]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	4a42      	ldr	r2, [pc, #264]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004eb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004eb4:	6113      	str	r3, [r2, #16]
 8004eb6:	4b40      	ldr	r3, [pc, #256]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004eb8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004eba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ebe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ec6:	4a3c      	ldr	r2, [pc, #240]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ecc:	e008      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ece:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ed2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8004ed6:	e003      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004edc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee8:	f002 0301 	and.w	r3, r2, #1
 8004eec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004ef6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004efa:	460b      	mov	r3, r1
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f000 808f 	beq.w	8005020 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f08:	2b28      	cmp	r3, #40	@ 0x28
 8004f0a:	d871      	bhi.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f14 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f12:	bf00      	nop
 8004f14:	08004ff9 	.word	0x08004ff9
 8004f18:	08004ff1 	.word	0x08004ff1
 8004f1c:	08004ff1 	.word	0x08004ff1
 8004f20:	08004ff1 	.word	0x08004ff1
 8004f24:	08004ff1 	.word	0x08004ff1
 8004f28:	08004ff1 	.word	0x08004ff1
 8004f2c:	08004ff1 	.word	0x08004ff1
 8004f30:	08004ff1 	.word	0x08004ff1
 8004f34:	08004fc5 	.word	0x08004fc5
 8004f38:	08004ff1 	.word	0x08004ff1
 8004f3c:	08004ff1 	.word	0x08004ff1
 8004f40:	08004ff1 	.word	0x08004ff1
 8004f44:	08004ff1 	.word	0x08004ff1
 8004f48:	08004ff1 	.word	0x08004ff1
 8004f4c:	08004ff1 	.word	0x08004ff1
 8004f50:	08004ff1 	.word	0x08004ff1
 8004f54:	08004fdb 	.word	0x08004fdb
 8004f58:	08004ff1 	.word	0x08004ff1
 8004f5c:	08004ff1 	.word	0x08004ff1
 8004f60:	08004ff1 	.word	0x08004ff1
 8004f64:	08004ff1 	.word	0x08004ff1
 8004f68:	08004ff1 	.word	0x08004ff1
 8004f6c:	08004ff1 	.word	0x08004ff1
 8004f70:	08004ff1 	.word	0x08004ff1
 8004f74:	08004ff9 	.word	0x08004ff9
 8004f78:	08004ff1 	.word	0x08004ff1
 8004f7c:	08004ff1 	.word	0x08004ff1
 8004f80:	08004ff1 	.word	0x08004ff1
 8004f84:	08004ff1 	.word	0x08004ff1
 8004f88:	08004ff1 	.word	0x08004ff1
 8004f8c:	08004ff1 	.word	0x08004ff1
 8004f90:	08004ff1 	.word	0x08004ff1
 8004f94:	08004ff9 	.word	0x08004ff9
 8004f98:	08004ff1 	.word	0x08004ff1
 8004f9c:	08004ff1 	.word	0x08004ff1
 8004fa0:	08004ff1 	.word	0x08004ff1
 8004fa4:	08004ff1 	.word	0x08004ff1
 8004fa8:	08004ff1 	.word	0x08004ff1
 8004fac:	08004ff1 	.word	0x08004ff1
 8004fb0:	08004ff1 	.word	0x08004ff1
 8004fb4:	08004ff9 	.word	0x08004ff9
 8004fb8:	58024400 	.word	0x58024400
 8004fbc:	58024800 	.word	0x58024800
 8004fc0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fc8:	3308      	adds	r3, #8
 8004fca:	2101      	movs	r1, #1
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 fce9 	bl	80059a4 <RCCEx_PLL2_Config>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004fd8:	e00f      	b.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fde:	3328      	adds	r3, #40	@ 0x28
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 fd90 	bl	8005b08 <RCCEx_PLL3_Config>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004fee:	e004      	b.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ff6:	e000      	b.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ffa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10a      	bne.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005002:	4bbf      	ldr	r3, [pc, #764]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005006:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800500a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800500e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005010:	4abb      	ldr	r2, [pc, #748]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005012:	430b      	orrs	r3, r1
 8005014:	6553      	str	r3, [r2, #84]	@ 0x54
 8005016:	e003      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005018:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800501c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005028:	f002 0302 	and.w	r3, r2, #2
 800502c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005030:	2300      	movs	r3, #0
 8005032:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005036:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800503a:	460b      	mov	r3, r1
 800503c:	4313      	orrs	r3, r2
 800503e:	d041      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005046:	2b05      	cmp	r3, #5
 8005048:	d824      	bhi.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800504a:	a201      	add	r2, pc, #4	@ (adr r2, 8005050 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005050:	0800509d 	.word	0x0800509d
 8005054:	08005069 	.word	0x08005069
 8005058:	0800507f 	.word	0x0800507f
 800505c:	0800509d 	.word	0x0800509d
 8005060:	0800509d 	.word	0x0800509d
 8005064:	0800509d 	.word	0x0800509d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800506c:	3308      	adds	r3, #8
 800506e:	2101      	movs	r1, #1
 8005070:	4618      	mov	r0, r3
 8005072:	f000 fc97 	bl	80059a4 <RCCEx_PLL2_Config>
 8005076:	4603      	mov	r3, r0
 8005078:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800507c:	e00f      	b.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800507e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005082:	3328      	adds	r3, #40	@ 0x28
 8005084:	2101      	movs	r1, #1
 8005086:	4618      	mov	r0, r3
 8005088:	f000 fd3e 	bl	8005b08 <RCCEx_PLL3_Config>
 800508c:	4603      	mov	r3, r0
 800508e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005092:	e004      	b.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800509a:	e000      	b.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800509c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800509e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10a      	bne.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80050a6:	4b96      	ldr	r3, [pc, #600]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80050a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050aa:	f023 0107 	bic.w	r1, r3, #7
 80050ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050b4:	4a92      	ldr	r2, [pc, #584]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80050b6:	430b      	orrs	r3, r1
 80050b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80050ba:	e003      	b.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050cc:	f002 0304 	and.w	r3, r2, #4
 80050d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80050d4:	2300      	movs	r3, #0
 80050d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80050da:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050de:	460b      	mov	r3, r1
 80050e0:	4313      	orrs	r3, r2
 80050e2:	d044      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80050e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ec:	2b05      	cmp	r3, #5
 80050ee:	d825      	bhi.n	800513c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80050f0:	a201      	add	r2, pc, #4	@ (adr r2, 80050f8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80050f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f6:	bf00      	nop
 80050f8:	08005145 	.word	0x08005145
 80050fc:	08005111 	.word	0x08005111
 8005100:	08005127 	.word	0x08005127
 8005104:	08005145 	.word	0x08005145
 8005108:	08005145 	.word	0x08005145
 800510c:	08005145 	.word	0x08005145
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005110:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005114:	3308      	adds	r3, #8
 8005116:	2101      	movs	r1, #1
 8005118:	4618      	mov	r0, r3
 800511a:	f000 fc43 	bl	80059a4 <RCCEx_PLL2_Config>
 800511e:	4603      	mov	r3, r0
 8005120:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005124:	e00f      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800512a:	3328      	adds	r3, #40	@ 0x28
 800512c:	2101      	movs	r1, #1
 800512e:	4618      	mov	r0, r3
 8005130:	f000 fcea 	bl	8005b08 <RCCEx_PLL3_Config>
 8005134:	4603      	mov	r3, r0
 8005136:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800513a:	e004      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005142:	e000      	b.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8005144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005146:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10b      	bne.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800514e:	4b6c      	ldr	r3, [pc, #432]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005152:	f023 0107 	bic.w	r1, r3, #7
 8005156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800515a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800515e:	4a68      	ldr	r2, [pc, #416]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005160:	430b      	orrs	r3, r1
 8005162:	6593      	str	r3, [r2, #88]	@ 0x58
 8005164:	e003      	b.n	800516e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800516a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800516e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005176:	f002 0320 	and.w	r3, r2, #32
 800517a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800517e:	2300      	movs	r3, #0
 8005180:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005184:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005188:	460b      	mov	r3, r1
 800518a:	4313      	orrs	r3, r2
 800518c:	d055      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800518e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005192:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005196:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800519a:	d033      	beq.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800519c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051a0:	d82c      	bhi.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80051a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a6:	d02f      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80051a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ac:	d826      	bhi.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80051ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051b2:	d02b      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80051b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80051b8:	d820      	bhi.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80051ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051be:	d012      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80051c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051c4:	d81a      	bhi.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d022      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80051ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051ce:	d115      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d4:	3308      	adds	r3, #8
 80051d6:	2100      	movs	r1, #0
 80051d8:	4618      	mov	r0, r3
 80051da:	f000 fbe3 	bl	80059a4 <RCCEx_PLL2_Config>
 80051de:	4603      	mov	r3, r0
 80051e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80051e4:	e015      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051ea:	3328      	adds	r3, #40	@ 0x28
 80051ec:	2102      	movs	r1, #2
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 fc8a 	bl	8005b08 <RCCEx_PLL3_Config>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80051fa:	e00a      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005202:	e006      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005204:	bf00      	nop
 8005206:	e004      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005208:	bf00      	nop
 800520a:	e002      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800520c:	bf00      	nop
 800520e:	e000      	b.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005210:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005212:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10b      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800521a:	4b39      	ldr	r3, [pc, #228]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800521c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800521e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005226:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800522a:	4a35      	ldr	r2, [pc, #212]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800522c:	430b      	orrs	r3, r1
 800522e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005230:	e003      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005232:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005236:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800523a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005246:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800524a:	2300      	movs	r3, #0
 800524c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005250:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005254:	460b      	mov	r3, r1
 8005256:	4313      	orrs	r3, r2
 8005258:	d058      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800525a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800525e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005262:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005266:	d033      	beq.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8005268:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800526c:	d82c      	bhi.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800526e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005272:	d02f      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005278:	d826      	bhi.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800527a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800527e:	d02b      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005280:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005284:	d820      	bhi.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005286:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800528a:	d012      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800528c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005290:	d81a      	bhi.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005292:	2b00      	cmp	r3, #0
 8005294:	d022      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005296:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800529a:	d115      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800529c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052a0:	3308      	adds	r3, #8
 80052a2:	2100      	movs	r1, #0
 80052a4:	4618      	mov	r0, r3
 80052a6:	f000 fb7d 	bl	80059a4 <RCCEx_PLL2_Config>
 80052aa:	4603      	mov	r3, r0
 80052ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80052b0:	e015      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052b6:	3328      	adds	r3, #40	@ 0x28
 80052b8:	2102      	movs	r1, #2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 fc24 	bl	8005b08 <RCCEx_PLL3_Config>
 80052c0:	4603      	mov	r3, r0
 80052c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80052c6:	e00a      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80052ce:	e006      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80052d0:	bf00      	nop
 80052d2:	e004      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80052d4:	bf00      	nop
 80052d6:	e002      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80052d8:	bf00      	nop
 80052da:	e000      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80052dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10e      	bne.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052e6:	4b06      	ldr	r3, [pc, #24]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80052e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ea:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80052ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052f6:	4a02      	ldr	r2, [pc, #8]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80052f8:	430b      	orrs	r3, r1
 80052fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052fc:	e006      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80052fe:	bf00      	nop
 8005300:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005304:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005308:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800530c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005318:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800531c:	2300      	movs	r3, #0
 800531e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005322:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005326:	460b      	mov	r3, r1
 8005328:	4313      	orrs	r3, r2
 800532a:	d055      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800532c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005330:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005334:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005338:	d033      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800533a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800533e:	d82c      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005340:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005344:	d02f      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8005346:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800534a:	d826      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800534c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005350:	d02b      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8005352:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005356:	d820      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005358:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800535c:	d012      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800535e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005362:	d81a      	bhi.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005364:	2b00      	cmp	r3, #0
 8005366:	d022      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005368:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536c:	d115      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800536e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005372:	3308      	adds	r3, #8
 8005374:	2100      	movs	r1, #0
 8005376:	4618      	mov	r0, r3
 8005378:	f000 fb14 	bl	80059a4 <RCCEx_PLL2_Config>
 800537c:	4603      	mov	r3, r0
 800537e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005382:	e015      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005388:	3328      	adds	r3, #40	@ 0x28
 800538a:	2102      	movs	r1, #2
 800538c:	4618      	mov	r0, r3
 800538e:	f000 fbbb 	bl	8005b08 <RCCEx_PLL3_Config>
 8005392:	4603      	mov	r3, r0
 8005394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005398:	e00a      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80053a0:	e006      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80053a2:	bf00      	nop
 80053a4:	e004      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80053a6:	bf00      	nop
 80053a8:	e002      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80053aa:	bf00      	nop
 80053ac:	e000      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80053ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10b      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80053b8:	4ba0      	ldr	r3, [pc, #640]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053bc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80053c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053c8:	4a9c      	ldr	r2, [pc, #624]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80053ca:	430b      	orrs	r3, r1
 80053cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80053ce:	e003      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80053d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	f002 0308 	and.w	r3, r2, #8
 80053e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80053e8:	2300      	movs	r3, #0
 80053ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80053ee:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80053f2:	460b      	mov	r3, r1
 80053f4:	4313      	orrs	r3, r2
 80053f6:	d01e      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80053f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005404:	d10c      	bne.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800540a:	3328      	adds	r3, #40	@ 0x28
 800540c:	2102      	movs	r1, #2
 800540e:	4618      	mov	r0, r3
 8005410:	f000 fb7a 	bl	8005b08 <RCCEx_PLL3_Config>
 8005414:	4603      	mov	r3, r0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005420:	4b86      	ldr	r3, [pc, #536]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005424:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800542c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005430:	4a82      	ldr	r2, [pc, #520]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005432:	430b      	orrs	r3, r1
 8005434:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	f002 0310 	and.w	r3, r2, #16
 8005442:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005446:	2300      	movs	r3, #0
 8005448:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800544c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005450:	460b      	mov	r3, r1
 8005452:	4313      	orrs	r3, r2
 8005454:	d01e      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800545a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800545e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005462:	d10c      	bne.n	800547e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005468:	3328      	adds	r3, #40	@ 0x28
 800546a:	2102      	movs	r1, #2
 800546c:	4618      	mov	r0, r3
 800546e:	f000 fb4b 	bl	8005b08 <RCCEx_PLL3_Config>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d002      	beq.n	800547e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800547e:	4b6f      	ldr	r3, [pc, #444]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005482:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800548a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800548e:	4a6b      	ldr	r2, [pc, #428]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005490:	430b      	orrs	r3, r1
 8005492:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80054a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80054a2:	2300      	movs	r3, #0
 80054a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80054a6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80054aa:	460b      	mov	r3, r1
 80054ac:	4313      	orrs	r3, r2
 80054ae:	d03e      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80054b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80054b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054bc:	d022      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80054be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054c2:	d81b      	bhi.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d003      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80054c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054cc:	d00b      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80054ce:	e015      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d4:	3308      	adds	r3, #8
 80054d6:	2100      	movs	r1, #0
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 fa63 	bl	80059a4 <RCCEx_PLL2_Config>
 80054de:	4603      	mov	r3, r0
 80054e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80054e4:	e00f      	b.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054ea:	3328      	adds	r3, #40	@ 0x28
 80054ec:	2102      	movs	r1, #2
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 fb0a 	bl	8005b08 <RCCEx_PLL3_Config>
 80054f4:	4603      	mov	r3, r0
 80054f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80054fa:	e004      	b.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005502:	e000      	b.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8005504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005506:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800550a:	2b00      	cmp	r3, #0
 800550c:	d10b      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800550e:	4b4b      	ldr	r3, [pc, #300]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005512:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800551a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800551e:	4a47      	ldr	r2, [pc, #284]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005520:	430b      	orrs	r3, r1
 8005522:	6593      	str	r3, [r2, #88]	@ 0x58
 8005524:	e003      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005526:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800552a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800552e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005536:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800553a:	673b      	str	r3, [r7, #112]	@ 0x70
 800553c:	2300      	movs	r3, #0
 800553e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005540:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005544:	460b      	mov	r3, r1
 8005546:	4313      	orrs	r3, r2
 8005548:	d03b      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800554a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800554e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005552:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005556:	d01f      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005558:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800555c:	d818      	bhi.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800555e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005562:	d003      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8005564:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005568:	d007      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800556a:	e011      	b.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800556c:	4b33      	ldr	r3, [pc, #204]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800556e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005570:	4a32      	ldr	r2, [pc, #200]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005576:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005578:	e00f      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800557a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557e:	3328      	adds	r3, #40	@ 0x28
 8005580:	2101      	movs	r1, #1
 8005582:	4618      	mov	r0, r3
 8005584:	f000 fac0 	bl	8005b08 <RCCEx_PLL3_Config>
 8005588:	4603      	mov	r3, r0
 800558a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800558e:	e004      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005596:	e000      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005598:	bf00      	nop
    }

    if (ret == HAL_OK)
 800559a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055a2:	4b26      	ldr	r3, [pc, #152]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80055aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055b2:	4a22      	ldr	r2, [pc, #136]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055b4:	430b      	orrs	r3, r1
 80055b6:	6553      	str	r3, [r2, #84]	@ 0x54
 80055b8:	e003      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80055c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80055ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055d0:	2300      	movs	r3, #0
 80055d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055d4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80055d8:	460b      	mov	r3, r1
 80055da:	4313      	orrs	r3, r2
 80055dc:	d034      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80055de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80055e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ec:	d007      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80055ee:	e011      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055f0:	4b12      	ldr	r3, [pc, #72]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f4:	4a11      	ldr	r2, [pc, #68]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80055fc:	e00e      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005602:	3308      	adds	r3, #8
 8005604:	2102      	movs	r1, #2
 8005606:	4618      	mov	r0, r3
 8005608:	f000 f9cc 	bl	80059a4 <RCCEx_PLL2_Config>
 800560c:	4603      	mov	r3, r0
 800560e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005612:	e003      	b.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800561a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800561c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005620:	2b00      	cmp	r3, #0
 8005622:	d10d      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005624:	4b05      	ldr	r3, [pc, #20]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005628:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800562c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005632:	4a02      	ldr	r2, [pc, #8]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005634:	430b      	orrs	r3, r1
 8005636:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005638:	e006      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800563a:	bf00      	nop
 800563c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005640:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005644:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800564c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005650:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005654:	663b      	str	r3, [r7, #96]	@ 0x60
 8005656:	2300      	movs	r3, #0
 8005658:	667b      	str	r3, [r7, #100]	@ 0x64
 800565a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800565e:	460b      	mov	r3, r1
 8005660:	4313      	orrs	r3, r2
 8005662:	d00c      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005668:	3328      	adds	r3, #40	@ 0x28
 800566a:	2102      	movs	r1, #2
 800566c:	4618      	mov	r0, r3
 800566e:	f000 fa4b 	bl	8005b08 <RCCEx_PLL3_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d002      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800567e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005686:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800568a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800568c:	2300      	movs	r3, #0
 800568e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005690:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005694:	460b      	mov	r3, r1
 8005696:	4313      	orrs	r3, r2
 8005698:	d036      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800569a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056a4:	d018      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80056a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80056aa:	d811      	bhi.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80056ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056b0:	d014      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80056b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056b6:	d80b      	bhi.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d011      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80056bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c0:	d106      	bne.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056c2:	4bb7      	ldr	r3, [pc, #732]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c6:	4ab6      	ldr	r2, [pc, #728]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80056ce:	e008      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80056d6:	e004      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80056d8:	bf00      	nop
 80056da:	e002      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80056dc:	bf00      	nop
 80056de:	e000      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80056e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056ea:	4bad      	ldr	r3, [pc, #692]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80056f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056f8:	4aa9      	ldr	r2, [pc, #676]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80056fa:	430b      	orrs	r3, r1
 80056fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80056fe:	e003      	b.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005700:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005704:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005708:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800570c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005710:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005714:	653b      	str	r3, [r7, #80]	@ 0x50
 8005716:	2300      	movs	r3, #0
 8005718:	657b      	str	r3, [r7, #84]	@ 0x54
 800571a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800571e:	460b      	mov	r3, r1
 8005720:	4313      	orrs	r3, r2
 8005722:	d009      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005724:	4b9e      	ldr	r3, [pc, #632]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005728:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800572c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005732:	4a9b      	ldr	r2, [pc, #620]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005734:	430b      	orrs	r3, r1
 8005736:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800573c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005740:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005744:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005746:	2300      	movs	r3, #0
 8005748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800574a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800574e:	460b      	mov	r3, r1
 8005750:	4313      	orrs	r3, r2
 8005752:	d009      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005754:	4b92      	ldr	r3, [pc, #584]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005758:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800575c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005760:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005762:	4a8f      	ldr	r2, [pc, #572]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005764:	430b      	orrs	r3, r1
 8005766:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800576c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005770:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005774:	643b      	str	r3, [r7, #64]	@ 0x40
 8005776:	2300      	movs	r3, #0
 8005778:	647b      	str	r3, [r7, #68]	@ 0x44
 800577a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800577e:	460b      	mov	r3, r1
 8005780:	4313      	orrs	r3, r2
 8005782:	d00e      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005784:	4b86      	ldr	r3, [pc, #536]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	4a85      	ldr	r2, [pc, #532]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800578a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800578e:	6113      	str	r3, [r2, #16]
 8005790:	4b83      	ldr	r3, [pc, #524]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005792:	6919      	ldr	r1, [r3, #16]
 8005794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005798:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800579c:	4a80      	ldr	r2, [pc, #512]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800579e:	430b      	orrs	r3, r1
 80057a0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80057a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057aa:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80057ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057b0:	2300      	movs	r3, #0
 80057b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057b4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80057b8:	460b      	mov	r3, r1
 80057ba:	4313      	orrs	r3, r2
 80057bc:	d009      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80057be:	4b78      	ldr	r3, [pc, #480]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80057c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80057c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057cc:	4a74      	ldr	r2, [pc, #464]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80057ce:	430b      	orrs	r3, r1
 80057d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80057d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057da:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80057de:	633b      	str	r3, [r7, #48]	@ 0x30
 80057e0:	2300      	movs	r3, #0
 80057e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80057e4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80057e8:	460b      	mov	r3, r1
 80057ea:	4313      	orrs	r3, r2
 80057ec:	d00a      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80057ee:	4b6c      	ldr	r3, [pc, #432]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80057f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80057f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057fe:	4a68      	ldr	r2, [pc, #416]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005800:	430b      	orrs	r3, r1
 8005802:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005804:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	2100      	movs	r1, #0
 800580e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005816:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800581a:	460b      	mov	r3, r1
 800581c:	4313      	orrs	r3, r2
 800581e:	d011      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005824:	3308      	adds	r3, #8
 8005826:	2100      	movs	r1, #0
 8005828:	4618      	mov	r0, r3
 800582a:	f000 f8bb 	bl	80059a4 <RCCEx_PLL2_Config>
 800582e:	4603      	mov	r3, r0
 8005830:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005834:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005838:	2b00      	cmp	r3, #0
 800583a:	d003      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800583c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005840:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	2100      	movs	r1, #0
 800584e:	6239      	str	r1, [r7, #32]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	627b      	str	r3, [r7, #36]	@ 0x24
 8005856:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800585a:	460b      	mov	r3, r1
 800585c:	4313      	orrs	r3, r2
 800585e:	d011      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005864:	3308      	adds	r3, #8
 8005866:	2101      	movs	r1, #1
 8005868:	4618      	mov	r0, r3
 800586a:	f000 f89b 	bl	80059a4 <RCCEx_PLL2_Config>
 800586e:	4603      	mov	r3, r0
 8005870:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005874:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800587c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005880:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588c:	2100      	movs	r1, #0
 800588e:	61b9      	str	r1, [r7, #24]
 8005890:	f003 0304 	and.w	r3, r3, #4
 8005894:	61fb      	str	r3, [r7, #28]
 8005896:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800589a:	460b      	mov	r3, r1
 800589c:	4313      	orrs	r3, r2
 800589e:	d011      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80058a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058a4:	3308      	adds	r3, #8
 80058a6:	2102      	movs	r1, #2
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 f87b 	bl	80059a4 <RCCEx_PLL2_Config>
 80058ae:	4603      	mov	r3, r0
 80058b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80058b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80058c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058cc:	2100      	movs	r1, #0
 80058ce:	6139      	str	r1, [r7, #16]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	617b      	str	r3, [r7, #20]
 80058d6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80058da:	460b      	mov	r3, r1
 80058dc:	4313      	orrs	r3, r2
 80058de:	d011      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80058e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058e4:	3328      	adds	r3, #40	@ 0x28
 80058e6:	2100      	movs	r1, #0
 80058e8:	4618      	mov	r0, r3
 80058ea:	f000 f90d 	bl	8005b08 <RCCEx_PLL3_Config>
 80058ee:	4603      	mov	r3, r0
 80058f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 80058f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d003      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005900:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590c:	2100      	movs	r1, #0
 800590e:	60b9      	str	r1, [r7, #8]
 8005910:	f003 0310 	and.w	r3, r3, #16
 8005914:	60fb      	str	r3, [r7, #12]
 8005916:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800591a:	460b      	mov	r3, r1
 800591c:	4313      	orrs	r3, r2
 800591e:	d011      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005924:	3328      	adds	r3, #40	@ 0x28
 8005926:	2101      	movs	r1, #1
 8005928:	4618      	mov	r0, r3
 800592a:	f000 f8ed 	bl	8005b08 <RCCEx_PLL3_Config>
 800592e:	4603      	mov	r3, r0
 8005930:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005934:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005940:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005944:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	2100      	movs	r1, #0
 800594e:	6039      	str	r1, [r7, #0]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	607b      	str	r3, [r7, #4]
 8005956:	e9d7 1200 	ldrd	r1, r2, [r7]
 800595a:	460b      	mov	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	d011      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005964:	3328      	adds	r3, #40	@ 0x28
 8005966:	2102      	movs	r1, #2
 8005968:	4618      	mov	r0, r3
 800596a:	f000 f8cd 	bl	8005b08 <RCCEx_PLL3_Config>
 800596e:	4603      	mov	r3, r0
 8005970:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005974:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800597c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005980:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005984:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005988:	2b00      	cmp	r3, #0
 800598a:	d101      	bne.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800598c:	2300      	movs	r3, #0
 800598e:	e000      	b.n	8005992 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
}
 8005992:	4618      	mov	r0, r3
 8005994:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005998:	46bd      	mov	sp, r7
 800599a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800599e:	bf00      	nop
 80059a0:	58024400 	.word	0x58024400

080059a4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059b2:	4b53      	ldr	r3, [pc, #332]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 80059b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b6:	f003 0303 	and.w	r3, r3, #3
 80059ba:	2b03      	cmp	r3, #3
 80059bc:	d101      	bne.n	80059c2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e099      	b.n	8005af6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80059c2:	4b4f      	ldr	r3, [pc, #316]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a4e      	ldr	r2, [pc, #312]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 80059c8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ce:	f7fc f879 	bl	8001ac4 <HAL_GetTick>
 80059d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80059d4:	e008      	b.n	80059e8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059d6:	f7fc f875 	bl	8001ac4 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e086      	b.n	8005af6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80059e8:	4b45      	ldr	r3, [pc, #276]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1f0      	bne.n	80059d6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80059f4:	4b42      	ldr	r3, [pc, #264]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 80059f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	031b      	lsls	r3, r3, #12
 8005a02:	493f      	ldr	r1, [pc, #252]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	3b01      	subs	r3, #1
 8005a18:	025b      	lsls	r3, r3, #9
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	431a      	orrs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	3b01      	subs	r3, #1
 8005a24:	041b      	lsls	r3, r3, #16
 8005a26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	691b      	ldr	r3, [r3, #16]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	061b      	lsls	r3, r3, #24
 8005a34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a38:	4931      	ldr	r1, [pc, #196]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005a3e:	4b30      	ldr	r3, [pc, #192]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	492d      	ldr	r1, [pc, #180]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005a50:	4b2b      	ldr	r3, [pc, #172]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a54:	f023 0220 	bic.w	r2, r3, #32
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	4928      	ldr	r1, [pc, #160]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005a62:	4b27      	ldr	r3, [pc, #156]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a66:	4a26      	ldr	r2, [pc, #152]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a68:	f023 0310 	bic.w	r3, r3, #16
 8005a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005a6e:	4b24      	ldr	r3, [pc, #144]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a72:	4b24      	ldr	r3, [pc, #144]	@ (8005b04 <RCCEx_PLL2_Config+0x160>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	69d2      	ldr	r2, [r2, #28]
 8005a7a:	00d2      	lsls	r2, r2, #3
 8005a7c:	4920      	ldr	r1, [pc, #128]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005a82:	4b1f      	ldr	r3, [pc, #124]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a86:	4a1e      	ldr	r2, [pc, #120]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a88:	f043 0310 	orr.w	r3, r3, #16
 8005a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d106      	bne.n	8005aa2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005a94:	4b1a      	ldr	r3, [pc, #104]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a98:	4a19      	ldr	r2, [pc, #100]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005a9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005aa0:	e00f      	b.n	8005ac2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d106      	bne.n	8005ab6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005aa8:	4b15      	ldr	r3, [pc, #84]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aac:	4a14      	ldr	r2, [pc, #80]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005aae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ab4:	e005      	b.n	8005ac2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005ab6:	4b12      	ldr	r3, [pc, #72]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aba:	4a11      	ldr	r2, [pc, #68]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005abc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005ac0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a0e      	ldr	r2, [pc, #56]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005ac8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005acc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ace:	f7fb fff9 	bl	8001ac4 <HAL_GetTick>
 8005ad2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005ad4:	e008      	b.n	8005ae8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005ad6:	f7fb fff5 	bl	8001ac4 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d901      	bls.n	8005ae8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e006      	b.n	8005af6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005ae8:	4b05      	ldr	r3, [pc, #20]	@ (8005b00 <RCCEx_PLL2_Config+0x15c>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0f0      	beq.n	8005ad6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	58024400 	.word	0x58024400
 8005b04:	ffff0007 	.word	0xffff0007

08005b08 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b12:	2300      	movs	r3, #0
 8005b14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b16:	4b53      	ldr	r3, [pc, #332]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	d101      	bne.n	8005b26 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e099      	b.n	8005c5a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005b26:	4b4f      	ldr	r3, [pc, #316]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a4e      	ldr	r2, [pc, #312]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b32:	f7fb ffc7 	bl	8001ac4 <HAL_GetTick>
 8005b36:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005b38:	e008      	b.n	8005b4c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b3a:	f7fb ffc3 	bl	8001ac4 <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d901      	bls.n	8005b4c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e086      	b.n	8005c5a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005b4c:	4b45      	ldr	r3, [pc, #276]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1f0      	bne.n	8005b3a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005b58:	4b42      	ldr	r3, [pc, #264]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b5c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	051b      	lsls	r3, r3, #20
 8005b66:	493f      	ldr	r1, [pc, #252]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	3b01      	subs	r3, #1
 8005b72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	025b      	lsls	r3, r3, #9
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	431a      	orrs	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	041b      	lsls	r3, r3, #16
 8005b8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	3b01      	subs	r3, #1
 8005b96:	061b      	lsls	r3, r3, #24
 8005b98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b9c:	4931      	ldr	r1, [pc, #196]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005ba2:	4b30      	ldr	r3, [pc, #192]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	492d      	ldr	r1, [pc, #180]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	4928      	ldr	r1, [pc, #160]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005bc6:	4b27      	ldr	r3, [pc, #156]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bca:	4a26      	ldr	r2, [pc, #152]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005bd2:	4b24      	ldr	r3, [pc, #144]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bd6:	4b24      	ldr	r3, [pc, #144]	@ (8005c68 <RCCEx_PLL3_Config+0x160>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	69d2      	ldr	r2, [r2, #28]
 8005bde:	00d2      	lsls	r2, r2, #3
 8005be0:	4920      	ldr	r1, [pc, #128]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005be6:	4b1f      	ldr	r3, [pc, #124]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bea:	4a1e      	ldr	r2, [pc, #120]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d106      	bne.n	8005c06 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfc:	4a19      	ldr	r2, [pc, #100]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005bfe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005c02:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c04:	e00f      	b.n	8005c26 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d106      	bne.n	8005c1a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005c0c:	4b15      	ldr	r3, [pc, #84]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c10:	4a14      	ldr	r2, [pc, #80]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005c16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c18:	e005      	b.n	8005c26 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005c1a:	4b12      	ldr	r3, [pc, #72]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c1e:	4a11      	ldr	r2, [pc, #68]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c24:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005c26:	4b0f      	ldr	r3, [pc, #60]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c32:	f7fb ff47 	bl	8001ac4 <HAL_GetTick>
 8005c36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005c38:	e008      	b.n	8005c4c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005c3a:	f7fb ff43 	bl	8001ac4 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e006      	b.n	8005c5a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005c4c:	4b05      	ldr	r3, [pc, #20]	@ (8005c64 <RCCEx_PLL3_Config+0x15c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0f0      	beq.n	8005c3a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	58024400 	.word	0x58024400
 8005c68:	ffff0007 	.word	0xffff0007

08005c6c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e10f      	b.n	8005e9e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a87      	ldr	r2, [pc, #540]	@ (8005ea8 <HAL_SPI_Init+0x23c>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d00f      	beq.n	8005cae <HAL_SPI_Init+0x42>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a86      	ldr	r2, [pc, #536]	@ (8005eac <HAL_SPI_Init+0x240>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00a      	beq.n	8005cae <HAL_SPI_Init+0x42>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a84      	ldr	r2, [pc, #528]	@ (8005eb0 <HAL_SPI_Init+0x244>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d005      	beq.n	8005cae <HAL_SPI_Init+0x42>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	2b0f      	cmp	r3, #15
 8005ca8:	d901      	bls.n	8005cae <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e0f7      	b.n	8005e9e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 fd08 	bl	80066c4 <SPI_GetPacketSize>
 8005cb4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a7b      	ldr	r2, [pc, #492]	@ (8005ea8 <HAL_SPI_Init+0x23c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d00c      	beq.n	8005cda <HAL_SPI_Init+0x6e>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a79      	ldr	r2, [pc, #484]	@ (8005eac <HAL_SPI_Init+0x240>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d007      	beq.n	8005cda <HAL_SPI_Init+0x6e>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a78      	ldr	r2, [pc, #480]	@ (8005eb0 <HAL_SPI_Init+0x244>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d002      	beq.n	8005cda <HAL_SPI_Init+0x6e>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2b08      	cmp	r3, #8
 8005cd8:	d811      	bhi.n	8005cfe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005cde:	4a72      	ldr	r2, [pc, #456]	@ (8005ea8 <HAL_SPI_Init+0x23c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d009      	beq.n	8005cf8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a70      	ldr	r2, [pc, #448]	@ (8005eac <HAL_SPI_Init+0x240>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d004      	beq.n	8005cf8 <HAL_SPI_Init+0x8c>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a6f      	ldr	r2, [pc, #444]	@ (8005eb0 <HAL_SPI_Init+0x244>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d104      	bne.n	8005d02 <HAL_SPI_Init+0x96>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2b10      	cmp	r3, #16
 8005cfc:	d901      	bls.n	8005d02 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e0cd      	b.n	8005e9e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d106      	bne.n	8005d1c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fb fcd0 	bl	80016bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 0201 	bic.w	r2, r2, #1
 8005d32:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005d3e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d48:	d119      	bne.n	8005d7e <HAL_SPI_Init+0x112>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d52:	d103      	bne.n	8005d5c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d008      	beq.n	8005d6e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10c      	bne.n	8005d7e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005d68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6c:	d107      	bne.n	8005d7e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005d7c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00f      	beq.n	8005daa <HAL_SPI_Init+0x13e>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	2b06      	cmp	r3, #6
 8005d90:	d90b      	bls.n	8005daa <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	601a      	str	r2, [r3, #0]
 8005da8:	e007      	b.n	8005dba <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005db8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	69da      	ldr	r2, [r3, #28]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dcc:	ea42 0103 	orr.w	r1, r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68da      	ldr	r2, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de4:	431a      	orrs	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dea:	431a      	orrs	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	699b      	ldr	r3, [r3, #24]
 8005df0:	431a      	orrs	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	431a      	orrs	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	431a      	orrs	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	431a      	orrs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e1a:	ea42 0103 	orr.w	r1, r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d113      	bne.n	8005e5a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e44:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e58:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0201 	bic.w	r2, r2, #1
 8005e68:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00a      	beq.n	8005e8c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	40013000 	.word	0x40013000
 8005eac:	40003800 	.word	0x40003800
 8005eb0:	40003c00 	.word	0x40003c00

08005eb4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b08e      	sub	sp, #56	@ 0x38
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
 8005ec0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3320      	adds	r3, #32
 8005ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3330      	adds	r3, #48	@ 0x30
 8005ed0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	3301      	adds	r3, #1
 8005edc:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ede:	f7fb fdf1 	bl	8001ac4 <HAL_GetTick>
 8005ee2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8005ee4:	887b      	ldrh	r3, [r7, #2]
 8005ee6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8005ee8:	887b      	ldrh	r3, [r7, #2]
 8005eea:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d001      	beq.n	8005efc <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e310      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d005      	beq.n	8005f0e <HAL_SPI_TransmitReceive+0x5a>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d002      	beq.n	8005f0e <HAL_SPI_TransmitReceive+0x5a>
 8005f08:	887b      	ldrh	r3, [r7, #2]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e305      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_SPI_TransmitReceive+0x6c>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e2fe      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2205      	movs	r2, #5
 8005f2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	887a      	ldrh	r2, [r7, #2]
 8005f42:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	887a      	ldrh	r2, [r7, #2]
 8005f4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	68ba      	ldr	r2, [r7, #8]
 8005f52:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	887a      	ldrh	r2, [r7, #2]
 8005f58:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	887a      	ldrh	r2, [r7, #2]
 8005f60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8005f7e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a70      	ldr	r2, [pc, #448]	@ (8006148 <HAL_SPI_TransmitReceive+0x294>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d009      	beq.n	8005f9e <HAL_SPI_TransmitReceive+0xea>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a6f      	ldr	r2, [pc, #444]	@ (800614c <HAL_SPI_TransmitReceive+0x298>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d004      	beq.n	8005f9e <HAL_SPI_TransmitReceive+0xea>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a6d      	ldr	r2, [pc, #436]	@ (8006150 <HAL_SPI_TransmitReceive+0x29c>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d102      	bne.n	8005fa4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8005f9e:	2310      	movs	r3, #16
 8005fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fa2:	e001      	b.n	8005fa8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8005fa4:	2308      	movs	r3, #8
 8005fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	685a      	ldr	r2, [r3, #4]
 8005fae:	4b69      	ldr	r3, [pc, #420]	@ (8006154 <HAL_SPI_TransmitReceive+0x2a0>)
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	8879      	ldrh	r1, [r7, #2]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	6812      	ldr	r2, [r2, #0]
 8005fb8:	430b      	orrs	r3, r1
 8005fba:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0201 	orr.w	r2, r2, #1
 8005fca:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fd4:	d107      	bne.n	8005fe6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fe4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	2b0f      	cmp	r3, #15
 8005fec:	f240 80a2 	bls.w	8006134 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8005ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff2:	089b      	lsrs	r3, r3, #2
 8005ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005ff6:	e094      	b.n	8006122 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b02      	cmp	r3, #2
 8006004:	d120      	bne.n	8006048 <HAL_SPI_TransmitReceive+0x194>
 8006006:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01d      	beq.n	8006048 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800600c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800600e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006012:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006014:	429a      	cmp	r2, r3
 8006016:	d217      	bcs.n	8006048 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6812      	ldr	r2, [r2, #0]
 8006022:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006028:	1d1a      	adds	r2, r3, #4
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006034:	b29b      	uxth	r3, r3
 8006036:	3b01      	subs	r3, #1
 8006038:	b29a      	uxth	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006046:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006050:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006052:	2b00      	cmp	r3, #0
 8006054:	d065      	beq.n	8006122 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b01      	cmp	r3, #1
 8006062:	d118      	bne.n	8006096 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800606c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800606e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006074:	1d1a      	adds	r2, r3, #4
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006080:	b29b      	uxth	r3, r3
 8006082:	3b01      	subs	r3, #1
 8006084:	b29a      	uxth	r2, r3
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006092:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006094:	e045      	b.n	8006122 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006096:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006098:	8bfb      	ldrh	r3, [r7, #30]
 800609a:	429a      	cmp	r2, r3
 800609c:	d21d      	bcs.n	80060da <HAL_SPI_TransmitReceive+0x226>
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d018      	beq.n	80060da <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060b0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80060b2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060b8:	1d1a      	adds	r2, r3, #4
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80060d6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80060d8:	e023      	b.n	8006122 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060da:	f7fb fcf3 	bl	8001ac4 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d803      	bhi.n	80060f2 <HAL_SPI_TransmitReceive+0x23e>
 80060ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f0:	d102      	bne.n	80060f8 <HAL_SPI_TransmitReceive+0x244>
 80060f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d114      	bne.n	8006122 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80060f8:	68f8      	ldr	r0, [r7, #12]
 80060fa:	f000 fa15 	bl	8006528 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006104:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e1fd      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006122:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006124:	2b00      	cmp	r3, #0
 8006126:	f47f af67 	bne.w	8005ff8 <HAL_SPI_TransmitReceive+0x144>
 800612a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800612c:	2b00      	cmp	r3, #0
 800612e:	f47f af63 	bne.w	8005ff8 <HAL_SPI_TransmitReceive+0x144>
 8006132:	e1ce      	b.n	80064d2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	2b07      	cmp	r3, #7
 800613a:	f240 81c2 	bls.w	80064c2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800613e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006140:	085b      	lsrs	r3, r3, #1
 8006142:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006144:	e0c9      	b.n	80062da <HAL_SPI_TransmitReceive+0x426>
 8006146:	bf00      	nop
 8006148:	40013000 	.word	0x40013000
 800614c:	40003800 	.word	0x40003800
 8006150:	40003c00 	.word	0x40003c00
 8006154:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b02      	cmp	r3, #2
 8006164:	d11f      	bne.n	80061a6 <HAL_SPI_TransmitReceive+0x2f2>
 8006166:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01c      	beq.n	80061a6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800616c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800616e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006172:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006174:	429a      	cmp	r2, r3
 8006176:	d216      	bcs.n	80061a6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800617c:	881a      	ldrh	r2, [r3, #0]
 800617e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006180:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006186:	1c9a      	adds	r2, r3, #2
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006192:	b29b      	uxth	r3, r3
 8006194:	3b01      	subs	r3, #1
 8006196:	b29a      	uxth	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80061a4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80061ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 8092 	beq.w	80062da <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d118      	bne.n	80061f6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061c8:	6a3a      	ldr	r2, [r7, #32]
 80061ca:	8812      	ldrh	r2, [r2, #0]
 80061cc:	b292      	uxth	r2, r2
 80061ce:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061d4:	1c9a      	adds	r2, r3, #2
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061f2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80061f4:	e071      	b.n	80062da <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80061f6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80061f8:	8bfb      	ldrh	r3, [r7, #30]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d228      	bcs.n	8006250 <HAL_SPI_TransmitReceive+0x39c>
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d023      	beq.n	8006250 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800620c:	6a3a      	ldr	r2, [r7, #32]
 800620e:	8812      	ldrh	r2, [r2, #0]
 8006210:	b292      	uxth	r2, r2
 8006212:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006218:	1c9a      	adds	r2, r3, #2
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006222:	6a3a      	ldr	r2, [r7, #32]
 8006224:	8812      	ldrh	r2, [r2, #0]
 8006226:	b292      	uxth	r2, r2
 8006228:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800622e:	1c9a      	adds	r2, r3, #2
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800623a:	b29b      	uxth	r3, r3
 800623c:	3b02      	subs	r3, #2
 800623e:	b29a      	uxth	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800624c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800624e:	e044      	b.n	80062da <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006250:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006252:	2b01      	cmp	r3, #1
 8006254:	d11d      	bne.n	8006292 <HAL_SPI_TransmitReceive+0x3de>
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800625c:	2b00      	cmp	r3, #0
 800625e:	d018      	beq.n	8006292 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006264:	6a3a      	ldr	r2, [r7, #32]
 8006266:	8812      	ldrh	r2, [r2, #0]
 8006268:	b292      	uxth	r2, r2
 800626a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006270:	1c9a      	adds	r2, r3, #2
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800627c:	b29b      	uxth	r3, r3
 800627e:	3b01      	subs	r3, #1
 8006280:	b29a      	uxth	r2, r3
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800628e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006290:	e023      	b.n	80062da <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006292:	f7fb fc17 	bl	8001ac4 <HAL_GetTick>
 8006296:	4602      	mov	r2, r0
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	1ad3      	subs	r3, r2, r3
 800629c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800629e:	429a      	cmp	r2, r3
 80062a0:	d803      	bhi.n	80062aa <HAL_SPI_TransmitReceive+0x3f6>
 80062a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a8:	d102      	bne.n	80062b0 <HAL_SPI_TransmitReceive+0x3fc>
 80062aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d114      	bne.n	80062da <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 f939 	bl	8006528 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e121      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80062da:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f47f af3b 	bne.w	8006158 <HAL_SPI_TransmitReceive+0x2a4>
 80062e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f47f af37 	bne.w	8006158 <HAL_SPI_TransmitReceive+0x2a4>
 80062ea:	e0f2      	b.n	80064d2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d121      	bne.n	800633e <HAL_SPI_TransmitReceive+0x48a>
 80062fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d01e      	beq.n	800633e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8006300:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006302:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006306:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006308:	429a      	cmp	r2, r3
 800630a:	d218      	bcs.n	800633e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	3320      	adds	r3, #32
 8006316:	7812      	ldrb	r2, [r2, #0]
 8006318:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800632a:	b29b      	uxth	r3, r3
 800632c:	3b01      	subs	r3, #1
 800632e:	b29a      	uxth	r2, r3
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800633c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006346:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006348:	2b00      	cmp	r3, #0
 800634a:	f000 80ba 	beq.w	80064c2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	695b      	ldr	r3, [r3, #20]
 8006354:	f003 0301 	and.w	r3, r3, #1
 8006358:	2b01      	cmp	r3, #1
 800635a:	d11b      	bne.n	8006394 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006368:	7812      	ldrb	r2, [r2, #0]
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006372:	1c5a      	adds	r2, r3, #1
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800637e:	b29b      	uxth	r3, r3
 8006380:	3b01      	subs	r3, #1
 8006382:	b29a      	uxth	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006390:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006392:	e096      	b.n	80064c2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006394:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006396:	8bfb      	ldrh	r3, [r7, #30]
 8006398:	429a      	cmp	r2, r3
 800639a:	d24a      	bcs.n	8006432 <HAL_SPI_TransmitReceive+0x57e>
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d045      	beq.n	8006432 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063b2:	7812      	ldrb	r2, [r2, #0]
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	b2d2      	uxtb	r2, r2
 80063d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063d8:	1c5a      	adds	r2, r3, #1
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063ea:	7812      	ldrb	r2, [r2, #0]
 80063ec:	b2d2      	uxtb	r2, r2
 80063ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063f4:	1c5a      	adds	r2, r3, #1
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006406:	7812      	ldrb	r2, [r2, #0]
 8006408:	b2d2      	uxtb	r2, r2
 800640a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800641c:	b29b      	uxth	r3, r3
 800641e:	3b04      	subs	r3, #4
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800642e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006430:	e047      	b.n	80064c2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006432:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006434:	2b03      	cmp	r3, #3
 8006436:	d820      	bhi.n	800647a <HAL_SPI_TransmitReceive+0x5c6>
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d01b      	beq.n	800647a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800644e:	7812      	ldrb	r2, [r2, #0]
 8006450:	b2d2      	uxtb	r2, r2
 8006452:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006458:	1c5a      	adds	r2, r3, #1
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006464:	b29b      	uxth	r3, r3
 8006466:	3b01      	subs	r3, #1
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006476:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006478:	e023      	b.n	80064c2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800647a:	f7fb fb23 	bl	8001ac4 <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006486:	429a      	cmp	r2, r3
 8006488:	d803      	bhi.n	8006492 <HAL_SPI_TransmitReceive+0x5de>
 800648a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800648c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006490:	d102      	bne.n	8006498 <HAL_SPI_TransmitReceive+0x5e4>
 8006492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006494:	2b00      	cmp	r3, #0
 8006496:	d114      	bne.n	80064c2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f000 f845 	bl	8006528 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e02d      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80064c2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f47f af11 	bne.w	80062ec <HAL_SPI_TransmitReceive+0x438>
 80064ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f47f af0d 	bne.w	80062ec <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d8:	2200      	movs	r2, #0
 80064da:	2108      	movs	r1, #8
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 f8c3 	bl	8006668 <SPI_WaitOnFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d007      	beq.n	80064f8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064ee:	f043 0220 	orr.w	r2, r3, #32
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 f815 	bl	8006528 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e000      	b.n	800651e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800651c:	2300      	movs	r3, #0
  }
}
 800651e:	4618      	mov	r0, r3
 8006520:	3730      	adds	r7, #48	@ 0x30
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop

08006528 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	699a      	ldr	r2, [r3, #24]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0208 	orr.w	r2, r2, #8
 8006546:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f042 0210 	orr.w	r2, r2, #16
 8006556:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 0201 	bic.w	r2, r2, #1
 8006566:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6919      	ldr	r1, [r3, #16]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	4b3c      	ldr	r3, [pc, #240]	@ (8006664 <SPI_CloseTransfer+0x13c>)
 8006574:	400b      	ands	r3, r1
 8006576:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689a      	ldr	r2, [r3, #8]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006586:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800658e:	b2db      	uxtb	r3, r3
 8006590:	2b04      	cmp	r3, #4
 8006592:	d014      	beq.n	80065be <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f003 0320 	and.w	r3, r3, #32
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00f      	beq.n	80065be <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	699a      	ldr	r2, [r3, #24]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0220 	orr.w	r2, r2, #32
 80065bc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b03      	cmp	r3, #3
 80065c8:	d014      	beq.n	80065f4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00f      	beq.n	80065f4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065da:	f043 0204 	orr.w	r2, r3, #4
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699a      	ldr	r2, [r3, #24]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065f2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00f      	beq.n	800661e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006604:	f043 0201 	orr.w	r2, r3, #1
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	699a      	ldr	r2, [r3, #24]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800661c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00f      	beq.n	8006648 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800662e:	f043 0208 	orr.w	r2, r3, #8
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	699a      	ldr	r2, [r3, #24]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006646:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006658:	bf00      	nop
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr
 8006664:	fffffc90 	.word	0xfffffc90

08006668 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	4613      	mov	r3, r2
 8006676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006678:	e010      	b.n	800669c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800667a:	f7fb fa23 	bl	8001ac4 <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	429a      	cmp	r2, r3
 8006688:	d803      	bhi.n	8006692 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d102      	bne.n	8006698 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e00f      	b.n	80066bc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695a      	ldr	r2, [r3, #20]
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	4013      	ands	r3, r2
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	bf0c      	ite	eq
 80066ac:	2301      	moveq	r3, #1
 80066ae:	2300      	movne	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	461a      	mov	r2, r3
 80066b4:	79fb      	ldrb	r3, [r7, #7]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d0df      	beq.n	800667a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d0:	095b      	lsrs	r3, r3, #5
 80066d2:	3301      	adds	r3, #1
 80066d4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	3301      	adds	r3, #1
 80066dc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	3307      	adds	r3, #7
 80066e2:	08db      	lsrs	r3, r3, #3
 80066e4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	fb02 f303 	mul.w	r3, r2, r3
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3714      	adds	r7, #20
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
	...

080066fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066fc:	b084      	sub	sp, #16
 80066fe:	b580      	push	{r7, lr}
 8006700:	b084      	sub	sp, #16
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
 8006706:	f107 001c 	add.w	r0, r7, #28
 800670a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800670e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006712:	2b01      	cmp	r3, #1
 8006714:	d121      	bne.n	800675a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68da      	ldr	r2, [r3, #12]
 8006726:	4b2c      	ldr	r3, [pc, #176]	@ (80067d8 <USB_CoreInit+0xdc>)
 8006728:	4013      	ands	r3, r2
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800673a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800673e:	2b01      	cmp	r3, #1
 8006740:	d105      	bne.n	800674e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f001 fafa 	bl	8007d48 <USB_CoreReset>
 8006754:	4603      	mov	r3, r0
 8006756:	73fb      	strb	r3, [r7, #15]
 8006758:	e01b      	b.n	8006792 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f001 faee 	bl	8007d48 <USB_CoreReset>
 800676c:	4603      	mov	r3, r0
 800676e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006770:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006774:	2b00      	cmp	r3, #0
 8006776:	d106      	bne.n	8006786 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	639a      	str	r2, [r3, #56]	@ 0x38
 8006784:	e005      	b.n	8006792 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800678a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006792:	7fbb      	ldrb	r3, [r7, #30]
 8006794:	2b01      	cmp	r3, #1
 8006796:	d116      	bne.n	80067c6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800679c:	b29a      	uxth	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80067a6:	4b0d      	ldr	r3, [pc, #52]	@ (80067dc <USB_CoreInit+0xe0>)
 80067a8:	4313      	orrs	r3, r2
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f043 0206 	orr.w	r2, r3, #6
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f043 0220 	orr.w	r2, r3, #32
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80067d2:	b004      	add	sp, #16
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	ffbdffbf 	.word	0xffbdffbf
 80067dc:	03ee0000 	.word	0x03ee0000

080067e0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	4613      	mov	r3, r2
 80067ec:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80067ee:	79fb      	ldrb	r3, [r7, #7]
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d165      	bne.n	80068c0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	4a41      	ldr	r2, [pc, #260]	@ (80068fc <USB_SetTurnaroundTime+0x11c>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d906      	bls.n	800680a <USB_SetTurnaroundTime+0x2a>
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	4a40      	ldr	r2, [pc, #256]	@ (8006900 <USB_SetTurnaroundTime+0x120>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d202      	bcs.n	800680a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006804:	230f      	movs	r3, #15
 8006806:	617b      	str	r3, [r7, #20]
 8006808:	e062      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	4a3c      	ldr	r2, [pc, #240]	@ (8006900 <USB_SetTurnaroundTime+0x120>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d306      	bcc.n	8006820 <USB_SetTurnaroundTime+0x40>
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	4a3b      	ldr	r2, [pc, #236]	@ (8006904 <USB_SetTurnaroundTime+0x124>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d202      	bcs.n	8006820 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800681a:	230e      	movs	r3, #14
 800681c:	617b      	str	r3, [r7, #20]
 800681e:	e057      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	4a38      	ldr	r2, [pc, #224]	@ (8006904 <USB_SetTurnaroundTime+0x124>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d306      	bcc.n	8006836 <USB_SetTurnaroundTime+0x56>
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	4a37      	ldr	r2, [pc, #220]	@ (8006908 <USB_SetTurnaroundTime+0x128>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d202      	bcs.n	8006836 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006830:	230d      	movs	r3, #13
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	e04c      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	4a33      	ldr	r2, [pc, #204]	@ (8006908 <USB_SetTurnaroundTime+0x128>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d306      	bcc.n	800684c <USB_SetTurnaroundTime+0x6c>
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	4a32      	ldr	r2, [pc, #200]	@ (800690c <USB_SetTurnaroundTime+0x12c>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d802      	bhi.n	800684c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006846:	230c      	movs	r3, #12
 8006848:	617b      	str	r3, [r7, #20]
 800684a:	e041      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	4a2f      	ldr	r2, [pc, #188]	@ (800690c <USB_SetTurnaroundTime+0x12c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d906      	bls.n	8006862 <USB_SetTurnaroundTime+0x82>
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	4a2e      	ldr	r2, [pc, #184]	@ (8006910 <USB_SetTurnaroundTime+0x130>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d802      	bhi.n	8006862 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800685c:	230b      	movs	r3, #11
 800685e:	617b      	str	r3, [r7, #20]
 8006860:	e036      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	4a2a      	ldr	r2, [pc, #168]	@ (8006910 <USB_SetTurnaroundTime+0x130>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d906      	bls.n	8006878 <USB_SetTurnaroundTime+0x98>
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	4a29      	ldr	r2, [pc, #164]	@ (8006914 <USB_SetTurnaroundTime+0x134>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d802      	bhi.n	8006878 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006872:	230a      	movs	r3, #10
 8006874:	617b      	str	r3, [r7, #20]
 8006876:	e02b      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	4a26      	ldr	r2, [pc, #152]	@ (8006914 <USB_SetTurnaroundTime+0x134>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d906      	bls.n	800688e <USB_SetTurnaroundTime+0xae>
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	4a25      	ldr	r2, [pc, #148]	@ (8006918 <USB_SetTurnaroundTime+0x138>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d202      	bcs.n	800688e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006888:	2309      	movs	r3, #9
 800688a:	617b      	str	r3, [r7, #20]
 800688c:	e020      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	4a21      	ldr	r2, [pc, #132]	@ (8006918 <USB_SetTurnaroundTime+0x138>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d306      	bcc.n	80068a4 <USB_SetTurnaroundTime+0xc4>
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	4a20      	ldr	r2, [pc, #128]	@ (800691c <USB_SetTurnaroundTime+0x13c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d802      	bhi.n	80068a4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800689e:	2308      	movs	r3, #8
 80068a0:	617b      	str	r3, [r7, #20]
 80068a2:	e015      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	4a1d      	ldr	r2, [pc, #116]	@ (800691c <USB_SetTurnaroundTime+0x13c>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d906      	bls.n	80068ba <USB_SetTurnaroundTime+0xda>
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006920 <USB_SetTurnaroundTime+0x140>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d202      	bcs.n	80068ba <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80068b4:	2307      	movs	r3, #7
 80068b6:	617b      	str	r3, [r7, #20]
 80068b8:	e00a      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80068ba:	2306      	movs	r3, #6
 80068bc:	617b      	str	r3, [r7, #20]
 80068be:	e007      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80068c0:	79fb      	ldrb	r3, [r7, #7]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d102      	bne.n	80068cc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80068c6:	2309      	movs	r3, #9
 80068c8:	617b      	str	r3, [r7, #20]
 80068ca:	e001      	b.n	80068d0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80068cc:	2309      	movs	r3, #9
 80068ce:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	68da      	ldr	r2, [r3, #12]
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	029b      	lsls	r3, r3, #10
 80068e4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80068e8:	431a      	orrs	r2, r3
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	371c      	adds	r7, #28
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	00d8acbf 	.word	0x00d8acbf
 8006900:	00e4e1c0 	.word	0x00e4e1c0
 8006904:	00f42400 	.word	0x00f42400
 8006908:	01067380 	.word	0x01067380
 800690c:	011a499f 	.word	0x011a499f
 8006910:	01312cff 	.word	0x01312cff
 8006914:	014ca43f 	.word	0x014ca43f
 8006918:	016e3600 	.word	0x016e3600
 800691c:	01a6ab1f 	.word	0x01a6ab1f
 8006920:	01e84800 	.word	0x01e84800

08006924 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f043 0201 	orr.w	r2, r3, #1
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006938:	2300      	movs	r3, #0
}
 800693a:	4618      	mov	r0, r3
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f023 0201 	bic.w	r2, r3, #1
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	460b      	mov	r3, r1
 8006972:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006984:	78fb      	ldrb	r3, [r7, #3]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d115      	bne.n	80069b6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006996:	200a      	movs	r0, #10
 8006998:	f7fb f8a0 	bl	8001adc <HAL_Delay>
      ms += 10U;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	330a      	adds	r3, #10
 80069a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f001 f93f 	bl	8007c26 <USB_GetMode>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d01e      	beq.n	80069ec <USB_SetCurrentMode+0x84>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2bc7      	cmp	r3, #199	@ 0xc7
 80069b2:	d9f0      	bls.n	8006996 <USB_SetCurrentMode+0x2e>
 80069b4:	e01a      	b.n	80069ec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80069b6:	78fb      	ldrb	r3, [r7, #3]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d115      	bne.n	80069e8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80069c8:	200a      	movs	r0, #10
 80069ca:	f7fb f887 	bl	8001adc <HAL_Delay>
      ms += 10U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	330a      	adds	r3, #10
 80069d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f001 f926 	bl	8007c26 <USB_GetMode>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d005      	beq.n	80069ec <USB_SetCurrentMode+0x84>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2bc7      	cmp	r3, #199	@ 0xc7
 80069e4:	d9f0      	bls.n	80069c8 <USB_SetCurrentMode+0x60>
 80069e6:	e001      	b.n	80069ec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e005      	b.n	80069f8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2bc8      	cmp	r3, #200	@ 0xc8
 80069f0:	d101      	bne.n	80069f6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e000      	b.n	80069f8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a00:	b084      	sub	sp, #16
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b086      	sub	sp, #24
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
 8006a0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006a0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	613b      	str	r3, [r7, #16]
 8006a1e:	e009      	b.n	8006a34 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	3340      	adds	r3, #64	@ 0x40
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	3301      	adds	r3, #1
 8006a32:	613b      	str	r3, [r7, #16]
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	2b0e      	cmp	r3, #14
 8006a38:	d9f2      	bls.n	8006a20 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006a3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d11c      	bne.n	8006a7c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a50:	f043 0302 	orr.w	r3, r3, #2
 8006a54:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	601a      	str	r2, [r3, #0]
 8006a7a:	e005      	b.n	8006a88 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a80:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006a8e:	461a      	mov	r2, r3
 8006a90:	2300      	movs	r3, #0
 8006a92:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a94:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d10d      	bne.n	8006ab8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d104      	bne.n	8006aae <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f968 	bl	8006d7c <USB_SetDevSpeed>
 8006aac:	e008      	b.n	8006ac0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006aae:	2101      	movs	r1, #1
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f963 	bl	8006d7c <USB_SetDevSpeed>
 8006ab6:	e003      	b.n	8006ac0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006ab8:	2103      	movs	r1, #3
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f95e 	bl	8006d7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ac0:	2110      	movs	r1, #16
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f8fa 	bl	8006cbc <USB_FlushTxFifo>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d001      	beq.n	8006ad2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f924 	bl	8006d20 <USB_FlushRxFifo>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d001      	beq.n	8006ae2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ae8:	461a      	mov	r2, r3
 8006aea:	2300      	movs	r3, #0
 8006aec:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006af4:	461a      	mov	r2, r3
 8006af6:	2300      	movs	r3, #0
 8006af8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b00:	461a      	mov	r2, r3
 8006b02:	2300      	movs	r3, #0
 8006b04:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b06:	2300      	movs	r3, #0
 8006b08:	613b      	str	r3, [r7, #16]
 8006b0a:	e043      	b.n	8006b94 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b22:	d118      	bne.n	8006b56 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d10a      	bne.n	8006b40 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b36:	461a      	mov	r2, r3
 8006b38:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	e013      	b.n	8006b68 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006b52:	6013      	str	r3, [r2, #0]
 8006b54:	e008      	b.n	8006b68 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	015a      	lsls	r2, r3, #5
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b62:	461a      	mov	r2, r3
 8006b64:	2300      	movs	r3, #0
 8006b66:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b74:	461a      	mov	r2, r3
 8006b76:	2300      	movs	r3, #0
 8006b78:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	015a      	lsls	r2, r3, #5
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b86:	461a      	mov	r2, r3
 8006b88:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006b8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	3301      	adds	r3, #1
 8006b92:	613b      	str	r3, [r7, #16]
 8006b94:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006b98:	461a      	mov	r2, r3
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d3b5      	bcc.n	8006b0c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	613b      	str	r3, [r7, #16]
 8006ba4:	e043      	b.n	8006c2e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bbc:	d118      	bne.n	8006bf0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d10a      	bne.n	8006bda <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	015a      	lsls	r2, r3, #5
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	4413      	add	r3, r2
 8006bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006bd6:	6013      	str	r3, [r2, #0]
 8006bd8:	e013      	b.n	8006c02 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	015a      	lsls	r2, r3, #5
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	4413      	add	r3, r2
 8006be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006be6:	461a      	mov	r2, r3
 8006be8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006bec:	6013      	str	r3, [r2, #0]
 8006bee:	e008      	b.n	8006c02 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	2300      	movs	r3, #0
 8006c00:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	015a      	lsls	r2, r3, #5
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	4413      	add	r3, r2
 8006c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c0e:	461a      	mov	r2, r3
 8006c10:	2300      	movs	r3, #0
 8006c12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	015a      	lsls	r2, r3, #5
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c20:	461a      	mov	r2, r3
 8006c22:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c26:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	613b      	str	r3, [r7, #16]
 8006c2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006c32:	461a      	mov	r2, r3
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d3b5      	bcc.n	8006ba6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	68fa      	ldr	r2, [r7, #12]
 8006c44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c4c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006c5a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006c5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d105      	bne.n	8006c70 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	699b      	ldr	r3, [r3, #24]
 8006c68:	f043 0210 	orr.w	r2, r3, #16
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	699a      	ldr	r2, [r3, #24]
 8006c74:	4b0f      	ldr	r3, [pc, #60]	@ (8006cb4 <USB_DevInit+0x2b4>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006c7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d005      	beq.n	8006c90 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	f043 0208 	orr.w	r2, r3, #8
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006c90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d105      	bne.n	8006ca4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	699a      	ldr	r2, [r3, #24]
 8006c9c:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <USB_DevInit+0x2b8>)
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3718      	adds	r7, #24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006cb0:	b004      	add	sp, #16
 8006cb2:	4770      	bx	lr
 8006cb4:	803c3800 	.word	0x803c3800
 8006cb8:	40000004 	.word	0x40000004

08006cbc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b085      	sub	sp, #20
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cd6:	d901      	bls.n	8006cdc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	e01b      	b.n	8006d14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	daf2      	bge.n	8006cca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	019b      	lsls	r3, r3, #6
 8006cec:	f043 0220 	orr.w	r2, r3, #32
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d00:	d901      	bls.n	8006d06 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e006      	b.n	8006d14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	f003 0320 	and.w	r3, r3, #32
 8006d0e:	2b20      	cmp	r3, #32
 8006d10:	d0f0      	beq.n	8006cf4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d38:	d901      	bls.n	8006d3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e018      	b.n	8006d70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	daf2      	bge.n	8006d2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d46:	2300      	movs	r3, #0
 8006d48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2210      	movs	r2, #16
 8006d4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3301      	adds	r3, #1
 8006d54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d5c:	d901      	bls.n	8006d62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e006      	b.n	8006d70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	f003 0310 	and.w	r3, r3, #16
 8006d6a:	2b10      	cmp	r3, #16
 8006d6c:	d0f0      	beq.n	8006d50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3714      	adds	r7, #20
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	460b      	mov	r3, r1
 8006d86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	78fb      	ldrb	r3, [r7, #3]
 8006d96:	68f9      	ldr	r1, [r7, #12]
 8006d98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr

08006dae <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006dae:	b480      	push	{r7}
 8006db0:	b087      	sub	sp, #28
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f003 0306 	and.w	r3, r3, #6
 8006dc6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d102      	bne.n	8006dd4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	75fb      	strb	r3, [r7, #23]
 8006dd2:	e00a      	b.n	8006dea <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d002      	beq.n	8006de0 <USB_GetDevSpeed+0x32>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2b06      	cmp	r3, #6
 8006dde:	d102      	bne.n	8006de6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006de0:	2302      	movs	r3, #2
 8006de2:	75fb      	strb	r3, [r7, #23]
 8006de4:	e001      	b.n	8006dea <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006de6:	230f      	movs	r3, #15
 8006de8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	371c      	adds	r7, #28
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	785b      	ldrb	r3, [r3, #1]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d139      	bne.n	8006e88 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e1a:	69da      	ldr	r2, [r3, #28]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	f003 030f 	and.w	r3, r3, #15
 8006e24:	2101      	movs	r1, #1
 8006e26:	fa01 f303 	lsl.w	r3, r1, r3
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	68f9      	ldr	r1, [r7, #12]
 8006e2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e32:	4313      	orrs	r3, r2
 8006e34:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	015a      	lsls	r2, r3, #5
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d153      	bne.n	8006ef4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	015a      	lsls	r2, r3, #5
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	791b      	ldrb	r3, [r3, #4]
 8006e66:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006e68:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	059b      	lsls	r3, r3, #22
 8006e6e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006e70:	431a      	orrs	r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	0159      	lsls	r1, r3, #5
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	440b      	add	r3, r1
 8006e7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e7e:	4619      	mov	r1, r3
 8006e80:	4b20      	ldr	r3, [pc, #128]	@ (8006f04 <USB_ActivateEndpoint+0x10c>)
 8006e82:	4313      	orrs	r3, r2
 8006e84:	600b      	str	r3, [r1, #0]
 8006e86:	e035      	b.n	8006ef4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e8e:	69da      	ldr	r2, [r3, #28]
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	f003 030f 	and.w	r3, r3, #15
 8006e98:	2101      	movs	r1, #1
 8006e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e9e:	041b      	lsls	r3, r3, #16
 8006ea0:	68f9      	ldr	r1, [r7, #12]
 8006ea2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	015a      	lsls	r2, r3, #5
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	4413      	add	r3, r2
 8006eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d119      	bne.n	8006ef4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	015a      	lsls	r2, r3, #5
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	4413      	add	r3, r2
 8006ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	791b      	ldrb	r3, [r3, #4]
 8006eda:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006edc:	430b      	orrs	r3, r1
 8006ede:	431a      	orrs	r2, r3
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	0159      	lsls	r1, r3, #5
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	440b      	add	r3, r1
 8006ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eec:	4619      	mov	r1, r3
 8006eee:	4b05      	ldr	r3, [pc, #20]	@ (8006f04 <USB_ActivateEndpoint+0x10c>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	10008000 	.word	0x10008000

08006f08 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	785b      	ldrb	r3, [r3, #1]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d161      	bne.n	8006fe8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f3a:	d11f      	bne.n	8006f7c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	0151      	lsls	r1, r2, #5
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	440a      	add	r2, r1
 8006f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006f5a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	68fa      	ldr	r2, [r7, #12]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	f003 030f 	and.w	r3, r3, #15
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	43db      	mvns	r3, r3
 8006f96:	68f9      	ldr	r1, [r7, #12]
 8006f98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f9c:	4013      	ands	r3, r2
 8006f9e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fa6:	69da      	ldr	r2, [r3, #28]
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	f003 030f 	and.w	r3, r3, #15
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	43db      	mvns	r3, r3
 8006fba:	68f9      	ldr	r1, [r7, #12]
 8006fbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	015a      	lsls	r2, r3, #5
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4413      	add	r3, r2
 8006fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	0159      	lsls	r1, r3, #5
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	440b      	add	r3, r1
 8006fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fde:	4619      	mov	r1, r3
 8006fe0:	4b35      	ldr	r3, [pc, #212]	@ (80070b8 <USB_DeactivateEndpoint+0x1b0>)
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	600b      	str	r3, [r1, #0]
 8006fe6:	e060      	b.n	80070aa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	015a      	lsls	r2, r3, #5
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	4413      	add	r3, r2
 8006ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ffa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ffe:	d11f      	bne.n	8007040 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	015a      	lsls	r2, r3, #5
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	4413      	add	r3, r2
 8007008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	68ba      	ldr	r2, [r7, #8]
 8007010:	0151      	lsls	r1, r2, #5
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	440a      	add	r2, r1
 8007016:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800701a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800701e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	0151      	lsls	r1, r2, #5
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	440a      	add	r2, r1
 8007036:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800703a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800703e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007046:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	f003 030f 	and.w	r3, r3, #15
 8007050:	2101      	movs	r1, #1
 8007052:	fa01 f303 	lsl.w	r3, r1, r3
 8007056:	041b      	lsls	r3, r3, #16
 8007058:	43db      	mvns	r3, r3
 800705a:	68f9      	ldr	r1, [r7, #12]
 800705c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007060:	4013      	ands	r3, r2
 8007062:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800706a:	69da      	ldr	r2, [r3, #28]
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	f003 030f 	and.w	r3, r3, #15
 8007074:	2101      	movs	r1, #1
 8007076:	fa01 f303 	lsl.w	r3, r1, r3
 800707a:	041b      	lsls	r3, r3, #16
 800707c:	43db      	mvns	r3, r3
 800707e:	68f9      	ldr	r1, [r7, #12]
 8007080:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007084:	4013      	ands	r3, r2
 8007086:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	015a      	lsls	r2, r3, #5
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4413      	add	r3, r2
 8007090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	0159      	lsls	r1, r3, #5
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	440b      	add	r3, r1
 800709e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070a2:	4619      	mov	r1, r3
 80070a4:	4b05      	ldr	r3, [pc, #20]	@ (80070bc <USB_DeactivateEndpoint+0x1b4>)
 80070a6:	4013      	ands	r3, r2
 80070a8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3714      	adds	r7, #20
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr
 80070b8:	ec337800 	.word	0xec337800
 80070bc:	eff37800 	.word	0xeff37800

080070c0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b08a      	sub	sp, #40	@ 0x28
 80070c4:	af02      	add	r7, sp, #8
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	4613      	mov	r3, r2
 80070cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	785b      	ldrb	r3, [r3, #1]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	f040 8185 	bne.w	80073ec <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d132      	bne.n	8007150 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	015a      	lsls	r2, r3, #5
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	4413      	add	r3, r2
 80070f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070f6:	691a      	ldr	r2, [r3, #16]
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	0159      	lsls	r1, r3, #5
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	440b      	add	r3, r1
 8007100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007104:	4619      	mov	r1, r3
 8007106:	4ba7      	ldr	r3, [pc, #668]	@ (80073a4 <USB_EPStartXfer+0x2e4>)
 8007108:	4013      	ands	r3, r2
 800710a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	015a      	lsls	r2, r3, #5
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	4413      	add	r3, r2
 8007114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	69ba      	ldr	r2, [r7, #24]
 800711c:	0151      	lsls	r1, r2, #5
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	440a      	add	r2, r1
 8007122:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007126:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800712a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	015a      	lsls	r2, r3, #5
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	4413      	add	r3, r2
 8007134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007138:	691a      	ldr	r2, [r3, #16]
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	0159      	lsls	r1, r3, #5
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	440b      	add	r3, r1
 8007142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007146:	4619      	mov	r1, r3
 8007148:	4b97      	ldr	r3, [pc, #604]	@ (80073a8 <USB_EPStartXfer+0x2e8>)
 800714a:	4013      	ands	r3, r2
 800714c:	610b      	str	r3, [r1, #16]
 800714e:	e097      	b.n	8007280 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	015a      	lsls	r2, r3, #5
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	4413      	add	r3, r2
 8007158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800715c:	691a      	ldr	r2, [r3, #16]
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	0159      	lsls	r1, r3, #5
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	440b      	add	r3, r1
 8007166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800716a:	4619      	mov	r1, r3
 800716c:	4b8e      	ldr	r3, [pc, #568]	@ (80073a8 <USB_EPStartXfer+0x2e8>)
 800716e:	4013      	ands	r3, r2
 8007170:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	015a      	lsls	r2, r3, #5
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	4413      	add	r3, r2
 800717a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800717e:	691a      	ldr	r2, [r3, #16]
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	0159      	lsls	r1, r3, #5
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	440b      	add	r3, r1
 8007188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800718c:	4619      	mov	r1, r3
 800718e:	4b85      	ldr	r3, [pc, #532]	@ (80073a4 <USB_EPStartXfer+0x2e4>)
 8007190:	4013      	ands	r3, r2
 8007192:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d11a      	bne.n	80071d0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	691a      	ldr	r2, [r3, #16]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d903      	bls.n	80071ae <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	689a      	ldr	r2, [r3, #8]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80071ae:	69bb      	ldr	r3, [r7, #24]
 80071b0:	015a      	lsls	r2, r3, #5
 80071b2:	69fb      	ldr	r3, [r7, #28]
 80071b4:	4413      	add	r3, r2
 80071b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	69ba      	ldr	r2, [r7, #24]
 80071be:	0151      	lsls	r1, r2, #5
 80071c0:	69fa      	ldr	r2, [r7, #28]
 80071c2:	440a      	add	r2, r1
 80071c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80071cc:	6113      	str	r3, [r2, #16]
 80071ce:	e044      	b.n	800725a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	691a      	ldr	r2, [r3, #16]
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	4413      	add	r3, r2
 80071da:	1e5a      	subs	r2, r3, #1
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	015a      	lsls	r2, r3, #5
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	4413      	add	r3, r2
 80071ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071f2:	691a      	ldr	r2, [r3, #16]
 80071f4:	8afb      	ldrh	r3, [r7, #22]
 80071f6:	04d9      	lsls	r1, r3, #19
 80071f8:	4b6c      	ldr	r3, [pc, #432]	@ (80073ac <USB_EPStartXfer+0x2ec>)
 80071fa:	400b      	ands	r3, r1
 80071fc:	69b9      	ldr	r1, [r7, #24]
 80071fe:	0148      	lsls	r0, r1, #5
 8007200:	69f9      	ldr	r1, [r7, #28]
 8007202:	4401      	add	r1, r0
 8007204:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007208:	4313      	orrs	r3, r2
 800720a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	791b      	ldrb	r3, [r3, #4]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d122      	bne.n	800725a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	4413      	add	r3, r2
 800721c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	0151      	lsls	r1, r2, #5
 8007226:	69fa      	ldr	r2, [r7, #28]
 8007228:	440a      	add	r2, r1
 800722a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800722e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007232:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	015a      	lsls	r2, r3, #5
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	4413      	add	r3, r2
 800723c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007240:	691a      	ldr	r2, [r3, #16]
 8007242:	8afb      	ldrh	r3, [r7, #22]
 8007244:	075b      	lsls	r3, r3, #29
 8007246:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800724a:	69b9      	ldr	r1, [r7, #24]
 800724c:	0148      	lsls	r0, r1, #5
 800724e:	69f9      	ldr	r1, [r7, #28]
 8007250:	4401      	add	r1, r0
 8007252:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007256:	4313      	orrs	r3, r2
 8007258:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800725a:	69bb      	ldr	r3, [r7, #24]
 800725c:	015a      	lsls	r2, r3, #5
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	4413      	add	r3, r2
 8007262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007266:	691a      	ldr	r2, [r3, #16]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007270:	69b9      	ldr	r1, [r7, #24]
 8007272:	0148      	lsls	r0, r1, #5
 8007274:	69f9      	ldr	r1, [r7, #28]
 8007276:	4401      	add	r1, r0
 8007278:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800727c:	4313      	orrs	r3, r2
 800727e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007280:	79fb      	ldrb	r3, [r7, #7]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d14b      	bne.n	800731e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d009      	beq.n	80072a2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	015a      	lsls	r2, r3, #5
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	4413      	add	r3, r2
 8007296:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800729a:	461a      	mov	r2, r3
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	69db      	ldr	r3, [r3, #28]
 80072a0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	791b      	ldrb	r3, [r3, #4]
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	d128      	bne.n	80072fc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d110      	bne.n	80072dc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80072ba:	69bb      	ldr	r3, [r7, #24]
 80072bc:	015a      	lsls	r2, r3, #5
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	4413      	add	r3, r2
 80072c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	69ba      	ldr	r2, [r7, #24]
 80072ca:	0151      	lsls	r1, r2, #5
 80072cc:	69fa      	ldr	r2, [r7, #28]
 80072ce:	440a      	add	r2, r1
 80072d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	e00f      	b.n	80072fc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	69ba      	ldr	r2, [r7, #24]
 80072ec:	0151      	lsls	r1, r2, #5
 80072ee:	69fa      	ldr	r2, [r7, #28]
 80072f0:	440a      	add	r2, r1
 80072f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072fa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69ba      	ldr	r2, [r7, #24]
 800730c:	0151      	lsls	r1, r2, #5
 800730e:	69fa      	ldr	r2, [r7, #28]
 8007310:	440a      	add	r2, r1
 8007312:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007316:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800731a:	6013      	str	r3, [r2, #0]
 800731c:	e169      	b.n	80075f2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	4413      	add	r3, r2
 8007326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	0151      	lsls	r1, r2, #5
 8007330:	69fa      	ldr	r2, [r7, #28]
 8007332:	440a      	add	r2, r1
 8007334:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007338:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800733c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	791b      	ldrb	r3, [r3, #4]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d015      	beq.n	8007372 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	2b00      	cmp	r3, #0
 800734c:	f000 8151 	beq.w	80075f2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	f003 030f 	and.w	r3, r3, #15
 8007360:	2101      	movs	r1, #1
 8007362:	fa01 f303 	lsl.w	r3, r1, r3
 8007366:	69f9      	ldr	r1, [r7, #28]
 8007368:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800736c:	4313      	orrs	r3, r2
 800736e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007370:	e13f      	b.n	80075f2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800737e:	2b00      	cmp	r3, #0
 8007380:	d116      	bne.n	80073b0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	015a      	lsls	r2, r3, #5
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	4413      	add	r3, r2
 800738a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	0151      	lsls	r1, r2, #5
 8007394:	69fa      	ldr	r2, [r7, #28]
 8007396:	440a      	add	r2, r1
 8007398:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800739c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80073a0:	6013      	str	r3, [r2, #0]
 80073a2:	e015      	b.n	80073d0 <USB_EPStartXfer+0x310>
 80073a4:	e007ffff 	.word	0xe007ffff
 80073a8:	fff80000 	.word	0xfff80000
 80073ac:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	0151      	lsls	r1, r2, #5
 80073c2:	69fa      	ldr	r2, [r7, #28]
 80073c4:	440a      	add	r2, r1
 80073c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073ce:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	68d9      	ldr	r1, [r3, #12]
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	781a      	ldrb	r2, [r3, #0]
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	b298      	uxth	r0, r3
 80073de:	79fb      	ldrb	r3, [r7, #7]
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	4603      	mov	r3, r0
 80073e4:	68f8      	ldr	r0, [r7, #12]
 80073e6:	f000 f9b9 	bl	800775c <USB_WritePacket>
 80073ea:	e102      	b.n	80075f2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f8:	691a      	ldr	r2, [r3, #16]
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	0159      	lsls	r1, r3, #5
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	440b      	add	r3, r1
 8007402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007406:	4619      	mov	r1, r3
 8007408:	4b7c      	ldr	r3, [pc, #496]	@ (80075fc <USB_EPStartXfer+0x53c>)
 800740a:	4013      	ands	r3, r2
 800740c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	015a      	lsls	r2, r3, #5
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	4413      	add	r3, r2
 8007416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800741a:	691a      	ldr	r2, [r3, #16]
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	0159      	lsls	r1, r3, #5
 8007420:	69fb      	ldr	r3, [r7, #28]
 8007422:	440b      	add	r3, r1
 8007424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007428:	4619      	mov	r1, r3
 800742a:	4b75      	ldr	r3, [pc, #468]	@ (8007600 <USB_EPStartXfer+0x540>)
 800742c:	4013      	ands	r3, r2
 800742e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d12f      	bne.n	8007496 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d003      	beq.n	8007446 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	689a      	ldr	r2, [r3, #8]
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	689a      	ldr	r2, [r3, #8]
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	015a      	lsls	r2, r3, #5
 8007452:	69fb      	ldr	r3, [r7, #28]
 8007454:	4413      	add	r3, r2
 8007456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800745a:	691a      	ldr	r2, [r3, #16]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	6a1b      	ldr	r3, [r3, #32]
 8007460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007464:	69b9      	ldr	r1, [r7, #24]
 8007466:	0148      	lsls	r0, r1, #5
 8007468:	69f9      	ldr	r1, [r7, #28]
 800746a:	4401      	add	r1, r0
 800746c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007470:	4313      	orrs	r3, r2
 8007472:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	69ba      	ldr	r2, [r7, #24]
 8007484:	0151      	lsls	r1, r2, #5
 8007486:	69fa      	ldr	r2, [r7, #28]
 8007488:	440a      	add	r2, r1
 800748a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800748e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007492:	6113      	str	r3, [r2, #16]
 8007494:	e05f      	b.n	8007556 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d123      	bne.n	80074e6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800749e:	69bb      	ldr	r3, [r7, #24]
 80074a0:	015a      	lsls	r2, r3, #5
 80074a2:	69fb      	ldr	r3, [r7, #28]
 80074a4:	4413      	add	r3, r2
 80074a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074aa:	691a      	ldr	r2, [r3, #16]
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074b4:	69b9      	ldr	r1, [r7, #24]
 80074b6:	0148      	lsls	r0, r1, #5
 80074b8:	69f9      	ldr	r1, [r7, #28]
 80074ba:	4401      	add	r1, r0
 80074bc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80074c0:	4313      	orrs	r3, r2
 80074c2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	015a      	lsls	r2, r3, #5
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	4413      	add	r3, r2
 80074cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	69ba      	ldr	r2, [r7, #24]
 80074d4:	0151      	lsls	r1, r2, #5
 80074d6:	69fa      	ldr	r2, [r7, #28]
 80074d8:	440a      	add	r2, r1
 80074da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074e2:	6113      	str	r3, [r2, #16]
 80074e4:	e037      	b.n	8007556 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	691a      	ldr	r2, [r3, #16]
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	4413      	add	r3, r2
 80074f0:	1e5a      	subs	r2, r3, #1
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074fa:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	8afa      	ldrh	r2, [r7, #22]
 8007502:	fb03 f202 	mul.w	r2, r3, r2
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	015a      	lsls	r2, r3, #5
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	4413      	add	r3, r2
 8007512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007516:	691a      	ldr	r2, [r3, #16]
 8007518:	8afb      	ldrh	r3, [r7, #22]
 800751a:	04d9      	lsls	r1, r3, #19
 800751c:	4b39      	ldr	r3, [pc, #228]	@ (8007604 <USB_EPStartXfer+0x544>)
 800751e:	400b      	ands	r3, r1
 8007520:	69b9      	ldr	r1, [r7, #24]
 8007522:	0148      	lsls	r0, r1, #5
 8007524:	69f9      	ldr	r1, [r7, #28]
 8007526:	4401      	add	r1, r0
 8007528:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800752c:	4313      	orrs	r3, r2
 800752e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	015a      	lsls	r2, r3, #5
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	4413      	add	r3, r2
 8007538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800753c:	691a      	ldr	r2, [r3, #16]
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007546:	69b9      	ldr	r1, [r7, #24]
 8007548:	0148      	lsls	r0, r1, #5
 800754a:	69f9      	ldr	r1, [r7, #28]
 800754c:	4401      	add	r1, r0
 800754e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007552:	4313      	orrs	r3, r2
 8007554:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007556:	79fb      	ldrb	r3, [r7, #7]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d10d      	bne.n	8007578 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d009      	beq.n	8007578 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	68d9      	ldr	r1, [r3, #12]
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	015a      	lsls	r2, r3, #5
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	4413      	add	r3, r2
 8007570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007574:	460a      	mov	r2, r1
 8007576:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	791b      	ldrb	r3, [r3, #4]
 800757c:	2b01      	cmp	r3, #1
 800757e:	d128      	bne.n	80075d2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800758c:	2b00      	cmp	r3, #0
 800758e:	d110      	bne.n	80075b2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	015a      	lsls	r2, r3, #5
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	4413      	add	r3, r2
 8007598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	69ba      	ldr	r2, [r7, #24]
 80075a0:	0151      	lsls	r1, r2, #5
 80075a2:	69fa      	ldr	r2, [r7, #28]
 80075a4:	440a      	add	r2, r1
 80075a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80075ae:	6013      	str	r3, [r2, #0]
 80075b0:	e00f      	b.n	80075d2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	69ba      	ldr	r2, [r7, #24]
 80075c2:	0151      	lsls	r1, r2, #5
 80075c4:	69fa      	ldr	r2, [r7, #28]
 80075c6:	440a      	add	r2, r1
 80075c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075d0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	015a      	lsls	r2, r3, #5
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	4413      	add	r3, r2
 80075da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	69ba      	ldr	r2, [r7, #24]
 80075e2:	0151      	lsls	r1, r2, #5
 80075e4:	69fa      	ldr	r2, [r7, #28]
 80075e6:	440a      	add	r2, r1
 80075e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075ec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80075f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3720      	adds	r7, #32
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	fff80000 	.word	0xfff80000
 8007600:	e007ffff 	.word	0xe007ffff
 8007604:	1ff80000 	.word	0x1ff80000

08007608 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007608:	b480      	push	{r7}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	785b      	ldrb	r3, [r3, #1]
 8007622:	2b01      	cmp	r3, #1
 8007624:	d14a      	bne.n	80076bc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	4413      	add	r3, r2
 8007630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800763a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800763e:	f040 8086 	bne.w	800774e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	015a      	lsls	r2, r3, #5
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	4413      	add	r3, r2
 800764c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	683a      	ldr	r2, [r7, #0]
 8007654:	7812      	ldrb	r2, [r2, #0]
 8007656:	0151      	lsls	r1, r2, #5
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	440a      	add	r2, r1
 800765c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007660:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007664:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	015a      	lsls	r2, r3, #5
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	4413      	add	r3, r2
 8007670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	683a      	ldr	r2, [r7, #0]
 8007678:	7812      	ldrb	r2, [r2, #0]
 800767a:	0151      	lsls	r1, r2, #5
 800767c:	693a      	ldr	r2, [r7, #16]
 800767e:	440a      	add	r2, r1
 8007680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007684:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007688:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3301      	adds	r3, #1
 800768e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007696:	4293      	cmp	r3, r2
 8007698:	d902      	bls.n	80076a0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	75fb      	strb	r3, [r7, #23]
          break;
 800769e:	e056      	b.n	800774e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	015a      	lsls	r2, r3, #5
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076b8:	d0e7      	beq.n	800768a <USB_EPStopXfer+0x82>
 80076ba:	e048      	b.n	800774e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076d4:	d13b      	bne.n	800774e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	015a      	lsls	r2, r3, #5
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	4413      	add	r3, r2
 80076e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	7812      	ldrb	r2, [r2, #0]
 80076ea:	0151      	lsls	r1, r2, #5
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	440a      	add	r2, r1
 80076f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80076f8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	015a      	lsls	r2, r3, #5
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	4413      	add	r3, r2
 8007704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	683a      	ldr	r2, [r7, #0]
 800770c:	7812      	ldrb	r2, [r2, #0]
 800770e:	0151      	lsls	r1, r2, #5
 8007710:	693a      	ldr	r2, [r7, #16]
 8007712:	440a      	add	r2, r1
 8007714:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007718:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800771c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	3301      	adds	r3, #1
 8007722:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f242 7210 	movw	r2, #10000	@ 0x2710
 800772a:	4293      	cmp	r3, r2
 800772c:	d902      	bls.n	8007734 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	75fb      	strb	r3, [r7, #23]
          break;
 8007732:	e00c      	b.n	800774e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	4413      	add	r3, r2
 800773e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007748:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800774c:	d0e7      	beq.n	800771e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800774e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007750:	4618      	mov	r0, r3
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800775c:	b480      	push	{r7}
 800775e:	b089      	sub	sp, #36	@ 0x24
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	4611      	mov	r1, r2
 8007768:	461a      	mov	r2, r3
 800776a:	460b      	mov	r3, r1
 800776c:	71fb      	strb	r3, [r7, #7]
 800776e:	4613      	mov	r3, r2
 8007770:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800777a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800777e:	2b00      	cmp	r3, #0
 8007780:	d123      	bne.n	80077ca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007782:	88bb      	ldrh	r3, [r7, #4]
 8007784:	3303      	adds	r3, #3
 8007786:	089b      	lsrs	r3, r3, #2
 8007788:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800778a:	2300      	movs	r3, #0
 800778c:	61bb      	str	r3, [r7, #24]
 800778e:	e018      	b.n	80077c2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007790:	79fb      	ldrb	r3, [r7, #7]
 8007792:	031a      	lsls	r2, r3, #12
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	4413      	add	r3, r2
 8007798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800779c:	461a      	mov	r2, r3
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	3301      	adds	r3, #1
 80077a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	3301      	adds	r3, #1
 80077ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	3301      	adds	r3, #1
 80077b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	3301      	adds	r3, #1
 80077ba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	3301      	adds	r3, #1
 80077c0:	61bb      	str	r3, [r7, #24]
 80077c2:	69ba      	ldr	r2, [r7, #24]
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d3e2      	bcc.n	8007790 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3724      	adds	r7, #36	@ 0x24
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80077d8:	b480      	push	{r7}
 80077da:	b08b      	sub	sp, #44	@ 0x2c
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	4613      	mov	r3, r2
 80077e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80077ee:	88fb      	ldrh	r3, [r7, #6]
 80077f0:	089b      	lsrs	r3, r3, #2
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80077f6:	88fb      	ldrh	r3, [r7, #6]
 80077f8:	f003 0303 	and.w	r3, r3, #3
 80077fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80077fe:	2300      	movs	r3, #0
 8007800:	623b      	str	r3, [r7, #32]
 8007802:	e014      	b.n	800782e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007812:	3301      	adds	r3, #1
 8007814:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007818:	3301      	adds	r3, #1
 800781a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800781c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781e:	3301      	adds	r3, #1
 8007820:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007824:	3301      	adds	r3, #1
 8007826:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	3301      	adds	r3, #1
 800782c:	623b      	str	r3, [r7, #32]
 800782e:	6a3a      	ldr	r2, [r7, #32]
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	429a      	cmp	r2, r3
 8007834:	d3e6      	bcc.n	8007804 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007836:	8bfb      	ldrh	r3, [r7, #30]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d01e      	beq.n	800787a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007846:	461a      	mov	r2, r3
 8007848:	f107 0310 	add.w	r3, r7, #16
 800784c:	6812      	ldr	r2, [r2, #0]
 800784e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	6a3b      	ldr	r3, [r7, #32]
 8007854:	b2db      	uxtb	r3, r3
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	fa22 f303 	lsr.w	r3, r2, r3
 800785c:	b2da      	uxtb	r2, r3
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007860:	701a      	strb	r2, [r3, #0]
      i++;
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	3301      	adds	r3, #1
 8007866:	623b      	str	r3, [r7, #32]
      pDest++;
 8007868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786a:	3301      	adds	r3, #1
 800786c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800786e:	8bfb      	ldrh	r3, [r7, #30]
 8007870:	3b01      	subs	r3, #1
 8007872:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007874:	8bfb      	ldrh	r3, [r7, #30]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1ea      	bne.n	8007850 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800787a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800787c:	4618      	mov	r0, r3
 800787e:	372c      	adds	r7, #44	@ 0x2c
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	785b      	ldrb	r3, [r3, #1]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d12c      	bne.n	80078fe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	db12      	blt.n	80078dc <USB_EPSetStall+0x54>
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d00f      	beq.n	80078dc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	015a      	lsls	r2, r3, #5
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	4413      	add	r3, r2
 80078c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	0151      	lsls	r1, r2, #5
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	440a      	add	r2, r1
 80078d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80078da:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	015a      	lsls	r2, r3, #5
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	4413      	add	r3, r2
 80078e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	0151      	lsls	r1, r2, #5
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	440a      	add	r2, r1
 80078f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80078fa:	6013      	str	r3, [r2, #0]
 80078fc:	e02b      	b.n	8007956 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	015a      	lsls	r2, r3, #5
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	4413      	add	r3, r2
 8007906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	db12      	blt.n	8007936 <USB_EPSetStall+0xae>
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00f      	beq.n	8007936 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	015a      	lsls	r2, r3, #5
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	4413      	add	r3, r2
 800791e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	0151      	lsls	r1, r2, #5
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	440a      	add	r2, r1
 800792c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007930:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007934:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	015a      	lsls	r2, r3, #5
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	4413      	add	r3, r2
 800793e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	0151      	lsls	r1, r2, #5
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	440a      	add	r2, r1
 800794c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007950:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007954:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3714      	adds	r7, #20
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007964:	b480      	push	{r7}
 8007966:	b085      	sub	sp, #20
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	785b      	ldrb	r3, [r3, #1]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d128      	bne.n	80079d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	015a      	lsls	r2, r3, #5
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	4413      	add	r3, r2
 8007988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	68ba      	ldr	r2, [r7, #8]
 8007990:	0151      	lsls	r1, r2, #5
 8007992:	68fa      	ldr	r2, [r7, #12]
 8007994:	440a      	add	r2, r1
 8007996:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800799a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800799e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	791b      	ldrb	r3, [r3, #4]
 80079a4:	2b03      	cmp	r3, #3
 80079a6:	d003      	beq.n	80079b0 <USB_EPClearStall+0x4c>
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	791b      	ldrb	r3, [r3, #4]
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d138      	bne.n	8007a22 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	015a      	lsls	r2, r3, #5
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	4413      	add	r3, r2
 80079b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68ba      	ldr	r2, [r7, #8]
 80079c0:	0151      	lsls	r1, r2, #5
 80079c2:	68fa      	ldr	r2, [r7, #12]
 80079c4:	440a      	add	r2, r1
 80079c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	e027      	b.n	8007a22 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	015a      	lsls	r2, r3, #5
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	4413      	add	r3, r2
 80079da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	0151      	lsls	r1, r2, #5
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	440a      	add	r2, r1
 80079e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80079f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	791b      	ldrb	r3, [r3, #4]
 80079f6:	2b03      	cmp	r3, #3
 80079f8:	d003      	beq.n	8007a02 <USB_EPClearStall+0x9e>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	791b      	ldrb	r3, [r3, #4]
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d10f      	bne.n	8007a22 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	015a      	lsls	r2, r3, #5
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	4413      	add	r3, r2
 8007a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	0151      	lsls	r1, r2, #5
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	440a      	add	r2, r1
 8007a18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a20:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	460b      	mov	r3, r1
 8007a3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68fa      	ldr	r2, [r7, #12]
 8007a4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a4e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007a52:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	78fb      	ldrb	r3, [r7, #3]
 8007a5e:	011b      	lsls	r3, r3, #4
 8007a60:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007a64:	68f9      	ldr	r1, [r7, #12]
 8007a66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007a6e:	2300      	movs	r3, #0
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3714      	adds	r7, #20
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b085      	sub	sp, #20
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007a96:	f023 0303 	bic.w	r3, r3, #3
 8007a9a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007aaa:	f023 0302 	bic.w	r3, r3, #2
 8007aae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr

08007abe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b085      	sub	sp, #20
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ad8:	f023 0303 	bic.w	r3, r3, #3
 8007adc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007aec:	f043 0302 	orr.w	r3, r3, #2
 8007af0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3714      	adds	r7, #20
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	695b      	ldr	r3, [r3, #20]
 8007b0c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4013      	ands	r3, r2
 8007b16:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007b18:	68fb      	ldr	r3, [r7, #12]
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3714      	adds	r7, #20
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr

08007b26 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b26:	b480      	push	{r7}
 8007b28:	b085      	sub	sp, #20
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b38:	699b      	ldr	r3, [r3, #24]
 8007b3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b42:	69db      	ldr	r3, [r3, #28]
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	4013      	ands	r3, r2
 8007b48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	0c1b      	lsrs	r3, r3, #16
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr

08007b5a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b085      	sub	sp, #20
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b6c:	699b      	ldr	r3, [r3, #24]
 8007b6e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b76:	69db      	ldr	r3, [r3, #28]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	4013      	ands	r3, r2
 8007b7c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	b29b      	uxth	r3, r3
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3714      	adds	r7, #20
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr

08007b8e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b8e:	b480      	push	{r7}
 8007b90:	b085      	sub	sp, #20
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
 8007b96:	460b      	mov	r3, r1
 8007b98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007b9e:	78fb      	ldrb	r3, [r7, #3]
 8007ba0:	015a      	lsls	r2, r3, #5
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	68ba      	ldr	r2, [r7, #8]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007bbc:	68bb      	ldr	r3, [r7, #8]
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3714      	adds	r7, #20
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr

08007bca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007bca:	b480      	push	{r7}
 8007bcc:	b087      	sub	sp, #28
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007bee:	78fb      	ldrb	r3, [r7, #3]
 8007bf0:	f003 030f 	and.w	r3, r3, #15
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bfa:	01db      	lsls	r3, r3, #7
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007c04:	78fb      	ldrb	r3, [r7, #3]
 8007c06:	015a      	lsls	r2, r3, #5
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	4013      	ands	r3, r2
 8007c16:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007c18:	68bb      	ldr	r3, [r7, #8]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	371c      	adds	r7, #28
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c26:	b480      	push	{r7}
 8007c28:	b083      	sub	sp, #12
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	f003 0301 	and.w	r3, r3, #1
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
	...

08007c44 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c5e:	4619      	mov	r1, r3
 8007c60:	4b09      	ldr	r3, [pc, #36]	@ (8007c88 <USB_ActivateSetup+0x44>)
 8007c62:	4013      	ands	r3, r2
 8007c64:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	68fa      	ldr	r2, [r7, #12]
 8007c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c78:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr
 8007c88:	fffff800 	.word	0xfffff800

08007c8c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b087      	sub	sp, #28
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	460b      	mov	r3, r1
 8007c96:	607a      	str	r2, [r7, #4]
 8007c98:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	333c      	adds	r3, #60	@ 0x3c
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	4a26      	ldr	r2, [pc, #152]	@ (8007d44 <USB_EP0_OutStart+0xb8>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d90a      	bls.n	8007cc6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cc0:	d101      	bne.n	8007cc6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	e037      	b.n	8007d36 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ccc:	461a      	mov	r2, r3
 8007cce:	2300      	movs	r3, #0
 8007cd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd8:	691b      	ldr	r3, [r3, #16]
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ce0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ce4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cf4:	f043 0318 	orr.w	r3, r3, #24
 8007cf8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d00:	691b      	ldr	r3, [r3, #16]
 8007d02:	697a      	ldr	r2, [r7, #20]
 8007d04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d08:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007d0c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007d0e:	7afb      	ldrb	r3, [r7, #11]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d10f      	bne.n	8007d34 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d2e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007d32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	4f54300a 	.word	0x4f54300a

08007d48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b085      	sub	sp, #20
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d50:	2300      	movs	r3, #0
 8007d52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	3301      	adds	r3, #1
 8007d58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d60:	d901      	bls.n	8007d66 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d62:	2303      	movs	r3, #3
 8007d64:	e01b      	b.n	8007d9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	daf2      	bge.n	8007d54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	f043 0201 	orr.w	r2, r3, #1
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	3301      	adds	r3, #1
 8007d82:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d8a:	d901      	bls.n	8007d90 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e006      	b.n	8007d9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d0f0      	beq.n	8007d7e <USB_CoreReset+0x36>

  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
	...

08007dac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	460b      	mov	r3, r1
 8007db6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007db8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007dbc:	f002 fc5c 	bl	800a678 <USBD_static_malloc>
 8007dc0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d109      	bne.n	8007ddc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	32b0      	adds	r2, #176	@ 0xb0
 8007dd2:	2100      	movs	r1, #0
 8007dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007dd8:	2302      	movs	r3, #2
 8007dda:	e0d4      	b.n	8007f86 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007ddc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007de0:	2100      	movs	r1, #0
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f002 fc8c 	bl	800a700 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	32b0      	adds	r2, #176	@ 0xb0
 8007df2:	68f9      	ldr	r1, [r7, #12]
 8007df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	32b0      	adds	r2, #176	@ 0xb0
 8007e02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	7c1b      	ldrb	r3, [r3, #16]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d138      	bne.n	8007e86 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007e14:	4b5e      	ldr	r3, [pc, #376]	@ (8007f90 <USBD_CDC_Init+0x1e4>)
 8007e16:	7819      	ldrb	r1, [r3, #0]
 8007e18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e1c:	2202      	movs	r2, #2
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f002 fb07 	bl	800a432 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007e24:	4b5a      	ldr	r3, [pc, #360]	@ (8007f90 <USBD_CDC_Init+0x1e4>)
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	f003 020f 	and.w	r2, r3, #15
 8007e2c:	6879      	ldr	r1, [r7, #4]
 8007e2e:	4613      	mov	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	4413      	add	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	440b      	add	r3, r1
 8007e38:	3324      	adds	r3, #36	@ 0x24
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007e3e:	4b55      	ldr	r3, [pc, #340]	@ (8007f94 <USBD_CDC_Init+0x1e8>)
 8007e40:	7819      	ldrb	r1, [r3, #0]
 8007e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e46:	2202      	movs	r2, #2
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f002 faf2 	bl	800a432 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007e4e:	4b51      	ldr	r3, [pc, #324]	@ (8007f94 <USBD_CDC_Init+0x1e8>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	f003 020f 	and.w	r2, r3, #15
 8007e56:	6879      	ldr	r1, [r7, #4]
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	440b      	add	r3, r1
 8007e62:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007e66:	2201      	movs	r2, #1
 8007e68:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007e6a:	4b4b      	ldr	r3, [pc, #300]	@ (8007f98 <USBD_CDC_Init+0x1ec>)
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	f003 020f 	and.w	r2, r3, #15
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	4613      	mov	r3, r2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4413      	add	r3, r2
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	440b      	add	r3, r1
 8007e7e:	3326      	adds	r3, #38	@ 0x26
 8007e80:	2210      	movs	r2, #16
 8007e82:	801a      	strh	r2, [r3, #0]
 8007e84:	e035      	b.n	8007ef2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007e86:	4b42      	ldr	r3, [pc, #264]	@ (8007f90 <USBD_CDC_Init+0x1e4>)
 8007e88:	7819      	ldrb	r1, [r3, #0]
 8007e8a:	2340      	movs	r3, #64	@ 0x40
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f002 facf 	bl	800a432 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007e94:	4b3e      	ldr	r3, [pc, #248]	@ (8007f90 <USBD_CDC_Init+0x1e4>)
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	f003 020f 	and.w	r2, r3, #15
 8007e9c:	6879      	ldr	r1, [r7, #4]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	440b      	add	r3, r1
 8007ea8:	3324      	adds	r3, #36	@ 0x24
 8007eaa:	2201      	movs	r2, #1
 8007eac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007eae:	4b39      	ldr	r3, [pc, #228]	@ (8007f94 <USBD_CDC_Init+0x1e8>)
 8007eb0:	7819      	ldrb	r1, [r3, #0]
 8007eb2:	2340      	movs	r3, #64	@ 0x40
 8007eb4:	2202      	movs	r2, #2
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f002 fabb 	bl	800a432 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007ebc:	4b35      	ldr	r3, [pc, #212]	@ (8007f94 <USBD_CDC_Init+0x1e8>)
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	f003 020f 	and.w	r2, r3, #15
 8007ec4:	6879      	ldr	r1, [r7, #4]
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4413      	add	r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	440b      	add	r3, r1
 8007ed0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007ed8:	4b2f      	ldr	r3, [pc, #188]	@ (8007f98 <USBD_CDC_Init+0x1ec>)
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	f003 020f 	and.w	r2, r3, #15
 8007ee0:	6879      	ldr	r1, [r7, #4]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	440b      	add	r3, r1
 8007eec:	3326      	adds	r3, #38	@ 0x26
 8007eee:	2210      	movs	r2, #16
 8007ef0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007ef2:	4b29      	ldr	r3, [pc, #164]	@ (8007f98 <USBD_CDC_Init+0x1ec>)
 8007ef4:	7819      	ldrb	r1, [r3, #0]
 8007ef6:	2308      	movs	r3, #8
 8007ef8:	2203      	movs	r2, #3
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f002 fa99 	bl	800a432 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007f00:	4b25      	ldr	r3, [pc, #148]	@ (8007f98 <USBD_CDC_Init+0x1ec>)
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	f003 020f 	and.w	r2, r3, #15
 8007f08:	6879      	ldr	r1, [r7, #4]
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4413      	add	r3, r2
 8007f10:	009b      	lsls	r3, r3, #2
 8007f12:	440b      	add	r3, r1
 8007f14:	3324      	adds	r3, #36	@ 0x24
 8007f16:	2201      	movs	r2, #1
 8007f18:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	33b0      	adds	r3, #176	@ 0xb0
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	4413      	add	r3, r2
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007f50:	2302      	movs	r3, #2
 8007f52:	e018      	b.n	8007f86 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	7c1b      	ldrb	r3, [r3, #16]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10a      	bne.n	8007f72 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f94 <USBD_CDC_Init+0x1e8>)
 8007f5e:	7819      	ldrb	r1, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f002 fb50 	bl	800a610 <USBD_LL_PrepareReceive>
 8007f70:	e008      	b.n	8007f84 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f72:	4b08      	ldr	r3, [pc, #32]	@ (8007f94 <USBD_CDC_Init+0x1e8>)
 8007f74:	7819      	ldrb	r1, [r3, #0]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f7c:	2340      	movs	r3, #64	@ 0x40
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f002 fb46 	bl	800a610 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3710      	adds	r7, #16
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	24000097 	.word	0x24000097
 8007f94:	24000098 	.word	0x24000098
 8007f98:	24000099 	.word	0x24000099

08007f9c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007fa8:	4b3a      	ldr	r3, [pc, #232]	@ (8008094 <USBD_CDC_DeInit+0xf8>)
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	4619      	mov	r1, r3
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f002 fa65 	bl	800a47e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007fb4:	4b37      	ldr	r3, [pc, #220]	@ (8008094 <USBD_CDC_DeInit+0xf8>)
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	f003 020f 	and.w	r2, r3, #15
 8007fbc:	6879      	ldr	r1, [r7, #4]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	4413      	add	r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	440b      	add	r3, r1
 8007fc8:	3324      	adds	r3, #36	@ 0x24
 8007fca:	2200      	movs	r2, #0
 8007fcc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007fce:	4b32      	ldr	r3, [pc, #200]	@ (8008098 <USBD_CDC_DeInit+0xfc>)
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f002 fa52 	bl	800a47e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007fda:	4b2f      	ldr	r3, [pc, #188]	@ (8008098 <USBD_CDC_DeInit+0xfc>)
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	f003 020f 	and.w	r2, r3, #15
 8007fe2:	6879      	ldr	r1, [r7, #4]
 8007fe4:	4613      	mov	r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4413      	add	r3, r2
 8007fea:	009b      	lsls	r3, r3, #2
 8007fec:	440b      	add	r3, r1
 8007fee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007ff6:	4b29      	ldr	r3, [pc, #164]	@ (800809c <USBD_CDC_DeInit+0x100>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f002 fa3e 	bl	800a47e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008002:	4b26      	ldr	r3, [pc, #152]	@ (800809c <USBD_CDC_DeInit+0x100>)
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	f003 020f 	and.w	r2, r3, #15
 800800a:	6879      	ldr	r1, [r7, #4]
 800800c:	4613      	mov	r3, r2
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	4413      	add	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	440b      	add	r3, r1
 8008016:	3324      	adds	r3, #36	@ 0x24
 8008018:	2200      	movs	r2, #0
 800801a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800801c:	4b1f      	ldr	r3, [pc, #124]	@ (800809c <USBD_CDC_DeInit+0x100>)
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	f003 020f 	and.w	r2, r3, #15
 8008024:	6879      	ldr	r1, [r7, #4]
 8008026:	4613      	mov	r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	4413      	add	r3, r2
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	440b      	add	r3, r1
 8008030:	3326      	adds	r3, #38	@ 0x26
 8008032:	2200      	movs	r2, #0
 8008034:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	32b0      	adds	r2, #176	@ 0xb0
 8008040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d01f      	beq.n	8008088 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	33b0      	adds	r3, #176	@ 0xb0
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	4413      	add	r3, r2
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	32b0      	adds	r2, #176	@ 0xb0
 8008066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806a:	4618      	mov	r0, r3
 800806c:	f002 fb12 	bl	800a694 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	32b0      	adds	r2, #176	@ 0xb0
 800807a:	2100      	movs	r1, #0
 800807c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3708      	adds	r7, #8
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	24000097 	.word	0x24000097
 8008098:	24000098 	.word	0x24000098
 800809c:	24000099 	.word	0x24000099

080080a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	32b0      	adds	r2, #176	@ 0xb0
 80080b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080b8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80080ba:	2300      	movs	r3, #0
 80080bc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80080be:	2300      	movs	r3, #0
 80080c0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80080c2:	2300      	movs	r3, #0
 80080c4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d101      	bne.n	80080d0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80080cc:	2303      	movs	r3, #3
 80080ce:	e0bf      	b.n	8008250 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d050      	beq.n	800817e <USBD_CDC_Setup+0xde>
 80080dc:	2b20      	cmp	r3, #32
 80080de:	f040 80af 	bne.w	8008240 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	88db      	ldrh	r3, [r3, #6]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d03a      	beq.n	8008160 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	b25b      	sxtb	r3, r3
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	da1b      	bge.n	800812c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	33b0      	adds	r3, #176	@ 0xb0
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	4413      	add	r3, r2
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	683a      	ldr	r2, [r7, #0]
 8008108:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800810a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800810c:	683a      	ldr	r2, [r7, #0]
 800810e:	88d2      	ldrh	r2, [r2, #6]
 8008110:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	88db      	ldrh	r3, [r3, #6]
 8008116:	2b07      	cmp	r3, #7
 8008118:	bf28      	it	cs
 800811a:	2307      	movcs	r3, #7
 800811c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	89fa      	ldrh	r2, [r7, #14]
 8008122:	4619      	mov	r1, r3
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f001 fd7d 	bl	8009c24 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800812a:	e090      	b.n	800824e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	785a      	ldrb	r2, [r3, #1]
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	88db      	ldrh	r3, [r3, #6]
 800813a:	2b3f      	cmp	r3, #63	@ 0x3f
 800813c:	d803      	bhi.n	8008146 <USBD_CDC_Setup+0xa6>
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	88db      	ldrh	r3, [r3, #6]
 8008142:	b2da      	uxtb	r2, r3
 8008144:	e000      	b.n	8008148 <USBD_CDC_Setup+0xa8>
 8008146:	2240      	movs	r2, #64	@ 0x40
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800814e:	6939      	ldr	r1, [r7, #16]
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008156:	461a      	mov	r2, r3
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f001 fd8f 	bl	8009c7c <USBD_CtlPrepareRx>
      break;
 800815e:	e076      	b.n	800824e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	33b0      	adds	r3, #176	@ 0xb0
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	4413      	add	r3, r2
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	7850      	ldrb	r0, [r2, #1]
 8008176:	2200      	movs	r2, #0
 8008178:	6839      	ldr	r1, [r7, #0]
 800817a:	4798      	blx	r3
      break;
 800817c:	e067      	b.n	800824e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	785b      	ldrb	r3, [r3, #1]
 8008182:	2b0b      	cmp	r3, #11
 8008184:	d851      	bhi.n	800822a <USBD_CDC_Setup+0x18a>
 8008186:	a201      	add	r2, pc, #4	@ (adr r2, 800818c <USBD_CDC_Setup+0xec>)
 8008188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800818c:	080081bd 	.word	0x080081bd
 8008190:	08008239 	.word	0x08008239
 8008194:	0800822b 	.word	0x0800822b
 8008198:	0800822b 	.word	0x0800822b
 800819c:	0800822b 	.word	0x0800822b
 80081a0:	0800822b 	.word	0x0800822b
 80081a4:	0800822b 	.word	0x0800822b
 80081a8:	0800822b 	.word	0x0800822b
 80081ac:	0800822b 	.word	0x0800822b
 80081b0:	0800822b 	.word	0x0800822b
 80081b4:	080081e7 	.word	0x080081e7
 80081b8:	08008211 	.word	0x08008211
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b03      	cmp	r3, #3
 80081c6:	d107      	bne.n	80081d8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80081c8:	f107 030a 	add.w	r3, r7, #10
 80081cc:	2202      	movs	r2, #2
 80081ce:	4619      	mov	r1, r3
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f001 fd27 	bl	8009c24 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80081d6:	e032      	b.n	800823e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80081d8:	6839      	ldr	r1, [r7, #0]
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f001 fca5 	bl	8009b2a <USBD_CtlError>
            ret = USBD_FAIL;
 80081e0:	2303      	movs	r3, #3
 80081e2:	75fb      	strb	r3, [r7, #23]
          break;
 80081e4:	e02b      	b.n	800823e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b03      	cmp	r3, #3
 80081f0:	d107      	bne.n	8008202 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80081f2:	f107 030d 	add.w	r3, r7, #13
 80081f6:	2201      	movs	r2, #1
 80081f8:	4619      	mov	r1, r3
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f001 fd12 	bl	8009c24 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008200:	e01d      	b.n	800823e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f001 fc90 	bl	8009b2a <USBD_CtlError>
            ret = USBD_FAIL;
 800820a:	2303      	movs	r3, #3
 800820c:	75fb      	strb	r3, [r7, #23]
          break;
 800820e:	e016      	b.n	800823e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b03      	cmp	r3, #3
 800821a:	d00f      	beq.n	800823c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800821c:	6839      	ldr	r1, [r7, #0]
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f001 fc83 	bl	8009b2a <USBD_CtlError>
            ret = USBD_FAIL;
 8008224:	2303      	movs	r3, #3
 8008226:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008228:	e008      	b.n	800823c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800822a:	6839      	ldr	r1, [r7, #0]
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f001 fc7c 	bl	8009b2a <USBD_CtlError>
          ret = USBD_FAIL;
 8008232:	2303      	movs	r3, #3
 8008234:	75fb      	strb	r3, [r7, #23]
          break;
 8008236:	e002      	b.n	800823e <USBD_CDC_Setup+0x19e>
          break;
 8008238:	bf00      	nop
 800823a:	e008      	b.n	800824e <USBD_CDC_Setup+0x1ae>
          break;
 800823c:	bf00      	nop
      }
      break;
 800823e:	e006      	b.n	800824e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008240:	6839      	ldr	r1, [r7, #0]
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f001 fc71 	bl	8009b2a <USBD_CtlError>
      ret = USBD_FAIL;
 8008248:	2303      	movs	r3, #3
 800824a:	75fb      	strb	r3, [r7, #23]
      break;
 800824c:	bf00      	nop
  }

  return (uint8_t)ret;
 800824e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3718      	adds	r7, #24
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	460b      	mov	r3, r1
 8008262:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800826a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	32b0      	adds	r2, #176	@ 0xb0
 8008276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d101      	bne.n	8008282 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800827e:	2303      	movs	r3, #3
 8008280:	e065      	b.n	800834e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	32b0      	adds	r2, #176	@ 0xb0
 800828c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008290:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008292:	78fb      	ldrb	r3, [r7, #3]
 8008294:	f003 020f 	and.w	r2, r3, #15
 8008298:	6879      	ldr	r1, [r7, #4]
 800829a:	4613      	mov	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	440b      	add	r3, r1
 80082a4:	3318      	adds	r3, #24
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d02f      	beq.n	800830c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80082ac:	78fb      	ldrb	r3, [r7, #3]
 80082ae:	f003 020f 	and.w	r2, r3, #15
 80082b2:	6879      	ldr	r1, [r7, #4]
 80082b4:	4613      	mov	r3, r2
 80082b6:	009b      	lsls	r3, r3, #2
 80082b8:	4413      	add	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	440b      	add	r3, r1
 80082be:	3318      	adds	r3, #24
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	78fb      	ldrb	r3, [r7, #3]
 80082c4:	f003 010f 	and.w	r1, r3, #15
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	460b      	mov	r3, r1
 80082cc:	00db      	lsls	r3, r3, #3
 80082ce:	440b      	add	r3, r1
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	4403      	add	r3, r0
 80082d4:	331c      	adds	r3, #28
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	fbb2 f1f3 	udiv	r1, r2, r3
 80082dc:	fb01 f303 	mul.w	r3, r1, r3
 80082e0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d112      	bne.n	800830c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80082e6:	78fb      	ldrb	r3, [r7, #3]
 80082e8:	f003 020f 	and.w	r2, r3, #15
 80082ec:	6879      	ldr	r1, [r7, #4]
 80082ee:	4613      	mov	r3, r2
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	4413      	add	r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	440b      	add	r3, r1
 80082f8:	3318      	adds	r3, #24
 80082fa:	2200      	movs	r2, #0
 80082fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80082fe:	78f9      	ldrb	r1, [r7, #3]
 8008300:	2300      	movs	r3, #0
 8008302:	2200      	movs	r2, #0
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f002 f962 	bl	800a5ce <USBD_LL_Transmit>
 800830a:	e01f      	b.n	800834c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	2200      	movs	r2, #0
 8008310:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	33b0      	adds	r3, #176	@ 0xb0
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	4413      	add	r3, r2
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d010      	beq.n	800834c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	33b0      	adds	r3, #176	@ 0xb0
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	4413      	add	r3, r2
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	691b      	ldr	r3, [r3, #16]
 800833c:	68ba      	ldr	r2, [r7, #8]
 800833e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008342:	68ba      	ldr	r2, [r7, #8]
 8008344:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008348:	78fa      	ldrb	r2, [r7, #3]
 800834a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b084      	sub	sp, #16
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
 800835e:	460b      	mov	r3, r1
 8008360:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	32b0      	adds	r2, #176	@ 0xb0
 800836c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008370:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	32b0      	adds	r2, #176	@ 0xb0
 800837c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d101      	bne.n	8008388 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008384:	2303      	movs	r3, #3
 8008386:	e01a      	b.n	80083be <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008388:	78fb      	ldrb	r3, [r7, #3]
 800838a:	4619      	mov	r1, r3
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f002 f960 	bl	800a652 <USBD_LL_GetRxDataSize>
 8008392:	4602      	mov	r2, r0
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083a0:	687a      	ldr	r2, [r7, #4]
 80083a2:	33b0      	adds	r3, #176	@ 0xb0
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4413      	add	r3, r2
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80083b8:	4611      	mov	r1, r2
 80083ba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b084      	sub	sp, #16
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	32b0      	adds	r2, #176	@ 0xb0
 80083d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083dc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d101      	bne.n	80083e8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083e4:	2303      	movs	r3, #3
 80083e6:	e024      	b.n	8008432 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	33b0      	adds	r3, #176	@ 0xb0
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d019      	beq.n	8008430 <USBD_CDC_EP0_RxReady+0x6a>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008402:	2bff      	cmp	r3, #255	@ 0xff
 8008404:	d014      	beq.n	8008430 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	33b0      	adds	r3, #176	@ 0xb0
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800841e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008426:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	22ff      	movs	r2, #255	@ 0xff
 800842c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008430:	2300      	movs	r3, #0
}
 8008432:	4618      	mov	r0, r3
 8008434:	3710      	adds	r7, #16
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
	...

0800843c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b086      	sub	sp, #24
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008444:	2182      	movs	r1, #130	@ 0x82
 8008446:	4818      	ldr	r0, [pc, #96]	@ (80084a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008448:	f000 fd0f 	bl	8008e6a <USBD_GetEpDesc>
 800844c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800844e:	2101      	movs	r1, #1
 8008450:	4815      	ldr	r0, [pc, #84]	@ (80084a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008452:	f000 fd0a 	bl	8008e6a <USBD_GetEpDesc>
 8008456:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008458:	2181      	movs	r1, #129	@ 0x81
 800845a:	4813      	ldr	r0, [pc, #76]	@ (80084a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800845c:	f000 fd05 	bl	8008e6a <USBD_GetEpDesc>
 8008460:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d002      	beq.n	800846e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	2210      	movs	r2, #16
 800846c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d006      	beq.n	8008482 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	2200      	movs	r2, #0
 8008478:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800847c:	711a      	strb	r2, [r3, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d006      	beq.n	8008496 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008490:	711a      	strb	r2, [r3, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2243      	movs	r2, #67	@ 0x43
 800849a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800849c:	4b02      	ldr	r3, [pc, #8]	@ (80084a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3718      	adds	r7, #24
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	24000054 	.word	0x24000054

080084ac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b086      	sub	sp, #24
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80084b4:	2182      	movs	r1, #130	@ 0x82
 80084b6:	4818      	ldr	r0, [pc, #96]	@ (8008518 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80084b8:	f000 fcd7 	bl	8008e6a <USBD_GetEpDesc>
 80084bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80084be:	2101      	movs	r1, #1
 80084c0:	4815      	ldr	r0, [pc, #84]	@ (8008518 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80084c2:	f000 fcd2 	bl	8008e6a <USBD_GetEpDesc>
 80084c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80084c8:	2181      	movs	r1, #129	@ 0x81
 80084ca:	4813      	ldr	r0, [pc, #76]	@ (8008518 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80084cc:	f000 fccd 	bl	8008e6a <USBD_GetEpDesc>
 80084d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2210      	movs	r2, #16
 80084dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d006      	beq.n	80084f2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	2200      	movs	r2, #0
 80084e8:	711a      	strb	r2, [r3, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f042 0202 	orr.w	r2, r2, #2
 80084f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d006      	beq.n	8008506 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2200      	movs	r2, #0
 80084fc:	711a      	strb	r2, [r3, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	f042 0202 	orr.w	r2, r2, #2
 8008504:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2243      	movs	r2, #67	@ 0x43
 800850a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800850c:	4b02      	ldr	r3, [pc, #8]	@ (8008518 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800850e:	4618      	mov	r0, r3
 8008510:	3718      	adds	r7, #24
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	24000054 	.word	0x24000054

0800851c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008524:	2182      	movs	r1, #130	@ 0x82
 8008526:	4818      	ldr	r0, [pc, #96]	@ (8008588 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008528:	f000 fc9f 	bl	8008e6a <USBD_GetEpDesc>
 800852c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800852e:	2101      	movs	r1, #1
 8008530:	4815      	ldr	r0, [pc, #84]	@ (8008588 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008532:	f000 fc9a 	bl	8008e6a <USBD_GetEpDesc>
 8008536:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008538:	2181      	movs	r1, #129	@ 0x81
 800853a:	4813      	ldr	r0, [pc, #76]	@ (8008588 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800853c:	f000 fc95 	bl	8008e6a <USBD_GetEpDesc>
 8008540:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d002      	beq.n	800854e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	2210      	movs	r2, #16
 800854c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d006      	beq.n	8008562 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	2200      	movs	r2, #0
 8008558:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800855c:	711a      	strb	r2, [r3, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d006      	beq.n	8008576 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2200      	movs	r2, #0
 800856c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008570:	711a      	strb	r2, [r3, #4]
 8008572:	2200      	movs	r2, #0
 8008574:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2243      	movs	r2, #67	@ 0x43
 800857a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800857c:	4b02      	ldr	r3, [pc, #8]	@ (8008588 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800857e:	4618      	mov	r0, r3
 8008580:	3718      	adds	r7, #24
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	24000054 	.word	0x24000054

0800858c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	220a      	movs	r2, #10
 8008598:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800859a:	4b03      	ldr	r3, [pc, #12]	@ (80085a8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800859c:	4618      	mov	r0, r3
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr
 80085a8:	24000010 	.word	0x24000010

080085ac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d101      	bne.n	80085c0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80085bc:	2303      	movs	r3, #3
 80085be:	e009      	b.n	80085d4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	33b0      	adds	r3, #176	@ 0xb0
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	4413      	add	r3, r2
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	32b0      	adds	r2, #176	@ 0xb0
 80085f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085fa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008602:	2303      	movs	r3, #3
 8008604:	e008      	b.n	8008618 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	371c      	adds	r7, #28
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	32b0      	adds	r2, #176	@ 0xb0
 8008638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800863c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008644:	2303      	movs	r3, #3
 8008646:	e004      	b.n	8008652 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	683a      	ldr	r2, [r7, #0]
 800864c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3714      	adds	r7, #20
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
	...

08008660 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	32b0      	adds	r2, #176	@ 0xb0
 8008672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008676:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	32b0      	adds	r2, #176	@ 0xb0
 8008682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d101      	bne.n	800868e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800868a:	2303      	movs	r3, #3
 800868c:	e018      	b.n	80086c0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	7c1b      	ldrb	r3, [r3, #16]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10a      	bne.n	80086ac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008696:	4b0c      	ldr	r3, [pc, #48]	@ (80086c8 <USBD_CDC_ReceivePacket+0x68>)
 8008698:	7819      	ldrb	r1, [r3, #0]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80086a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f001 ffb3 	bl	800a610 <USBD_LL_PrepareReceive>
 80086aa:	e008      	b.n	80086be <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80086ac:	4b06      	ldr	r3, [pc, #24]	@ (80086c8 <USBD_CDC_ReceivePacket+0x68>)
 80086ae:	7819      	ldrb	r1, [r3, #0]
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80086b6:	2340      	movs	r3, #64	@ 0x40
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f001 ffa9 	bl	800a610 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3710      	adds	r7, #16
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}
 80086c8:	24000098 	.word	0x24000098

080086cc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	4613      	mov	r3, r2
 80086d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d101      	bne.n	80086e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80086e0:	2303      	movs	r3, #3
 80086e2:	e01f      	b.n	8008724 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d003      	beq.n	800870a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	79fa      	ldrb	r2, [r7, #7]
 8008716:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008718:	68f8      	ldr	r0, [r7, #12]
 800871a:	f001 fe1d 	bl	800a358 <USBD_LL_Init>
 800871e:	4603      	mov	r3, r0
 8008720:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008722:	7dfb      	ldrb	r3, [r7, #23]
}
 8008724:	4618      	mov	r0, r3
 8008726:	3718      	adds	r7, #24
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008736:	2300      	movs	r3, #0
 8008738:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008740:	2303      	movs	r3, #3
 8008742:	e025      	b.n	8008790 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	32ae      	adds	r2, #174	@ 0xae
 8008756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800875a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00f      	beq.n	8008780 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	32ae      	adds	r2, #174	@ 0xae
 800876a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800876e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008770:	f107 020e 	add.w	r2, r7, #14
 8008774:	4610      	mov	r0, r2
 8008776:	4798      	blx	r3
 8008778:	4602      	mov	r2, r0
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008786:	1c5a      	adds	r2, r3, #1
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800878e:	2300      	movs	r3, #0
}
 8008790:	4618      	mov	r0, r3
 8008792:	3710      	adds	r7, #16
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f001 fe2b 	bl	800a3fc <USBD_LL_Start>
 80087a6:	4603      	mov	r3, r0
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	3708      	adds	r7, #8
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd80      	pop	{r7, pc}

080087b0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80087b8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b084      	sub	sp, #16
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	460b      	mov	r3, r1
 80087d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80087d2:	2300      	movs	r3, #0
 80087d4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d009      	beq.n	80087f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	78fa      	ldrb	r2, [r7, #3]
 80087ea:	4611      	mov	r1, r2
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	4798      	blx	r3
 80087f0:	4603      	mov	r3, r0
 80087f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b084      	sub	sp, #16
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	460b      	mov	r3, r1
 8008808:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	78fa      	ldrb	r2, [r7, #3]
 8008818:	4611      	mov	r1, r2
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	4798      	blx	r3
 800881e:	4603      	mov	r3, r0
 8008820:	2b00      	cmp	r3, #0
 8008822:	d001      	beq.n	8008828 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008824:	2303      	movs	r3, #3
 8008826:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008828:	7bfb      	ldrb	r3, [r7, #15]
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b084      	sub	sp, #16
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008842:	6839      	ldr	r1, [r7, #0]
 8008844:	4618      	mov	r0, r3
 8008846:	f001 f936 	bl	8009ab6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008858:	461a      	mov	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008866:	f003 031f 	and.w	r3, r3, #31
 800886a:	2b02      	cmp	r3, #2
 800886c:	d01a      	beq.n	80088a4 <USBD_LL_SetupStage+0x72>
 800886e:	2b02      	cmp	r3, #2
 8008870:	d822      	bhi.n	80088b8 <USBD_LL_SetupStage+0x86>
 8008872:	2b00      	cmp	r3, #0
 8008874:	d002      	beq.n	800887c <USBD_LL_SetupStage+0x4a>
 8008876:	2b01      	cmp	r3, #1
 8008878:	d00a      	beq.n	8008890 <USBD_LL_SetupStage+0x5e>
 800887a:	e01d      	b.n	80088b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008882:	4619      	mov	r1, r3
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fb63 	bl	8008f50 <USBD_StdDevReq>
 800888a:	4603      	mov	r3, r0
 800888c:	73fb      	strb	r3, [r7, #15]
      break;
 800888e:	e020      	b.n	80088d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008896:	4619      	mov	r1, r3
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fbcb 	bl	8009034 <USBD_StdItfReq>
 800889e:	4603      	mov	r3, r0
 80088a0:	73fb      	strb	r3, [r7, #15]
      break;
 80088a2:	e016      	b.n	80088d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80088aa:	4619      	mov	r1, r3
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 fc2d 	bl	800910c <USBD_StdEPReq>
 80088b2:	4603      	mov	r3, r0
 80088b4:	73fb      	strb	r3, [r7, #15]
      break;
 80088b6:	e00c      	b.n	80088d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80088be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	4619      	mov	r1, r3
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f001 fdf8 	bl	800a4bc <USBD_LL_StallEP>
 80088cc:	4603      	mov	r3, r0
 80088ce:	73fb      	strb	r3, [r7, #15]
      break;
 80088d0:	bf00      	nop
  }

  return ret;
 80088d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3710      	adds	r7, #16
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	460b      	mov	r3, r1
 80088e6:	607a      	str	r2, [r7, #4]
 80088e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80088ea:	2300      	movs	r3, #0
 80088ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80088ee:	7afb      	ldrb	r3, [r7, #11]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d16e      	bne.n	80089d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80088fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008902:	2b03      	cmp	r3, #3
 8008904:	f040 8098 	bne.w	8008a38 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	689a      	ldr	r2, [r3, #8]
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	429a      	cmp	r2, r3
 8008912:	d913      	bls.n	800893c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	689a      	ldr	r2, [r3, #8]
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	1ad2      	subs	r2, r2, r3
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	68da      	ldr	r2, [r3, #12]
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	4293      	cmp	r3, r2
 800892c:	bf28      	it	cs
 800892e:	4613      	movcs	r3, r2
 8008930:	461a      	mov	r2, r3
 8008932:	6879      	ldr	r1, [r7, #4]
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f001 f9be 	bl	8009cb6 <USBD_CtlContinueRx>
 800893a:	e07d      	b.n	8008a38 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008942:	f003 031f 	and.w	r3, r3, #31
 8008946:	2b02      	cmp	r3, #2
 8008948:	d014      	beq.n	8008974 <USBD_LL_DataOutStage+0x98>
 800894a:	2b02      	cmp	r3, #2
 800894c:	d81d      	bhi.n	800898a <USBD_LL_DataOutStage+0xae>
 800894e:	2b00      	cmp	r3, #0
 8008950:	d002      	beq.n	8008958 <USBD_LL_DataOutStage+0x7c>
 8008952:	2b01      	cmp	r3, #1
 8008954:	d003      	beq.n	800895e <USBD_LL_DataOutStage+0x82>
 8008956:	e018      	b.n	800898a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008958:	2300      	movs	r3, #0
 800895a:	75bb      	strb	r3, [r7, #22]
            break;
 800895c:	e018      	b.n	8008990 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008964:	b2db      	uxtb	r3, r3
 8008966:	4619      	mov	r1, r3
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 fa64 	bl	8008e36 <USBD_CoreFindIF>
 800896e:	4603      	mov	r3, r0
 8008970:	75bb      	strb	r3, [r7, #22]
            break;
 8008972:	e00d      	b.n	8008990 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800897a:	b2db      	uxtb	r3, r3
 800897c:	4619      	mov	r1, r3
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f000 fa66 	bl	8008e50 <USBD_CoreFindEP>
 8008984:	4603      	mov	r3, r0
 8008986:	75bb      	strb	r3, [r7, #22]
            break;
 8008988:	e002      	b.n	8008990 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800898a:	2300      	movs	r3, #0
 800898c:	75bb      	strb	r3, [r7, #22]
            break;
 800898e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008990:	7dbb      	ldrb	r3, [r7, #22]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d119      	bne.n	80089ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b03      	cmp	r3, #3
 80089a0:	d113      	bne.n	80089ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80089a2:	7dba      	ldrb	r2, [r7, #22]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	32ae      	adds	r2, #174	@ 0xae
 80089a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ac:	691b      	ldr	r3, [r3, #16]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00b      	beq.n	80089ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80089b2:	7dba      	ldrb	r2, [r7, #22]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80089ba:	7dba      	ldrb	r2, [r7, #22]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	32ae      	adds	r2, #174	@ 0xae
 80089c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80089ca:	68f8      	ldr	r0, [r7, #12]
 80089cc:	f001 f984 	bl	8009cd8 <USBD_CtlSendStatus>
 80089d0:	e032      	b.n	8008a38 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80089d2:	7afb      	ldrb	r3, [r7, #11]
 80089d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	4619      	mov	r1, r3
 80089dc:	68f8      	ldr	r0, [r7, #12]
 80089de:	f000 fa37 	bl	8008e50 <USBD_CoreFindEP>
 80089e2:	4603      	mov	r3, r0
 80089e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089e6:	7dbb      	ldrb	r3, [r7, #22]
 80089e8:	2bff      	cmp	r3, #255	@ 0xff
 80089ea:	d025      	beq.n	8008a38 <USBD_LL_DataOutStage+0x15c>
 80089ec:	7dbb      	ldrb	r3, [r7, #22]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d122      	bne.n	8008a38 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b03      	cmp	r3, #3
 80089fc:	d117      	bne.n	8008a2e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80089fe:	7dba      	ldrb	r2, [r7, #22]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	32ae      	adds	r2, #174	@ 0xae
 8008a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a08:	699b      	ldr	r3, [r3, #24]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d00f      	beq.n	8008a2e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008a0e:	7dba      	ldrb	r2, [r7, #22]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008a16:	7dba      	ldrb	r2, [r7, #22]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	32ae      	adds	r2, #174	@ 0xae
 8008a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a20:	699b      	ldr	r3, [r3, #24]
 8008a22:	7afa      	ldrb	r2, [r7, #11]
 8008a24:	4611      	mov	r1, r2
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	4798      	blx	r3
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008a2e:	7dfb      	ldrb	r3, [r7, #23]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d001      	beq.n	8008a38 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008a34:	7dfb      	ldrb	r3, [r7, #23]
 8008a36:	e000      	b.n	8008a3a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3718      	adds	r7, #24
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b086      	sub	sp, #24
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	607a      	str	r2, [r7, #4]
 8008a4e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008a50:	7afb      	ldrb	r3, [r7, #11]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d16f      	bne.n	8008b36 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	3314      	adds	r3, #20
 8008a5a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008a62:	2b02      	cmp	r3, #2
 8008a64:	d15a      	bne.n	8008b1c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	689a      	ldr	r2, [r3, #8]
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d914      	bls.n	8008a9c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	689a      	ldr	r2, [r3, #8]
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	1ad2      	subs	r2, r2, r3
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	461a      	mov	r2, r3
 8008a86:	6879      	ldr	r1, [r7, #4]
 8008a88:	68f8      	ldr	r0, [r7, #12]
 8008a8a:	f001 f8e6 	bl	8009c5a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008a8e:	2300      	movs	r3, #0
 8008a90:	2200      	movs	r2, #0
 8008a92:	2100      	movs	r1, #0
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f001 fdbb 	bl	800a610 <USBD_LL_PrepareReceive>
 8008a9a:	e03f      	b.n	8008b1c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	68da      	ldr	r2, [r3, #12]
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d11c      	bne.n	8008ae2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	685a      	ldr	r2, [r3, #4]
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d316      	bcc.n	8008ae2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	685a      	ldr	r2, [r3, #4]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d20f      	bcs.n	8008ae2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	68f8      	ldr	r0, [r7, #12]
 8008ac8:	f001 f8c7 	bl	8009c5a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	2100      	movs	r1, #0
 8008ada:	68f8      	ldr	r0, [r7, #12]
 8008adc:	f001 fd98 	bl	800a610 <USBD_LL_PrepareReceive>
 8008ae0:	e01c      	b.n	8008b1c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d10f      	bne.n	8008b0e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d009      	beq.n	8008b0e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2200      	movs	r2, #0
 8008afe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	68f8      	ldr	r0, [r7, #12]
 8008b0c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b0e:	2180      	movs	r1, #128	@ 0x80
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f001 fcd3 	bl	800a4bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f001 f8f1 	bl	8009cfe <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d03a      	beq.n	8008b9c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f7ff fe42 	bl	80087b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008b34:	e032      	b.n	8008b9c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008b36:	7afb      	ldrb	r3, [r7, #11]
 8008b38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	4619      	mov	r1, r3
 8008b40:	68f8      	ldr	r0, [r7, #12]
 8008b42:	f000 f985 	bl	8008e50 <USBD_CoreFindEP>
 8008b46:	4603      	mov	r3, r0
 8008b48:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b4a:	7dfb      	ldrb	r3, [r7, #23]
 8008b4c:	2bff      	cmp	r3, #255	@ 0xff
 8008b4e:	d025      	beq.n	8008b9c <USBD_LL_DataInStage+0x15a>
 8008b50:	7dfb      	ldrb	r3, [r7, #23]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d122      	bne.n	8008b9c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b03      	cmp	r3, #3
 8008b60:	d11c      	bne.n	8008b9c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008b62:	7dfa      	ldrb	r2, [r7, #23]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	32ae      	adds	r2, #174	@ 0xae
 8008b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6c:	695b      	ldr	r3, [r3, #20]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d014      	beq.n	8008b9c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008b72:	7dfa      	ldrb	r2, [r7, #23]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008b7a:	7dfa      	ldrb	r2, [r7, #23]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	32ae      	adds	r2, #174	@ 0xae
 8008b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	7afa      	ldrb	r2, [r7, #11]
 8008b88:	4611      	mov	r1, r2
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	4798      	blx	r3
 8008b8e:	4603      	mov	r3, r0
 8008b90:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008b92:	7dbb      	ldrb	r3, [r7, #22]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d001      	beq.n	8008b9c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008b98:	7dbb      	ldrb	r3, [r7, #22]
 8008b9a:	e000      	b.n	8008b9e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3718      	adds	r7, #24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b084      	sub	sp, #16
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d014      	beq.n	8008c0c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00e      	beq.n	8008c0c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	6852      	ldr	r2, [r2, #4]
 8008bfa:	b2d2      	uxtb	r2, r2
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	4798      	blx	r3
 8008c02:	4603      	mov	r3, r0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d001      	beq.n	8008c0c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008c08:	2303      	movs	r3, #3
 8008c0a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c0c:	2340      	movs	r3, #64	@ 0x40
 8008c0e:	2200      	movs	r2, #0
 8008c10:	2100      	movs	r1, #0
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f001 fc0d 	bl	800a432 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2240      	movs	r2, #64	@ 0x40
 8008c24:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c28:	2340      	movs	r3, #64	@ 0x40
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	2180      	movs	r1, #128	@ 0x80
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f001 fbff 	bl	800a432 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2240      	movs	r2, #64	@ 0x40
 8008c3e:	621a      	str	r2, [r3, #32]

  return ret;
 8008c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3710      	adds	r7, #16
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008c4a:	b480      	push	{r7}
 8008c4c:	b083      	sub	sp, #12
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
 8008c52:	460b      	mov	r3, r1
 8008c54:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	78fa      	ldrb	r2, [r7, #3]
 8008c5a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008c5c:	2300      	movs	r3, #0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b083      	sub	sp, #12
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b04      	cmp	r3, #4
 8008c7c:	d006      	beq.n	8008c8c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c84:	b2da      	uxtb	r2, r3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2204      	movs	r2, #4
 8008c90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	370c      	adds	r7, #12
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b083      	sub	sp, #12
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	2b04      	cmp	r3, #4
 8008cb4:	d106      	bne.n	8008cc4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008cbc:	b2da      	uxtb	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b082      	sub	sp, #8
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	2b03      	cmp	r3, #3
 8008ce4:	d110      	bne.n	8008d08 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00b      	beq.n	8008d08 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cf6:	69db      	ldr	r3, [r3, #28]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d005      	beq.n	8008d08 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d02:	69db      	ldr	r3, [r3, #28]
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3708      	adds	r7, #8
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b082      	sub	sp, #8
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	32ae      	adds	r2, #174	@ 0xae
 8008d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008d30:	2303      	movs	r3, #3
 8008d32:	e01c      	b.n	8008d6e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	2b03      	cmp	r3, #3
 8008d3e:	d115      	bne.n	8008d6c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	32ae      	adds	r2, #174	@ 0xae
 8008d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d4e:	6a1b      	ldr	r3, [r3, #32]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00b      	beq.n	8008d6c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	32ae      	adds	r2, #174	@ 0xae
 8008d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d62:	6a1b      	ldr	r3, [r3, #32]
 8008d64:	78fa      	ldrb	r2, [r7, #3]
 8008d66:	4611      	mov	r1, r2
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3708      	adds	r7, #8
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008d76:	b580      	push	{r7, lr}
 8008d78:	b082      	sub	sp, #8
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
 8008d7e:	460b      	mov	r3, r1
 8008d80:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	32ae      	adds	r2, #174	@ 0xae
 8008d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d101      	bne.n	8008d98 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008d94:	2303      	movs	r3, #3
 8008d96:	e01c      	b.n	8008dd2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	2b03      	cmp	r3, #3
 8008da2:	d115      	bne.n	8008dd0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	32ae      	adds	r2, #174	@ 0xae
 8008dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d00b      	beq.n	8008dd0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	32ae      	adds	r2, #174	@ 0xae
 8008dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc8:	78fa      	ldrb	r2, [r7, #3]
 8008dca:	4611      	mov	r1, r2
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008dd0:	2300      	movs	r3, #0
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3708      	adds	r7, #8
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b083      	sub	sp, #12
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b084      	sub	sp, #16
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00e      	beq.n	8008e2c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	6852      	ldr	r2, [r2, #4]
 8008e1a:	b2d2      	uxtb	r2, r2
 8008e1c:	4611      	mov	r1, r2
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	4798      	blx	r3
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d001      	beq.n	8008e2c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008e36:	b480      	push	{r7}
 8008e38:	b083      	sub	sp, #12
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
 8008e3e:	460b      	mov	r3, r1
 8008e40:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008e42:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008e5c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	370c      	adds	r7, #12
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b086      	sub	sp, #24
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
 8008e72:	460b      	mov	r3, r1
 8008e74:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	885b      	ldrh	r3, [r3, #2]
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	7812      	ldrb	r2, [r2, #0]
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d91f      	bls.n	8008ed0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008e96:	e013      	b.n	8008ec0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008e98:	f107 030a 	add.w	r3, r7, #10
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	6978      	ldr	r0, [r7, #20]
 8008ea0:	f000 f81b 	bl	8008eda <USBD_GetNextDesc>
 8008ea4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	785b      	ldrb	r3, [r3, #1]
 8008eaa:	2b05      	cmp	r3, #5
 8008eac:	d108      	bne.n	8008ec0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	789b      	ldrb	r3, [r3, #2]
 8008eb6:	78fa      	ldrb	r2, [r7, #3]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d008      	beq.n	8008ece <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	885b      	ldrh	r3, [r3, #2]
 8008ec4:	b29a      	uxth	r2, r3
 8008ec6:	897b      	ldrh	r3, [r7, #10]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d8e5      	bhi.n	8008e98 <USBD_GetEpDesc+0x2e>
 8008ecc:	e000      	b.n	8008ed0 <USBD_GetEpDesc+0x66>
          break;
 8008ece:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008ed0:	693b      	ldr	r3, [r7, #16]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3718      	adds	r7, #24
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}

08008eda <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008eda:	b480      	push	{r7}
 8008edc:	b085      	sub	sp, #20
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
 8008ee2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	881b      	ldrh	r3, [r3, #0]
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	7812      	ldrb	r2, [r2, #0]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	461a      	mov	r2, r3
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4413      	add	r3, r2
 8008f02:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008f04:	68fb      	ldr	r3, [r7, #12]
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3714      	adds	r7, #20
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr

08008f12 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008f12:	b480      	push	{r7}
 8008f14:	b087      	sub	sp, #28
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	781b      	ldrb	r3, [r3, #0]
 8008f22:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	3301      	adds	r3, #1
 8008f28:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008f30:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008f34:	021b      	lsls	r3, r3, #8
 8008f36:	b21a      	sxth	r2, r3
 8008f38:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	b21b      	sxth	r3, r3
 8008f40:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008f42:	89fb      	ldrh	r3, [r7, #14]
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	371c      	adds	r7, #28
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f66:	2b40      	cmp	r3, #64	@ 0x40
 8008f68:	d005      	beq.n	8008f76 <USBD_StdDevReq+0x26>
 8008f6a:	2b40      	cmp	r3, #64	@ 0x40
 8008f6c:	d857      	bhi.n	800901e <USBD_StdDevReq+0xce>
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d00f      	beq.n	8008f92 <USBD_StdDevReq+0x42>
 8008f72:	2b20      	cmp	r3, #32
 8008f74:	d153      	bne.n	800901e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	32ae      	adds	r2, #174	@ 0xae
 8008f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	6839      	ldr	r1, [r7, #0]
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	4798      	blx	r3
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f90:	e04a      	b.n	8009028 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	785b      	ldrb	r3, [r3, #1]
 8008f96:	2b09      	cmp	r3, #9
 8008f98:	d83b      	bhi.n	8009012 <USBD_StdDevReq+0xc2>
 8008f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8008fa0 <USBD_StdDevReq+0x50>)
 8008f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fa0:	08008ff5 	.word	0x08008ff5
 8008fa4:	08009009 	.word	0x08009009
 8008fa8:	08009013 	.word	0x08009013
 8008fac:	08008fff 	.word	0x08008fff
 8008fb0:	08009013 	.word	0x08009013
 8008fb4:	08008fd3 	.word	0x08008fd3
 8008fb8:	08008fc9 	.word	0x08008fc9
 8008fbc:	08009013 	.word	0x08009013
 8008fc0:	08008feb 	.word	0x08008feb
 8008fc4:	08008fdd 	.word	0x08008fdd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fa3c 	bl	8009448 <USBD_GetDescriptor>
          break;
 8008fd0:	e024      	b.n	800901c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008fd2:	6839      	ldr	r1, [r7, #0]
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 fbcb 	bl	8009770 <USBD_SetAddress>
          break;
 8008fda:	e01f      	b.n	800901c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008fdc:	6839      	ldr	r1, [r7, #0]
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 fc0a 	bl	80097f8 <USBD_SetConfig>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	73fb      	strb	r3, [r7, #15]
          break;
 8008fe8:	e018      	b.n	800901c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008fea:	6839      	ldr	r1, [r7, #0]
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 fcad 	bl	800994c <USBD_GetConfig>
          break;
 8008ff2:	e013      	b.n	800901c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fcde 	bl	80099b8 <USBD_GetStatus>
          break;
 8008ffc:	e00e      	b.n	800901c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008ffe:	6839      	ldr	r1, [r7, #0]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 fd0d 	bl	8009a20 <USBD_SetFeature>
          break;
 8009006:	e009      	b.n	800901c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009008:	6839      	ldr	r1, [r7, #0]
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fd31 	bl	8009a72 <USBD_ClrFeature>
          break;
 8009010:	e004      	b.n	800901c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009012:	6839      	ldr	r1, [r7, #0]
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fd88 	bl	8009b2a <USBD_CtlError>
          break;
 800901a:	bf00      	nop
      }
      break;
 800901c:	e004      	b.n	8009028 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800901e:	6839      	ldr	r1, [r7, #0]
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f000 fd82 	bl	8009b2a <USBD_CtlError>
      break;
 8009026:	bf00      	nop
  }

  return ret;
 8009028:	7bfb      	ldrb	r3, [r7, #15]
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}
 8009032:	bf00      	nop

08009034 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800903e:	2300      	movs	r3, #0
 8009040:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800904a:	2b40      	cmp	r3, #64	@ 0x40
 800904c:	d005      	beq.n	800905a <USBD_StdItfReq+0x26>
 800904e:	2b40      	cmp	r3, #64	@ 0x40
 8009050:	d852      	bhi.n	80090f8 <USBD_StdItfReq+0xc4>
 8009052:	2b00      	cmp	r3, #0
 8009054:	d001      	beq.n	800905a <USBD_StdItfReq+0x26>
 8009056:	2b20      	cmp	r3, #32
 8009058:	d14e      	bne.n	80090f8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009060:	b2db      	uxtb	r3, r3
 8009062:	3b01      	subs	r3, #1
 8009064:	2b02      	cmp	r3, #2
 8009066:	d840      	bhi.n	80090ea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	889b      	ldrh	r3, [r3, #4]
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b01      	cmp	r3, #1
 8009070:	d836      	bhi.n	80090e0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	889b      	ldrh	r3, [r3, #4]
 8009076:	b2db      	uxtb	r3, r3
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7ff fedb 	bl	8008e36 <USBD_CoreFindIF>
 8009080:	4603      	mov	r3, r0
 8009082:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009084:	7bbb      	ldrb	r3, [r7, #14]
 8009086:	2bff      	cmp	r3, #255	@ 0xff
 8009088:	d01d      	beq.n	80090c6 <USBD_StdItfReq+0x92>
 800908a:	7bbb      	ldrb	r3, [r7, #14]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d11a      	bne.n	80090c6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009090:	7bba      	ldrb	r2, [r7, #14]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	32ae      	adds	r2, #174	@ 0xae
 8009096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00f      	beq.n	80090c0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80090a0:	7bba      	ldrb	r2, [r7, #14]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80090a8:	7bba      	ldrb	r2, [r7, #14]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	32ae      	adds	r2, #174	@ 0xae
 80090ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	6839      	ldr	r1, [r7, #0]
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	4798      	blx	r3
 80090ba:	4603      	mov	r3, r0
 80090bc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80090be:	e004      	b.n	80090ca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80090c0:	2303      	movs	r3, #3
 80090c2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80090c4:	e001      	b.n	80090ca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80090c6:	2303      	movs	r3, #3
 80090c8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	88db      	ldrh	r3, [r3, #6]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d110      	bne.n	80090f4 <USBD_StdItfReq+0xc0>
 80090d2:	7bfb      	ldrb	r3, [r7, #15]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d10d      	bne.n	80090f4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 fdfd 	bl	8009cd8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80090de:	e009      	b.n	80090f4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80090e0:	6839      	ldr	r1, [r7, #0]
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 fd21 	bl	8009b2a <USBD_CtlError>
          break;
 80090e8:	e004      	b.n	80090f4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fd1c 	bl	8009b2a <USBD_CtlError>
          break;
 80090f2:	e000      	b.n	80090f6 <USBD_StdItfReq+0xc2>
          break;
 80090f4:	bf00      	nop
      }
      break;
 80090f6:	e004      	b.n	8009102 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80090f8:	6839      	ldr	r1, [r7, #0]
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f000 fd15 	bl	8009b2a <USBD_CtlError>
      break;
 8009100:	bf00      	nop
  }

  return ret;
 8009102:	7bfb      	ldrb	r3, [r7, #15]
}
 8009104:	4618      	mov	r0, r3
 8009106:	3710      	adds	r7, #16
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
 8009114:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009116:	2300      	movs	r3, #0
 8009118:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	889b      	ldrh	r3, [r3, #4]
 800911e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009128:	2b40      	cmp	r3, #64	@ 0x40
 800912a:	d007      	beq.n	800913c <USBD_StdEPReq+0x30>
 800912c:	2b40      	cmp	r3, #64	@ 0x40
 800912e:	f200 817f 	bhi.w	8009430 <USBD_StdEPReq+0x324>
 8009132:	2b00      	cmp	r3, #0
 8009134:	d02a      	beq.n	800918c <USBD_StdEPReq+0x80>
 8009136:	2b20      	cmp	r3, #32
 8009138:	f040 817a 	bne.w	8009430 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800913c:	7bbb      	ldrb	r3, [r7, #14]
 800913e:	4619      	mov	r1, r3
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f7ff fe85 	bl	8008e50 <USBD_CoreFindEP>
 8009146:	4603      	mov	r3, r0
 8009148:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800914a:	7b7b      	ldrb	r3, [r7, #13]
 800914c:	2bff      	cmp	r3, #255	@ 0xff
 800914e:	f000 8174 	beq.w	800943a <USBD_StdEPReq+0x32e>
 8009152:	7b7b      	ldrb	r3, [r7, #13]
 8009154:	2b00      	cmp	r3, #0
 8009156:	f040 8170 	bne.w	800943a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800915a:	7b7a      	ldrb	r2, [r7, #13]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009162:	7b7a      	ldrb	r2, [r7, #13]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	32ae      	adds	r2, #174	@ 0xae
 8009168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 8163 	beq.w	800943a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009174:	7b7a      	ldrb	r2, [r7, #13]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	32ae      	adds	r2, #174	@ 0xae
 800917a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	4798      	blx	r3
 8009186:	4603      	mov	r3, r0
 8009188:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800918a:	e156      	b.n	800943a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	785b      	ldrb	r3, [r3, #1]
 8009190:	2b03      	cmp	r3, #3
 8009192:	d008      	beq.n	80091a6 <USBD_StdEPReq+0x9a>
 8009194:	2b03      	cmp	r3, #3
 8009196:	f300 8145 	bgt.w	8009424 <USBD_StdEPReq+0x318>
 800919a:	2b00      	cmp	r3, #0
 800919c:	f000 809b 	beq.w	80092d6 <USBD_StdEPReq+0x1ca>
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d03c      	beq.n	800921e <USBD_StdEPReq+0x112>
 80091a4:	e13e      	b.n	8009424 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d002      	beq.n	80091b8 <USBD_StdEPReq+0xac>
 80091b2:	2b03      	cmp	r3, #3
 80091b4:	d016      	beq.n	80091e4 <USBD_StdEPReq+0xd8>
 80091b6:	e02c      	b.n	8009212 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091b8:	7bbb      	ldrb	r3, [r7, #14]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d00d      	beq.n	80091da <USBD_StdEPReq+0xce>
 80091be:	7bbb      	ldrb	r3, [r7, #14]
 80091c0:	2b80      	cmp	r3, #128	@ 0x80
 80091c2:	d00a      	beq.n	80091da <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80091c4:	7bbb      	ldrb	r3, [r7, #14]
 80091c6:	4619      	mov	r1, r3
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f001 f977 	bl	800a4bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80091ce:	2180      	movs	r1, #128	@ 0x80
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f001 f973 	bl	800a4bc <USBD_LL_StallEP>
 80091d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80091d8:	e020      	b.n	800921c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80091da:	6839      	ldr	r1, [r7, #0]
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fca4 	bl	8009b2a <USBD_CtlError>
              break;
 80091e2:	e01b      	b.n	800921c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	885b      	ldrh	r3, [r3, #2]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10e      	bne.n	800920a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80091ec:	7bbb      	ldrb	r3, [r7, #14]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00b      	beq.n	800920a <USBD_StdEPReq+0xfe>
 80091f2:	7bbb      	ldrb	r3, [r7, #14]
 80091f4:	2b80      	cmp	r3, #128	@ 0x80
 80091f6:	d008      	beq.n	800920a <USBD_StdEPReq+0xfe>
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	88db      	ldrh	r3, [r3, #6]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d104      	bne.n	800920a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009200:	7bbb      	ldrb	r3, [r7, #14]
 8009202:	4619      	mov	r1, r3
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f001 f959 	bl	800a4bc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fd64 	bl	8009cd8 <USBD_CtlSendStatus>

              break;
 8009210:	e004      	b.n	800921c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009212:	6839      	ldr	r1, [r7, #0]
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 fc88 	bl	8009b2a <USBD_CtlError>
              break;
 800921a:	bf00      	nop
          }
          break;
 800921c:	e107      	b.n	800942e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009224:	b2db      	uxtb	r3, r3
 8009226:	2b02      	cmp	r3, #2
 8009228:	d002      	beq.n	8009230 <USBD_StdEPReq+0x124>
 800922a:	2b03      	cmp	r3, #3
 800922c:	d016      	beq.n	800925c <USBD_StdEPReq+0x150>
 800922e:	e04b      	b.n	80092c8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009230:	7bbb      	ldrb	r3, [r7, #14]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d00d      	beq.n	8009252 <USBD_StdEPReq+0x146>
 8009236:	7bbb      	ldrb	r3, [r7, #14]
 8009238:	2b80      	cmp	r3, #128	@ 0x80
 800923a:	d00a      	beq.n	8009252 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800923c:	7bbb      	ldrb	r3, [r7, #14]
 800923e:	4619      	mov	r1, r3
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f001 f93b 	bl	800a4bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009246:	2180      	movs	r1, #128	@ 0x80
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f001 f937 	bl	800a4bc <USBD_LL_StallEP>
 800924e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009250:	e040      	b.n	80092d4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009252:	6839      	ldr	r1, [r7, #0]
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 fc68 	bl	8009b2a <USBD_CtlError>
              break;
 800925a:	e03b      	b.n	80092d4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	885b      	ldrh	r3, [r3, #2]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d136      	bne.n	80092d2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009264:	7bbb      	ldrb	r3, [r7, #14]
 8009266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800926a:	2b00      	cmp	r3, #0
 800926c:	d004      	beq.n	8009278 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800926e:	7bbb      	ldrb	r3, [r7, #14]
 8009270:	4619      	mov	r1, r3
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f001 f941 	bl	800a4fa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 fd2d 	bl	8009cd8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800927e:	7bbb      	ldrb	r3, [r7, #14]
 8009280:	4619      	mov	r1, r3
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7ff fde4 	bl	8008e50 <USBD_CoreFindEP>
 8009288:	4603      	mov	r3, r0
 800928a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800928c:	7b7b      	ldrb	r3, [r7, #13]
 800928e:	2bff      	cmp	r3, #255	@ 0xff
 8009290:	d01f      	beq.n	80092d2 <USBD_StdEPReq+0x1c6>
 8009292:	7b7b      	ldrb	r3, [r7, #13]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d11c      	bne.n	80092d2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009298:	7b7a      	ldrb	r2, [r7, #13]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80092a0:	7b7a      	ldrb	r2, [r7, #13]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	32ae      	adds	r2, #174	@ 0xae
 80092a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d010      	beq.n	80092d2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80092b0:	7b7a      	ldrb	r2, [r7, #13]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	32ae      	adds	r2, #174	@ 0xae
 80092b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	6839      	ldr	r1, [r7, #0]
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	4798      	blx	r3
 80092c2:	4603      	mov	r3, r0
 80092c4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80092c6:	e004      	b.n	80092d2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80092c8:	6839      	ldr	r1, [r7, #0]
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f000 fc2d 	bl	8009b2a <USBD_CtlError>
              break;
 80092d0:	e000      	b.n	80092d4 <USBD_StdEPReq+0x1c8>
              break;
 80092d2:	bf00      	nop
          }
          break;
 80092d4:	e0ab      	b.n	800942e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092dc:	b2db      	uxtb	r3, r3
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d002      	beq.n	80092e8 <USBD_StdEPReq+0x1dc>
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d032      	beq.n	800934c <USBD_StdEPReq+0x240>
 80092e6:	e097      	b.n	8009418 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092e8:	7bbb      	ldrb	r3, [r7, #14]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d007      	beq.n	80092fe <USBD_StdEPReq+0x1f2>
 80092ee:	7bbb      	ldrb	r3, [r7, #14]
 80092f0:	2b80      	cmp	r3, #128	@ 0x80
 80092f2:	d004      	beq.n	80092fe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80092f4:	6839      	ldr	r1, [r7, #0]
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f000 fc17 	bl	8009b2a <USBD_CtlError>
                break;
 80092fc:	e091      	b.n	8009422 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009302:	2b00      	cmp	r3, #0
 8009304:	da0b      	bge.n	800931e <USBD_StdEPReq+0x212>
 8009306:	7bbb      	ldrb	r3, [r7, #14]
 8009308:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800930c:	4613      	mov	r3, r2
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	4413      	add	r3, r2
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	3310      	adds	r3, #16
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	4413      	add	r3, r2
 800931a:	3304      	adds	r3, #4
 800931c:	e00b      	b.n	8009336 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800931e:	7bbb      	ldrb	r3, [r7, #14]
 8009320:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009324:	4613      	mov	r3, r2
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	4413      	add	r3, r2
 800932a:	009b      	lsls	r3, r3, #2
 800932c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009330:	687a      	ldr	r2, [r7, #4]
 8009332:	4413      	add	r3, r2
 8009334:	3304      	adds	r3, #4
 8009336:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	2200      	movs	r2, #0
 800933c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	2202      	movs	r2, #2
 8009342:	4619      	mov	r1, r3
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f000 fc6d 	bl	8009c24 <USBD_CtlSendData>
              break;
 800934a:	e06a      	b.n	8009422 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800934c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009350:	2b00      	cmp	r3, #0
 8009352:	da11      	bge.n	8009378 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009354:	7bbb      	ldrb	r3, [r7, #14]
 8009356:	f003 020f 	and.w	r2, r3, #15
 800935a:	6879      	ldr	r1, [r7, #4]
 800935c:	4613      	mov	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	4413      	add	r3, r2
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	440b      	add	r3, r1
 8009366:	3324      	adds	r3, #36	@ 0x24
 8009368:	881b      	ldrh	r3, [r3, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d117      	bne.n	800939e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800936e:	6839      	ldr	r1, [r7, #0]
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 fbda 	bl	8009b2a <USBD_CtlError>
                  break;
 8009376:	e054      	b.n	8009422 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009378:	7bbb      	ldrb	r3, [r7, #14]
 800937a:	f003 020f 	and.w	r2, r3, #15
 800937e:	6879      	ldr	r1, [r7, #4]
 8009380:	4613      	mov	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	440b      	add	r3, r1
 800938a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800938e:	881b      	ldrh	r3, [r3, #0]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d104      	bne.n	800939e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009394:	6839      	ldr	r1, [r7, #0]
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f000 fbc7 	bl	8009b2a <USBD_CtlError>
                  break;
 800939c:	e041      	b.n	8009422 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800939e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	da0b      	bge.n	80093be <USBD_StdEPReq+0x2b2>
 80093a6:	7bbb      	ldrb	r3, [r7, #14]
 80093a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093ac:	4613      	mov	r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	4413      	add	r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	3310      	adds	r3, #16
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	4413      	add	r3, r2
 80093ba:	3304      	adds	r3, #4
 80093bc:	e00b      	b.n	80093d6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093be:	7bbb      	ldrb	r3, [r7, #14]
 80093c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093c4:	4613      	mov	r3, r2
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	4413      	add	r3, r2
 80093d4:	3304      	adds	r3, #4
 80093d6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80093d8:	7bbb      	ldrb	r3, [r7, #14]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d002      	beq.n	80093e4 <USBD_StdEPReq+0x2d8>
 80093de:	7bbb      	ldrb	r3, [r7, #14]
 80093e0:	2b80      	cmp	r3, #128	@ 0x80
 80093e2:	d103      	bne.n	80093ec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2200      	movs	r2, #0
 80093e8:	601a      	str	r2, [r3, #0]
 80093ea:	e00e      	b.n	800940a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80093ec:	7bbb      	ldrb	r3, [r7, #14]
 80093ee:	4619      	mov	r1, r3
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f001 f8a1 	bl	800a538 <USBD_LL_IsStallEP>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d003      	beq.n	8009404 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	2201      	movs	r2, #1
 8009400:	601a      	str	r2, [r3, #0]
 8009402:	e002      	b.n	800940a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2200      	movs	r2, #0
 8009408:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	2202      	movs	r2, #2
 800940e:	4619      	mov	r1, r3
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fc07 	bl	8009c24 <USBD_CtlSendData>
              break;
 8009416:	e004      	b.n	8009422 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009418:	6839      	ldr	r1, [r7, #0]
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fb85 	bl	8009b2a <USBD_CtlError>
              break;
 8009420:	bf00      	nop
          }
          break;
 8009422:	e004      	b.n	800942e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009424:	6839      	ldr	r1, [r7, #0]
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 fb7f 	bl	8009b2a <USBD_CtlError>
          break;
 800942c:	bf00      	nop
      }
      break;
 800942e:	e005      	b.n	800943c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 fb79 	bl	8009b2a <USBD_CtlError>
      break;
 8009438:	e000      	b.n	800943c <USBD_StdEPReq+0x330>
      break;
 800943a:	bf00      	nop
  }

  return ret;
 800943c:	7bfb      	ldrb	r3, [r7, #15]
}
 800943e:	4618      	mov	r0, r3
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
	...

08009448 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009452:	2300      	movs	r3, #0
 8009454:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800945a:	2300      	movs	r3, #0
 800945c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	885b      	ldrh	r3, [r3, #2]
 8009462:	0a1b      	lsrs	r3, r3, #8
 8009464:	b29b      	uxth	r3, r3
 8009466:	3b01      	subs	r3, #1
 8009468:	2b0e      	cmp	r3, #14
 800946a:	f200 8152 	bhi.w	8009712 <USBD_GetDescriptor+0x2ca>
 800946e:	a201      	add	r2, pc, #4	@ (adr r2, 8009474 <USBD_GetDescriptor+0x2c>)
 8009470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009474:	080094e5 	.word	0x080094e5
 8009478:	080094fd 	.word	0x080094fd
 800947c:	0800953d 	.word	0x0800953d
 8009480:	08009713 	.word	0x08009713
 8009484:	08009713 	.word	0x08009713
 8009488:	080096b3 	.word	0x080096b3
 800948c:	080096df 	.word	0x080096df
 8009490:	08009713 	.word	0x08009713
 8009494:	08009713 	.word	0x08009713
 8009498:	08009713 	.word	0x08009713
 800949c:	08009713 	.word	0x08009713
 80094a0:	08009713 	.word	0x08009713
 80094a4:	08009713 	.word	0x08009713
 80094a8:	08009713 	.word	0x08009713
 80094ac:	080094b1 	.word	0x080094b1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094b6:	69db      	ldr	r3, [r3, #28]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00b      	beq.n	80094d4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094c2:	69db      	ldr	r3, [r3, #28]
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	7c12      	ldrb	r2, [r2, #16]
 80094c8:	f107 0108 	add.w	r1, r7, #8
 80094cc:	4610      	mov	r0, r2
 80094ce:	4798      	blx	r3
 80094d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80094d2:	e126      	b.n	8009722 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80094d4:	6839      	ldr	r1, [r7, #0]
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fb27 	bl	8009b2a <USBD_CtlError>
        err++;
 80094dc:	7afb      	ldrb	r3, [r7, #11]
 80094de:	3301      	adds	r3, #1
 80094e0:	72fb      	strb	r3, [r7, #11]
      break;
 80094e2:	e11e      	b.n	8009722 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	687a      	ldr	r2, [r7, #4]
 80094ee:	7c12      	ldrb	r2, [r2, #16]
 80094f0:	f107 0108 	add.w	r1, r7, #8
 80094f4:	4610      	mov	r0, r2
 80094f6:	4798      	blx	r3
 80094f8:	60f8      	str	r0, [r7, #12]
      break;
 80094fa:	e112      	b.n	8009722 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	7c1b      	ldrb	r3, [r3, #16]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10d      	bne.n	8009520 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800950a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800950c:	f107 0208 	add.w	r2, r7, #8
 8009510:	4610      	mov	r0, r2
 8009512:	4798      	blx	r3
 8009514:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	3301      	adds	r3, #1
 800951a:	2202      	movs	r2, #2
 800951c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800951e:	e100      	b.n	8009722 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009528:	f107 0208 	add.w	r2, r7, #8
 800952c:	4610      	mov	r0, r2
 800952e:	4798      	blx	r3
 8009530:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3301      	adds	r3, #1
 8009536:	2202      	movs	r2, #2
 8009538:	701a      	strb	r2, [r3, #0]
      break;
 800953a:	e0f2      	b.n	8009722 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	885b      	ldrh	r3, [r3, #2]
 8009540:	b2db      	uxtb	r3, r3
 8009542:	2b05      	cmp	r3, #5
 8009544:	f200 80ac 	bhi.w	80096a0 <USBD_GetDescriptor+0x258>
 8009548:	a201      	add	r2, pc, #4	@ (adr r2, 8009550 <USBD_GetDescriptor+0x108>)
 800954a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800954e:	bf00      	nop
 8009550:	08009569 	.word	0x08009569
 8009554:	0800959d 	.word	0x0800959d
 8009558:	080095d1 	.word	0x080095d1
 800955c:	08009605 	.word	0x08009605
 8009560:	08009639 	.word	0x08009639
 8009564:	0800966d 	.word	0x0800966d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d00b      	beq.n	800958c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	687a      	ldr	r2, [r7, #4]
 800957e:	7c12      	ldrb	r2, [r2, #16]
 8009580:	f107 0108 	add.w	r1, r7, #8
 8009584:	4610      	mov	r0, r2
 8009586:	4798      	blx	r3
 8009588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800958a:	e091      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800958c:	6839      	ldr	r1, [r7, #0]
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 facb 	bl	8009b2a <USBD_CtlError>
            err++;
 8009594:	7afb      	ldrb	r3, [r7, #11]
 8009596:	3301      	adds	r3, #1
 8009598:	72fb      	strb	r3, [r7, #11]
          break;
 800959a:	e089      	b.n	80096b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095a2:	689b      	ldr	r3, [r3, #8]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00b      	beq.n	80095c0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	7c12      	ldrb	r2, [r2, #16]
 80095b4:	f107 0108 	add.w	r1, r7, #8
 80095b8:	4610      	mov	r0, r2
 80095ba:	4798      	blx	r3
 80095bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095be:	e077      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fab1 	bl	8009b2a <USBD_CtlError>
            err++;
 80095c8:	7afb      	ldrb	r3, [r7, #11]
 80095ca:	3301      	adds	r3, #1
 80095cc:	72fb      	strb	r3, [r7, #11]
          break;
 80095ce:	e06f      	b.n	80096b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d00b      	beq.n	80095f4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	7c12      	ldrb	r2, [r2, #16]
 80095e8:	f107 0108 	add.w	r1, r7, #8
 80095ec:	4610      	mov	r0, r2
 80095ee:	4798      	blx	r3
 80095f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80095f2:	e05d      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80095f4:	6839      	ldr	r1, [r7, #0]
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 fa97 	bl	8009b2a <USBD_CtlError>
            err++;
 80095fc:	7afb      	ldrb	r3, [r7, #11]
 80095fe:	3301      	adds	r3, #1
 8009600:	72fb      	strb	r3, [r7, #11]
          break;
 8009602:	e055      	b.n	80096b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800960a:	691b      	ldr	r3, [r3, #16]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d00b      	beq.n	8009628 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	7c12      	ldrb	r2, [r2, #16]
 800961c:	f107 0108 	add.w	r1, r7, #8
 8009620:	4610      	mov	r0, r2
 8009622:	4798      	blx	r3
 8009624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009626:	e043      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009628:	6839      	ldr	r1, [r7, #0]
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 fa7d 	bl	8009b2a <USBD_CtlError>
            err++;
 8009630:	7afb      	ldrb	r3, [r7, #11]
 8009632:	3301      	adds	r3, #1
 8009634:	72fb      	strb	r3, [r7, #11]
          break;
 8009636:	e03b      	b.n	80096b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800963e:	695b      	ldr	r3, [r3, #20]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00b      	beq.n	800965c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800964a:	695b      	ldr	r3, [r3, #20]
 800964c:	687a      	ldr	r2, [r7, #4]
 800964e:	7c12      	ldrb	r2, [r2, #16]
 8009650:	f107 0108 	add.w	r1, r7, #8
 8009654:	4610      	mov	r0, r2
 8009656:	4798      	blx	r3
 8009658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800965a:	e029      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800965c:	6839      	ldr	r1, [r7, #0]
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 fa63 	bl	8009b2a <USBD_CtlError>
            err++;
 8009664:	7afb      	ldrb	r3, [r7, #11]
 8009666:	3301      	adds	r3, #1
 8009668:	72fb      	strb	r3, [r7, #11]
          break;
 800966a:	e021      	b.n	80096b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009672:	699b      	ldr	r3, [r3, #24]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d00b      	beq.n	8009690 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800967e:	699b      	ldr	r3, [r3, #24]
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	7c12      	ldrb	r2, [r2, #16]
 8009684:	f107 0108 	add.w	r1, r7, #8
 8009688:	4610      	mov	r0, r2
 800968a:	4798      	blx	r3
 800968c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800968e:	e00f      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009690:	6839      	ldr	r1, [r7, #0]
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 fa49 	bl	8009b2a <USBD_CtlError>
            err++;
 8009698:	7afb      	ldrb	r3, [r7, #11]
 800969a:	3301      	adds	r3, #1
 800969c:	72fb      	strb	r3, [r7, #11]
          break;
 800969e:	e007      	b.n	80096b0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80096a0:	6839      	ldr	r1, [r7, #0]
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fa41 	bl	8009b2a <USBD_CtlError>
          err++;
 80096a8:	7afb      	ldrb	r3, [r7, #11]
 80096aa:	3301      	adds	r3, #1
 80096ac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80096ae:	bf00      	nop
      }
      break;
 80096b0:	e037      	b.n	8009722 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	7c1b      	ldrb	r3, [r3, #16]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d109      	bne.n	80096ce <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096c2:	f107 0208 	add.w	r2, r7, #8
 80096c6:	4610      	mov	r0, r2
 80096c8:	4798      	blx	r3
 80096ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80096cc:	e029      	b.n	8009722 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 fa2a 	bl	8009b2a <USBD_CtlError>
        err++;
 80096d6:	7afb      	ldrb	r3, [r7, #11]
 80096d8:	3301      	adds	r3, #1
 80096da:	72fb      	strb	r3, [r7, #11]
      break;
 80096dc:	e021      	b.n	8009722 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	7c1b      	ldrb	r3, [r3, #16]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d10d      	bne.n	8009702 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ee:	f107 0208 	add.w	r2, r7, #8
 80096f2:	4610      	mov	r0, r2
 80096f4:	4798      	blx	r3
 80096f6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	3301      	adds	r3, #1
 80096fc:	2207      	movs	r2, #7
 80096fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009700:	e00f      	b.n	8009722 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009702:	6839      	ldr	r1, [r7, #0]
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 fa10 	bl	8009b2a <USBD_CtlError>
        err++;
 800970a:	7afb      	ldrb	r3, [r7, #11]
 800970c:	3301      	adds	r3, #1
 800970e:	72fb      	strb	r3, [r7, #11]
      break;
 8009710:	e007      	b.n	8009722 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009712:	6839      	ldr	r1, [r7, #0]
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 fa08 	bl	8009b2a <USBD_CtlError>
      err++;
 800971a:	7afb      	ldrb	r3, [r7, #11]
 800971c:	3301      	adds	r3, #1
 800971e:	72fb      	strb	r3, [r7, #11]
      break;
 8009720:	bf00      	nop
  }

  if (err != 0U)
 8009722:	7afb      	ldrb	r3, [r7, #11]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d11e      	bne.n	8009766 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	88db      	ldrh	r3, [r3, #6]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d016      	beq.n	800975e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009730:	893b      	ldrh	r3, [r7, #8]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00e      	beq.n	8009754 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009736:	683b      	ldr	r3, [r7, #0]
 8009738:	88da      	ldrh	r2, [r3, #6]
 800973a:	893b      	ldrh	r3, [r7, #8]
 800973c:	4293      	cmp	r3, r2
 800973e:	bf28      	it	cs
 8009740:	4613      	movcs	r3, r2
 8009742:	b29b      	uxth	r3, r3
 8009744:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009746:	893b      	ldrh	r3, [r7, #8]
 8009748:	461a      	mov	r2, r3
 800974a:	68f9      	ldr	r1, [r7, #12]
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 fa69 	bl	8009c24 <USBD_CtlSendData>
 8009752:	e009      	b.n	8009768 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009754:	6839      	ldr	r1, [r7, #0]
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 f9e7 	bl	8009b2a <USBD_CtlError>
 800975c:	e004      	b.n	8009768 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 faba 	bl	8009cd8 <USBD_CtlSendStatus>
 8009764:	e000      	b.n	8009768 <USBD_GetDescriptor+0x320>
    return;
 8009766:	bf00      	nop
  }
}
 8009768:	3710      	adds	r7, #16
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop

08009770 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	889b      	ldrh	r3, [r3, #4]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d131      	bne.n	80097e6 <USBD_SetAddress+0x76>
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	88db      	ldrh	r3, [r3, #6]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d12d      	bne.n	80097e6 <USBD_SetAddress+0x76>
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	885b      	ldrh	r3, [r3, #2]
 800978e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009790:	d829      	bhi.n	80097e6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	885b      	ldrh	r3, [r3, #2]
 8009796:	b2db      	uxtb	r3, r3
 8009798:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800979c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	2b03      	cmp	r3, #3
 80097a8:	d104      	bne.n	80097b4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80097aa:	6839      	ldr	r1, [r7, #0]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f9bc 	bl	8009b2a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097b2:	e01d      	b.n	80097f0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	7bfa      	ldrb	r2, [r7, #15]
 80097b8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
 80097be:	4619      	mov	r1, r3
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fee5 	bl	800a590 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fa86 	bl	8009cd8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80097cc:	7bfb      	ldrb	r3, [r7, #15]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d004      	beq.n	80097dc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2202      	movs	r2, #2
 80097d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097da:	e009      	b.n	80097f0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097e4:	e004      	b.n	80097f0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80097e6:	6839      	ldr	r1, [r7, #0]
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 f99e 	bl	8009b2a <USBD_CtlError>
  }
}
 80097ee:	bf00      	nop
 80097f0:	bf00      	nop
 80097f2:	3710      	adds	r7, #16
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}

080097f8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009802:	2300      	movs	r3, #0
 8009804:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	885b      	ldrh	r3, [r3, #2]
 800980a:	b2da      	uxtb	r2, r3
 800980c:	4b4e      	ldr	r3, [pc, #312]	@ (8009948 <USBD_SetConfig+0x150>)
 800980e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009810:	4b4d      	ldr	r3, [pc, #308]	@ (8009948 <USBD_SetConfig+0x150>)
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d905      	bls.n	8009824 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009818:	6839      	ldr	r1, [r7, #0]
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 f985 	bl	8009b2a <USBD_CtlError>
    return USBD_FAIL;
 8009820:	2303      	movs	r3, #3
 8009822:	e08c      	b.n	800993e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800982a:	b2db      	uxtb	r3, r3
 800982c:	2b02      	cmp	r3, #2
 800982e:	d002      	beq.n	8009836 <USBD_SetConfig+0x3e>
 8009830:	2b03      	cmp	r3, #3
 8009832:	d029      	beq.n	8009888 <USBD_SetConfig+0x90>
 8009834:	e075      	b.n	8009922 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009836:	4b44      	ldr	r3, [pc, #272]	@ (8009948 <USBD_SetConfig+0x150>)
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d020      	beq.n	8009880 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800983e:	4b42      	ldr	r3, [pc, #264]	@ (8009948 <USBD_SetConfig+0x150>)
 8009840:	781b      	ldrb	r3, [r3, #0]
 8009842:	461a      	mov	r2, r3
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009848:	4b3f      	ldr	r3, [pc, #252]	@ (8009948 <USBD_SetConfig+0x150>)
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	4619      	mov	r1, r3
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f7fe ffb9 	bl	80087c6 <USBD_SetClassConfig>
 8009854:	4603      	mov	r3, r0
 8009856:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009858:	7bfb      	ldrb	r3, [r7, #15]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d008      	beq.n	8009870 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800985e:	6839      	ldr	r1, [r7, #0]
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 f962 	bl	8009b2a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2202      	movs	r2, #2
 800986a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800986e:	e065      	b.n	800993c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 fa31 	bl	8009cd8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2203      	movs	r2, #3
 800987a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800987e:	e05d      	b.n	800993c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 fa29 	bl	8009cd8 <USBD_CtlSendStatus>
      break;
 8009886:	e059      	b.n	800993c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009888:	4b2f      	ldr	r3, [pc, #188]	@ (8009948 <USBD_SetConfig+0x150>)
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d112      	bne.n	80098b6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2202      	movs	r2, #2
 8009894:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009898:	4b2b      	ldr	r3, [pc, #172]	@ (8009948 <USBD_SetConfig+0x150>)
 800989a:	781b      	ldrb	r3, [r3, #0]
 800989c:	461a      	mov	r2, r3
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80098a2:	4b29      	ldr	r3, [pc, #164]	@ (8009948 <USBD_SetConfig+0x150>)
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	4619      	mov	r1, r3
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f7fe ffa8 	bl	80087fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 fa12 	bl	8009cd8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80098b4:	e042      	b.n	800993c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80098b6:	4b24      	ldr	r3, [pc, #144]	@ (8009948 <USBD_SetConfig+0x150>)
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	461a      	mov	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d02a      	beq.n	800991a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	4619      	mov	r1, r3
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f7fe ff96 	bl	80087fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80098d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009948 <USBD_SetConfig+0x150>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	461a      	mov	r2, r3
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80098dc:	4b1a      	ldr	r3, [pc, #104]	@ (8009948 <USBD_SetConfig+0x150>)
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	4619      	mov	r1, r3
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7fe ff6f 	bl	80087c6 <USBD_SetClassConfig>
 80098e8:	4603      	mov	r3, r0
 80098ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00f      	beq.n	8009912 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f918 	bl	8009b2a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	4619      	mov	r1, r3
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7fe ff7b 	bl	80087fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2202      	movs	r2, #2
 800990c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009910:	e014      	b.n	800993c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 f9e0 	bl	8009cd8 <USBD_CtlSendStatus>
      break;
 8009918:	e010      	b.n	800993c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 f9dc 	bl	8009cd8 <USBD_CtlSendStatus>
      break;
 8009920:	e00c      	b.n	800993c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 f900 	bl	8009b2a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800992a:	4b07      	ldr	r3, [pc, #28]	@ (8009948 <USBD_SetConfig+0x150>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7fe ff64 	bl	80087fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009936:	2303      	movs	r3, #3
 8009938:	73fb      	strb	r3, [r7, #15]
      break;
 800993a:	bf00      	nop
  }

  return ret;
 800993c:	7bfb      	ldrb	r3, [r7, #15]
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	240001b0 	.word	0x240001b0

0800994c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
 8009954:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	88db      	ldrh	r3, [r3, #6]
 800995a:	2b01      	cmp	r3, #1
 800995c:	d004      	beq.n	8009968 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800995e:	6839      	ldr	r1, [r7, #0]
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 f8e2 	bl	8009b2a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009966:	e023      	b.n	80099b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800996e:	b2db      	uxtb	r3, r3
 8009970:	2b02      	cmp	r3, #2
 8009972:	dc02      	bgt.n	800997a <USBD_GetConfig+0x2e>
 8009974:	2b00      	cmp	r3, #0
 8009976:	dc03      	bgt.n	8009980 <USBD_GetConfig+0x34>
 8009978:	e015      	b.n	80099a6 <USBD_GetConfig+0x5a>
 800997a:	2b03      	cmp	r3, #3
 800997c:	d00b      	beq.n	8009996 <USBD_GetConfig+0x4a>
 800997e:	e012      	b.n	80099a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2200      	movs	r2, #0
 8009984:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	3308      	adds	r3, #8
 800998a:	2201      	movs	r2, #1
 800998c:	4619      	mov	r1, r3
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 f948 	bl	8009c24 <USBD_CtlSendData>
        break;
 8009994:	e00c      	b.n	80099b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	3304      	adds	r3, #4
 800999a:	2201      	movs	r2, #1
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 f940 	bl	8009c24 <USBD_CtlSendData>
        break;
 80099a4:	e004      	b.n	80099b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80099a6:	6839      	ldr	r1, [r7, #0]
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f8be 	bl	8009b2a <USBD_CtlError>
        break;
 80099ae:	bf00      	nop
}
 80099b0:	bf00      	nop
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	3b01      	subs	r3, #1
 80099cc:	2b02      	cmp	r3, #2
 80099ce:	d81e      	bhi.n	8009a0e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	88db      	ldrh	r3, [r3, #6]
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	d004      	beq.n	80099e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80099d8:	6839      	ldr	r1, [r7, #0]
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f000 f8a5 	bl	8009b2a <USBD_CtlError>
        break;
 80099e0:	e01a      	b.n	8009a18 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2201      	movs	r2, #1
 80099e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d005      	beq.n	80099fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	f043 0202 	orr.w	r2, r3, #2
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	330c      	adds	r3, #12
 8009a02:	2202      	movs	r2, #2
 8009a04:	4619      	mov	r1, r3
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f90c 	bl	8009c24 <USBD_CtlSendData>
      break;
 8009a0c:	e004      	b.n	8009a18 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009a0e:	6839      	ldr	r1, [r7, #0]
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 f88a 	bl	8009b2a <USBD_CtlError>
      break;
 8009a16:	bf00      	nop
  }
}
 8009a18:	bf00      	nop
 8009a1a:	3708      	adds	r7, #8
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b082      	sub	sp, #8
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	885b      	ldrh	r3, [r3, #2]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d107      	bne.n	8009a42 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f000 f94c 	bl	8009cd8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009a40:	e013      	b.n	8009a6a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	885b      	ldrh	r3, [r3, #2]
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	d10b      	bne.n	8009a62 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	889b      	ldrh	r3, [r3, #4]
 8009a4e:	0a1b      	lsrs	r3, r3, #8
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	b2da      	uxtb	r2, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f000 f93c 	bl	8009cd8 <USBD_CtlSendStatus>
}
 8009a60:	e003      	b.n	8009a6a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009a62:	6839      	ldr	r1, [r7, #0]
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 f860 	bl	8009b2a <USBD_CtlError>
}
 8009a6a:	bf00      	nop
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}

08009a72 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b082      	sub	sp, #8
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
 8009a7a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	3b01      	subs	r3, #1
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d80b      	bhi.n	8009aa2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	885b      	ldrh	r3, [r3, #2]
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d10c      	bne.n	8009aac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2200      	movs	r2, #0
 8009a96:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 f91c 	bl	8009cd8 <USBD_CtlSendStatus>
      }
      break;
 8009aa0:	e004      	b.n	8009aac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009aa2:	6839      	ldr	r1, [r7, #0]
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f840 	bl	8009b2a <USBD_CtlError>
      break;
 8009aaa:	e000      	b.n	8009aae <USBD_ClrFeature+0x3c>
      break;
 8009aac:	bf00      	nop
  }
}
 8009aae:	bf00      	nop
 8009ab0:	3708      	adds	r7, #8
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}

08009ab6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b084      	sub	sp, #16
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
 8009abe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	781a      	ldrb	r2, [r3, #0]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	3301      	adds	r3, #1
 8009ad0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	781a      	ldrb	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	3301      	adds	r3, #1
 8009ade:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f7ff fa16 	bl	8008f12 <SWAPBYTE>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	461a      	mov	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	3301      	adds	r3, #1
 8009af2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	3301      	adds	r3, #1
 8009af8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009afa:	68f8      	ldr	r0, [r7, #12]
 8009afc:	f7ff fa09 	bl	8008f12 <SWAPBYTE>
 8009b00:	4603      	mov	r3, r0
 8009b02:	461a      	mov	r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	3301      	adds	r3, #1
 8009b12:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009b14:	68f8      	ldr	r0, [r7, #12]
 8009b16:	f7ff f9fc 	bl	8008f12 <SWAPBYTE>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	80da      	strh	r2, [r3, #6]
}
 8009b22:	bf00      	nop
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}

08009b2a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b2a:	b580      	push	{r7, lr}
 8009b2c:	b082      	sub	sp, #8
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
 8009b32:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b34:	2180      	movs	r1, #128	@ 0x80
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 fcc0 	bl	800a4bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 fcbc 	bl	800a4bc <USBD_LL_StallEP>
}
 8009b44:	bf00      	nop
 8009b46:	3708      	adds	r7, #8
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b086      	sub	sp, #24
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d042      	beq.n	8009be8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009b66:	6938      	ldr	r0, [r7, #16]
 8009b68:	f000 f842 	bl	8009bf0 <USBD_GetLen>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	3301      	adds	r3, #1
 8009b70:	005b      	lsls	r3, r3, #1
 8009b72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b76:	d808      	bhi.n	8009b8a <USBD_GetString+0x3e>
 8009b78:	6938      	ldr	r0, [r7, #16]
 8009b7a:	f000 f839 	bl	8009bf0 <USBD_GetLen>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	3301      	adds	r3, #1
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	005b      	lsls	r3, r3, #1
 8009b86:	b29a      	uxth	r2, r3
 8009b88:	e001      	b.n	8009b8e <USBD_GetString+0x42>
 8009b8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009b92:	7dfb      	ldrb	r3, [r7, #23]
 8009b94:	68ba      	ldr	r2, [r7, #8]
 8009b96:	4413      	add	r3, r2
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	7812      	ldrb	r2, [r2, #0]
 8009b9c:	701a      	strb	r2, [r3, #0]
  idx++;
 8009b9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009ba4:	7dfb      	ldrb	r3, [r7, #23]
 8009ba6:	68ba      	ldr	r2, [r7, #8]
 8009ba8:	4413      	add	r3, r2
 8009baa:	2203      	movs	r2, #3
 8009bac:	701a      	strb	r2, [r3, #0]
  idx++;
 8009bae:	7dfb      	ldrb	r3, [r7, #23]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009bb4:	e013      	b.n	8009bde <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009bb6:	7dfb      	ldrb	r3, [r7, #23]
 8009bb8:	68ba      	ldr	r2, [r7, #8]
 8009bba:	4413      	add	r3, r2
 8009bbc:	693a      	ldr	r2, [r7, #16]
 8009bbe:	7812      	ldrb	r2, [r2, #0]
 8009bc0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	613b      	str	r3, [r7, #16]
    idx++;
 8009bc8:	7dfb      	ldrb	r3, [r7, #23]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009bce:	7dfb      	ldrb	r3, [r7, #23]
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	4413      	add	r3, r2
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	701a      	strb	r2, [r3, #0]
    idx++;
 8009bd8:	7dfb      	ldrb	r3, [r7, #23]
 8009bda:	3301      	adds	r3, #1
 8009bdc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1e7      	bne.n	8009bb6 <USBD_GetString+0x6a>
 8009be6:	e000      	b.n	8009bea <USBD_GetString+0x9e>
    return;
 8009be8:	bf00      	nop
  }
}
 8009bea:	3718      	adds	r7, #24
 8009bec:	46bd      	mov	sp, r7
 8009bee:	bd80      	pop	{r7, pc}

08009bf0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b085      	sub	sp, #20
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009c00:	e005      	b.n	8009c0e <USBD_GetLen+0x1e>
  {
    len++;
 8009c02:	7bfb      	ldrb	r3, [r7, #15]
 8009c04:	3301      	adds	r3, #1
 8009c06:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d1f5      	bne.n	8009c02 <USBD_GetLen+0x12>
  }

  return len;
 8009c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3714      	adds	r7, #20
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr

08009c24 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b084      	sub	sp, #16
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2202      	movs	r2, #2
 8009c34:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	2100      	movs	r1, #0
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	f000 fcbf 	bl	800a5ce <USBD_LL_Transmit>

  return USBD_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}

08009c5a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009c5a:	b580      	push	{r7, lr}
 8009c5c:	b084      	sub	sp, #16
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	60f8      	str	r0, [r7, #12]
 8009c62:	60b9      	str	r1, [r7, #8]
 8009c64:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	2100      	movs	r1, #0
 8009c6c:	68f8      	ldr	r0, [r7, #12]
 8009c6e:	f000 fcae 	bl	800a5ce <USBD_LL_Transmit>

  return USBD_OK;
 8009c72:	2300      	movs	r3, #0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3710      	adds	r7, #16
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2203      	movs	r2, #3
 8009c8c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68ba      	ldr	r2, [r7, #8]
 8009ca4:	2100      	movs	r1, #0
 8009ca6:	68f8      	ldr	r0, [r7, #12]
 8009ca8:	f000 fcb2 	bl	800a610 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009cac:	2300      	movs	r3, #0
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3710      	adds	r7, #16
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}

08009cb6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b084      	sub	sp, #16
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	60f8      	str	r0, [r7, #12]
 8009cbe:	60b9      	str	r1, [r7, #8]
 8009cc0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	68ba      	ldr	r2, [r7, #8]
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	68f8      	ldr	r0, [r7, #12]
 8009cca:	f000 fca1 	bl	800a610 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b082      	sub	sp, #8
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2204      	movs	r2, #4
 8009ce4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009ce8:	2300      	movs	r3, #0
 8009cea:	2200      	movs	r2, #0
 8009cec:	2100      	movs	r1, #0
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 fc6d 	bl	800a5ce <USBD_LL_Transmit>

  return USBD_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b082      	sub	sp, #8
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2205      	movs	r2, #5
 8009d0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d0e:	2300      	movs	r3, #0
 8009d10:	2200      	movs	r2, #0
 8009d12:	2100      	movs	r1, #0
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 fc7b 	bl	800a610 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3708      	adds	r7, #8
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8009d28:	2201      	movs	r2, #1
 8009d2a:	4913      	ldr	r1, [pc, #76]	@ (8009d78 <MX_USB_DEVICE_Init+0x54>)
 8009d2c:	4813      	ldr	r0, [pc, #76]	@ (8009d7c <MX_USB_DEVICE_Init+0x58>)
 8009d2e:	f7fe fccd 	bl	80086cc <USBD_Init>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009d38:	f7f7 fca0 	bl	800167c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8009d3c:	4910      	ldr	r1, [pc, #64]	@ (8009d80 <MX_USB_DEVICE_Init+0x5c>)
 8009d3e:	480f      	ldr	r0, [pc, #60]	@ (8009d7c <MX_USB_DEVICE_Init+0x58>)
 8009d40:	f7fe fcf4 	bl	800872c <USBD_RegisterClass>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d001      	beq.n	8009d4e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009d4a:	f7f7 fc97 	bl	800167c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8009d4e:	490d      	ldr	r1, [pc, #52]	@ (8009d84 <MX_USB_DEVICE_Init+0x60>)
 8009d50:	480a      	ldr	r0, [pc, #40]	@ (8009d7c <MX_USB_DEVICE_Init+0x58>)
 8009d52:	f7fe fc2b 	bl	80085ac <USBD_CDC_RegisterInterface>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d001      	beq.n	8009d60 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009d5c:	f7f7 fc8e 	bl	800167c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8009d60:	4806      	ldr	r0, [pc, #24]	@ (8009d7c <MX_USB_DEVICE_Init+0x58>)
 8009d62:	f7fe fd19 	bl	8008798 <USBD_Start>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d001      	beq.n	8009d70 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009d6c:	f7f7 fc86 	bl	800167c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8009d70:	f7f9 fd2e 	bl	80037d0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009d74:	bf00      	nop
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	240000b0 	.word	0x240000b0
 8009d7c:	240001b4 	.word	0x240001b4
 8009d80:	2400001c 	.word	0x2400001c
 8009d84:	2400009c 	.word	0x2400009c

08009d88 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	4905      	ldr	r1, [pc, #20]	@ (8009da4 <CDC_Init_HS+0x1c>)
 8009d90:	4805      	ldr	r0, [pc, #20]	@ (8009da8 <CDC_Init_HS+0x20>)
 8009d92:	f7fe fc25 	bl	80085e0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8009d96:	4905      	ldr	r1, [pc, #20]	@ (8009dac <CDC_Init_HS+0x24>)
 8009d98:	4803      	ldr	r0, [pc, #12]	@ (8009da8 <CDC_Init_HS+0x20>)
 8009d9a:	f7fe fc43 	bl	8008624 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009d9e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	24000c90 	.word	0x24000c90
 8009da8:	240001b4 	.word	0x240001b4
 8009dac:	24000490 	.word	0x24000490

08009db0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8009db0:	b480      	push	{r7}
 8009db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8009db4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	6039      	str	r1, [r7, #0]
 8009dca:	71fb      	strb	r3, [r7, #7]
 8009dcc:	4613      	mov	r3, r2
 8009dce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8009dd0:	79fb      	ldrb	r3, [r7, #7]
 8009dd2:	2b23      	cmp	r3, #35	@ 0x23
 8009dd4:	d84a      	bhi.n	8009e6c <CDC_Control_HS+0xac>
 8009dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009ddc <CDC_Control_HS+0x1c>)
 8009dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ddc:	08009e6d 	.word	0x08009e6d
 8009de0:	08009e6d 	.word	0x08009e6d
 8009de4:	08009e6d 	.word	0x08009e6d
 8009de8:	08009e6d 	.word	0x08009e6d
 8009dec:	08009e6d 	.word	0x08009e6d
 8009df0:	08009e6d 	.word	0x08009e6d
 8009df4:	08009e6d 	.word	0x08009e6d
 8009df8:	08009e6d 	.word	0x08009e6d
 8009dfc:	08009e6d 	.word	0x08009e6d
 8009e00:	08009e6d 	.word	0x08009e6d
 8009e04:	08009e6d 	.word	0x08009e6d
 8009e08:	08009e6d 	.word	0x08009e6d
 8009e0c:	08009e6d 	.word	0x08009e6d
 8009e10:	08009e6d 	.word	0x08009e6d
 8009e14:	08009e6d 	.word	0x08009e6d
 8009e18:	08009e6d 	.word	0x08009e6d
 8009e1c:	08009e6d 	.word	0x08009e6d
 8009e20:	08009e6d 	.word	0x08009e6d
 8009e24:	08009e6d 	.word	0x08009e6d
 8009e28:	08009e6d 	.word	0x08009e6d
 8009e2c:	08009e6d 	.word	0x08009e6d
 8009e30:	08009e6d 	.word	0x08009e6d
 8009e34:	08009e6d 	.word	0x08009e6d
 8009e38:	08009e6d 	.word	0x08009e6d
 8009e3c:	08009e6d 	.word	0x08009e6d
 8009e40:	08009e6d 	.word	0x08009e6d
 8009e44:	08009e6d 	.word	0x08009e6d
 8009e48:	08009e6d 	.word	0x08009e6d
 8009e4c:	08009e6d 	.word	0x08009e6d
 8009e50:	08009e6d 	.word	0x08009e6d
 8009e54:	08009e6d 	.word	0x08009e6d
 8009e58:	08009e6d 	.word	0x08009e6d
 8009e5c:	08009e6d 	.word	0x08009e6d
 8009e60:	08009e6d 	.word	0x08009e6d
 8009e64:	08009e6d 	.word	0x08009e6d
 8009e68:	08009e6d 	.word	0x08009e6d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009e6c:	bf00      	nop
  }

  return (USBD_OK);
 8009e6e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	370c      	adds	r7, #12
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8009e86:	6879      	ldr	r1, [r7, #4]
 8009e88:	4805      	ldr	r0, [pc, #20]	@ (8009ea0 <CDC_Receive_HS+0x24>)
 8009e8a:	f7fe fbcb 	bl	8008624 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8009e8e:	4804      	ldr	r0, [pc, #16]	@ (8009ea0 <CDC_Receive_HS+0x24>)
 8009e90:	f7fe fbe6 	bl	8008660 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009e94:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3708      	adds	r7, #8
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	240001b4 	.word	0x240001b4

08009ea4 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b087      	sub	sp, #28
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	4613      	mov	r3, r2
 8009eb0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8009eb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	371c      	adds	r7, #28
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr
	...

08009ec8 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	4603      	mov	r3, r0
 8009ed0:	6039      	str	r1, [r7, #0]
 8009ed2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	2212      	movs	r2, #18
 8009ed8:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8009eda:	4b03      	ldr	r3, [pc, #12]	@ (8009ee8 <USBD_HS_DeviceDescriptor+0x20>)
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr
 8009ee8:	240000d0 	.word	0x240000d0

08009eec <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	6039      	str	r1, [r7, #0]
 8009ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2204      	movs	r2, #4
 8009efc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009efe:	4b03      	ldr	r3, [pc, #12]	@ (8009f0c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	240000e4 	.word	0x240000e4

08009f10 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	4603      	mov	r3, r0
 8009f18:	6039      	str	r1, [r7, #0]
 8009f1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f1c:	79fb      	ldrb	r3, [r7, #7]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d105      	bne.n	8009f2e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009f22:	683a      	ldr	r2, [r7, #0]
 8009f24:	4907      	ldr	r1, [pc, #28]	@ (8009f44 <USBD_HS_ProductStrDescriptor+0x34>)
 8009f26:	4808      	ldr	r0, [pc, #32]	@ (8009f48 <USBD_HS_ProductStrDescriptor+0x38>)
 8009f28:	f7ff fe10 	bl	8009b4c <USBD_GetString>
 8009f2c:	e004      	b.n	8009f38 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	4904      	ldr	r1, [pc, #16]	@ (8009f44 <USBD_HS_ProductStrDescriptor+0x34>)
 8009f32:	4805      	ldr	r0, [pc, #20]	@ (8009f48 <USBD_HS_ProductStrDescriptor+0x38>)
 8009f34:	f7ff fe0a 	bl	8009b4c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f38:	4b02      	ldr	r3, [pc, #8]	@ (8009f44 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3708      	adds	r7, #8
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	bf00      	nop
 8009f44:	24001490 	.word	0x24001490
 8009f48:	0800a798 	.word	0x0800a798

08009f4c <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b082      	sub	sp, #8
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	4603      	mov	r3, r0
 8009f54:	6039      	str	r1, [r7, #0]
 8009f56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009f58:	683a      	ldr	r2, [r7, #0]
 8009f5a:	4904      	ldr	r1, [pc, #16]	@ (8009f6c <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8009f5c:	4804      	ldr	r0, [pc, #16]	@ (8009f70 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8009f5e:	f7ff fdf5 	bl	8009b4c <USBD_GetString>
  return USBD_StrDesc;
 8009f62:	4b02      	ldr	r3, [pc, #8]	@ (8009f6c <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3708      	adds	r7, #8
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}
 8009f6c:	24001490 	.word	0x24001490
 8009f70:	0800a7b0 	.word	0x0800a7b0

08009f74 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	6039      	str	r1, [r7, #0]
 8009f7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	221a      	movs	r2, #26
 8009f84:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009f86:	f000 f843 	bl	800a010 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009f8a:	4b02      	ldr	r3, [pc, #8]	@ (8009f94 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3708      	adds	r7, #8
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	240000e8 	.word	0x240000e8

08009f98 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	6039      	str	r1, [r7, #0]
 8009fa2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009fa4:	79fb      	ldrb	r3, [r7, #7]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d105      	bne.n	8009fb6 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009faa:	683a      	ldr	r2, [r7, #0]
 8009fac:	4907      	ldr	r1, [pc, #28]	@ (8009fcc <USBD_HS_ConfigStrDescriptor+0x34>)
 8009fae:	4808      	ldr	r0, [pc, #32]	@ (8009fd0 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009fb0:	f7ff fdcc 	bl	8009b4c <USBD_GetString>
 8009fb4:	e004      	b.n	8009fc0 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	4904      	ldr	r1, [pc, #16]	@ (8009fcc <USBD_HS_ConfigStrDescriptor+0x34>)
 8009fba:	4805      	ldr	r0, [pc, #20]	@ (8009fd0 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009fbc:	f7ff fdc6 	bl	8009b4c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009fc0:	4b02      	ldr	r3, [pc, #8]	@ (8009fcc <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3708      	adds	r7, #8
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	24001490 	.word	0x24001490
 8009fd0:	0800a7c4 	.word	0x0800a7c4

08009fd4 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b082      	sub	sp, #8
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	4603      	mov	r3, r0
 8009fdc:	6039      	str	r1, [r7, #0]
 8009fde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009fe0:	79fb      	ldrb	r3, [r7, #7]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d105      	bne.n	8009ff2 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	4907      	ldr	r1, [pc, #28]	@ (800a008 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009fea:	4808      	ldr	r0, [pc, #32]	@ (800a00c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009fec:	f7ff fdae 	bl	8009b4c <USBD_GetString>
 8009ff0:	e004      	b.n	8009ffc <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009ff2:	683a      	ldr	r2, [r7, #0]
 8009ff4:	4904      	ldr	r1, [pc, #16]	@ (800a008 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009ff6:	4805      	ldr	r0, [pc, #20]	@ (800a00c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009ff8:	f7ff fda8 	bl	8009b4c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ffc:	4b02      	ldr	r3, [pc, #8]	@ (800a008 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3708      	adds	r7, #8
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	24001490 	.word	0x24001490
 800a00c:	0800a7d0 	.word	0x0800a7d0

0800a010 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a016:	4b0f      	ldr	r3, [pc, #60]	@ (800a054 <Get_SerialNum+0x44>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a01c:	4b0e      	ldr	r3, [pc, #56]	@ (800a058 <Get_SerialNum+0x48>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a022:	4b0e      	ldr	r3, [pc, #56]	@ (800a05c <Get_SerialNum+0x4c>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	4413      	add	r3, r2
 800a02e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d009      	beq.n	800a04a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a036:	2208      	movs	r2, #8
 800a038:	4909      	ldr	r1, [pc, #36]	@ (800a060 <Get_SerialNum+0x50>)
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	f000 f814 	bl	800a068 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a040:	2204      	movs	r2, #4
 800a042:	4908      	ldr	r1, [pc, #32]	@ (800a064 <Get_SerialNum+0x54>)
 800a044:	68b8      	ldr	r0, [r7, #8]
 800a046:	f000 f80f 	bl	800a068 <IntToUnicode>
  }
}
 800a04a:	bf00      	nop
 800a04c:	3710      	adds	r7, #16
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	1ff1e800 	.word	0x1ff1e800
 800a058:	1ff1e804 	.word	0x1ff1e804
 800a05c:	1ff1e808 	.word	0x1ff1e808
 800a060:	240000ea 	.word	0x240000ea
 800a064:	240000fa 	.word	0x240000fa

0800a068 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a068:	b480      	push	{r7}
 800a06a:	b087      	sub	sp, #28
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	4613      	mov	r3, r2
 800a074:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a076:	2300      	movs	r3, #0
 800a078:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a07a:	2300      	movs	r3, #0
 800a07c:	75fb      	strb	r3, [r7, #23]
 800a07e:	e027      	b.n	800a0d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	0f1b      	lsrs	r3, r3, #28
 800a084:	2b09      	cmp	r3, #9
 800a086:	d80b      	bhi.n	800a0a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	0f1b      	lsrs	r3, r3, #28
 800a08c:	b2da      	uxtb	r2, r3
 800a08e:	7dfb      	ldrb	r3, [r7, #23]
 800a090:	005b      	lsls	r3, r3, #1
 800a092:	4619      	mov	r1, r3
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	440b      	add	r3, r1
 800a098:	3230      	adds	r2, #48	@ 0x30
 800a09a:	b2d2      	uxtb	r2, r2
 800a09c:	701a      	strb	r2, [r3, #0]
 800a09e:	e00a      	b.n	800a0b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	0f1b      	lsrs	r3, r3, #28
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	7dfb      	ldrb	r3, [r7, #23]
 800a0a8:	005b      	lsls	r3, r3, #1
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	440b      	add	r3, r1
 800a0b0:	3237      	adds	r2, #55	@ 0x37
 800a0b2:	b2d2      	uxtb	r2, r2
 800a0b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	011b      	lsls	r3, r3, #4
 800a0ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a0bc:	7dfb      	ldrb	r3, [r7, #23]
 800a0be:	005b      	lsls	r3, r3, #1
 800a0c0:	3301      	adds	r3, #1
 800a0c2:	68ba      	ldr	r2, [r7, #8]
 800a0c4:	4413      	add	r3, r2
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a0ca:	7dfb      	ldrb	r3, [r7, #23]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	75fb      	strb	r3, [r7, #23]
 800a0d0:	7dfa      	ldrb	r2, [r7, #23]
 800a0d2:	79fb      	ldrb	r3, [r7, #7]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d3d3      	bcc.n	800a080 <IntToUnicode+0x18>
  }
}
 800a0d8:	bf00      	nop
 800a0da:	bf00      	nop
 800a0dc:	371c      	adds	r7, #28
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
	...

0800a0e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b0b2      	sub	sp, #200	@ 0xc8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a0f0:	f107 0310 	add.w	r3, r7, #16
 800a0f4:	22b8      	movs	r2, #184	@ 0xb8
 800a0f6:	2100      	movs	r1, #0
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f000 fb01 	bl	800a700 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a1a      	ldr	r2, [pc, #104]	@ (800a16c <HAL_PCD_MspInit+0x84>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d12c      	bne.n	800a162 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a108:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800a10c:	f04f 0300 	mov.w	r3, #0
 800a110:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800a114:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800a118:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a11c:	f107 0310 	add.w	r3, r7, #16
 800a120:	4618      	mov	r0, r3
 800a122:	f7fa fa9f 	bl	8004664 <HAL_RCCEx_PeriphCLKConfig>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d001      	beq.n	800a130 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 800a12c:	f7f7 faa6 	bl	800167c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800a130:	f7f9 fb4e 	bl	80037d0 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800a134:	4b0e      	ldr	r3, [pc, #56]	@ (800a170 <HAL_PCD_MspInit+0x88>)
 800a136:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a13a:	4a0d      	ldr	r2, [pc, #52]	@ (800a170 <HAL_PCD_MspInit+0x88>)
 800a13c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a140:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a144:	4b0a      	ldr	r3, [pc, #40]	@ (800a170 <HAL_PCD_MspInit+0x88>)
 800a146:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a14a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a14e:	60fb      	str	r3, [r7, #12]
 800a150:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800a152:	2200      	movs	r2, #0
 800a154:	2100      	movs	r1, #0
 800a156:	204d      	movs	r0, #77	@ 0x4d
 800a158:	f7f7 fdbf 	bl	8001cda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800a15c:	204d      	movs	r0, #77	@ 0x4d
 800a15e:	f7f7 fdd6 	bl	8001d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800a162:	bf00      	nop
 800a164:	37c8      	adds	r7, #200	@ 0xc8
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	40040000 	.word	0x40040000
 800a170:	58024400 	.word	0x58024400

0800a174 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b082      	sub	sp, #8
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a188:	4619      	mov	r1, r3
 800a18a:	4610      	mov	r0, r2
 800a18c:	f7fe fb51 	bl	8008832 <USBD_LL_SetupStage>
}
 800a190:	bf00      	nop
 800a192:	3708      	adds	r7, #8
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b082      	sub	sp, #8
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a1aa:	78fa      	ldrb	r2, [r7, #3]
 800a1ac:	6879      	ldr	r1, [r7, #4]
 800a1ae:	4613      	mov	r3, r2
 800a1b0:	00db      	lsls	r3, r3, #3
 800a1b2:	4413      	add	r3, r2
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	440b      	add	r3, r1
 800a1b8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	78fb      	ldrb	r3, [r7, #3]
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	f7fe fb8b 	bl	80088dc <USBD_LL_DataOutStage>
}
 800a1c6:	bf00      	nop
 800a1c8:	3708      	adds	r7, #8
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b082      	sub	sp, #8
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a1e0:	78fa      	ldrb	r2, [r7, #3]
 800a1e2:	6879      	ldr	r1, [r7, #4]
 800a1e4:	4613      	mov	r3, r2
 800a1e6:	00db      	lsls	r3, r3, #3
 800a1e8:	4413      	add	r3, r2
 800a1ea:	009b      	lsls	r3, r3, #2
 800a1ec:	440b      	add	r3, r1
 800a1ee:	3320      	adds	r3, #32
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	78fb      	ldrb	r3, [r7, #3]
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	f7fe fc24 	bl	8008a42 <USBD_LL_DataInStage>
}
 800a1fa:	bf00      	nop
 800a1fc:	3708      	adds	r7, #8
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b082      	sub	sp, #8
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a210:	4618      	mov	r0, r3
 800a212:	f7fe fd5e 	bl	8008cd2 <USBD_LL_SOF>
}
 800a216:	bf00      	nop
 800a218:	3708      	adds	r7, #8
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}

0800a21e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a21e:	b580      	push	{r7, lr}
 800a220:	b084      	sub	sp, #16
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a226:	2301      	movs	r3, #1
 800a228:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	79db      	ldrb	r3, [r3, #7]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d102      	bne.n	800a238 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a232:	2300      	movs	r3, #0
 800a234:	73fb      	strb	r3, [r7, #15]
 800a236:	e008      	b.n	800a24a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	79db      	ldrb	r3, [r3, #7]
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d102      	bne.n	800a246 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a240:	2301      	movs	r3, #1
 800a242:	73fb      	strb	r3, [r7, #15]
 800a244:	e001      	b.n	800a24a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a246:	f7f7 fa19 	bl	800167c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a250:	7bfa      	ldrb	r2, [r7, #15]
 800a252:	4611      	mov	r1, r2
 800a254:	4618      	mov	r0, r3
 800a256:	f7fe fcf8 	bl	8008c4a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a260:	4618      	mov	r0, r3
 800a262:	f7fe fca0 	bl	8008ba6 <USBD_LL_Reset>
}
 800a266:	bf00      	nop
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
	...

0800a270 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a27e:	4618      	mov	r0, r3
 800a280:	f7fe fcf3 	bl	8008c6a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	6812      	ldr	r2, [r2, #0]
 800a292:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a296:	f043 0301 	orr.w	r3, r3, #1
 800a29a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	7adb      	ldrb	r3, [r3, #11]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d005      	beq.n	800a2b0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a2a4:	4b04      	ldr	r3, [pc, #16]	@ (800a2b8 <HAL_PCD_SuspendCallback+0x48>)
 800a2a6:	691b      	ldr	r3, [r3, #16]
 800a2a8:	4a03      	ldr	r2, [pc, #12]	@ (800a2b8 <HAL_PCD_SuspendCallback+0x48>)
 800a2aa:	f043 0306 	orr.w	r3, r3, #6
 800a2ae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a2b0:	bf00      	nop
 800a2b2:	3708      	adds	r7, #8
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}
 800a2b8:	e000ed00 	.word	0xe000ed00

0800a2bc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7fe fce9 	bl	8008ca2 <USBD_LL_Resume>
}
 800a2d0:	bf00      	nop
 800a2d2:	3708      	adds	r7, #8
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}

0800a2d8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a2ea:	78fa      	ldrb	r2, [r7, #3]
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7fe fd41 	bl	8008d76 <USBD_LL_IsoOUTIncomplete>
}
 800a2f4:	bf00      	nop
 800a2f6:	3708      	adds	r7, #8
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	460b      	mov	r3, r1
 800a306:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a30e:	78fa      	ldrb	r2, [r7, #3]
 800a310:	4611      	mov	r1, r2
 800a312:	4618      	mov	r0, r3
 800a314:	f7fe fcfd 	bl	8008d12 <USBD_LL_IsoINIncomplete>
}
 800a318:	bf00      	nop
 800a31a:	3708      	adds	r7, #8
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b082      	sub	sp, #8
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a32e:	4618      	mov	r0, r3
 800a330:	f7fe fd53 	bl	8008dda <USBD_LL_DevConnected>
}
 800a334:	bf00      	nop
 800a336:	3708      	adds	r7, #8
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b082      	sub	sp, #8
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fe fd50 	bl	8008df0 <USBD_LL_DevDisconnected>
}
 800a350:	bf00      	nop
 800a352:	3708      	adds	r7, #8
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}

0800a358 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	2b01      	cmp	r3, #1
 800a366:	d140      	bne.n	800a3ea <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800a368:	4a22      	ldr	r2, [pc, #136]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a20      	ldr	r2, [pc, #128]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a374:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800a378:	4b1e      	ldr	r3, [pc, #120]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a37a:	4a1f      	ldr	r2, [pc, #124]	@ (800a3f8 <USBD_LL_Init+0xa0>)
 800a37c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800a37e:	4b1d      	ldr	r3, [pc, #116]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a380:	2209      	movs	r2, #9
 800a382:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800a384:	4b1b      	ldr	r3, [pc, #108]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a386:	2202      	movs	r2, #2
 800a388:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800a38a:	4b1a      	ldr	r3, [pc, #104]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a38c:	2200      	movs	r2, #0
 800a38e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800a390:	4b18      	ldr	r3, [pc, #96]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a392:	2202      	movs	r2, #2
 800a394:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800a396:	4b17      	ldr	r3, [pc, #92]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a398:	2200      	movs	r2, #0
 800a39a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800a39c:	4b15      	ldr	r3, [pc, #84]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a39e:	2200      	movs	r2, #0
 800a3a0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800a3a2:	4b14      	ldr	r3, [pc, #80]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800a3a8:	4b12      	ldr	r3, [pc, #72]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800a3ae:	4b11      	ldr	r3, [pc, #68]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800a3b4:	4b0f      	ldr	r3, [pc, #60]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800a3ba:	480e      	ldr	r0, [pc, #56]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3bc:	f7f7 ff2d 	bl	800221a <HAL_PCD_Init>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d001      	beq.n	800a3ca <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800a3c6:	f7f7 f959 	bl	800167c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800a3ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a3ce:	4809      	ldr	r0, [pc, #36]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3d0:	f7f9 f983 	bl	80036da <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 800a3d4:	2280      	movs	r2, #128	@ 0x80
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	4806      	ldr	r0, [pc, #24]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3da:	f7f9 f937 	bl	800364c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800a3de:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	4803      	ldr	r0, [pc, #12]	@ (800a3f4 <USBD_LL_Init+0x9c>)
 800a3e6:	f7f9 f931 	bl	800364c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3708      	adds	r7, #8
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}
 800a3f4:	24001690 	.word	0x24001690
 800a3f8:	40040000 	.word	0x40040000

0800a3fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a404:	2300      	movs	r3, #0
 800a406:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a408:	2300      	movs	r3, #0
 800a40a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a412:	4618      	mov	r0, r3
 800a414:	f7f8 f80d 	bl	8002432 <HAL_PCD_Start>
 800a418:	4603      	mov	r3, r0
 800a41a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
 800a41e:	4618      	mov	r0, r3
 800a420:	f000 f942 	bl	800a6a8 <USBD_Get_USB_Status>
 800a424:	4603      	mov	r3, r0
 800a426:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a428:	7bbb      	ldrb	r3, [r7, #14]
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3710      	adds	r7, #16
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b084      	sub	sp, #16
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
 800a43a:	4608      	mov	r0, r1
 800a43c:	4611      	mov	r1, r2
 800a43e:	461a      	mov	r2, r3
 800a440:	4603      	mov	r3, r0
 800a442:	70fb      	strb	r3, [r7, #3]
 800a444:	460b      	mov	r3, r1
 800a446:	70bb      	strb	r3, [r7, #2]
 800a448:	4613      	mov	r3, r2
 800a44a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a44c:	2300      	movs	r3, #0
 800a44e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a450:	2300      	movs	r3, #0
 800a452:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a45a:	78bb      	ldrb	r3, [r7, #2]
 800a45c:	883a      	ldrh	r2, [r7, #0]
 800a45e:	78f9      	ldrb	r1, [r7, #3]
 800a460:	f7f8 fd0e 	bl	8002e80 <HAL_PCD_EP_Open>
 800a464:	4603      	mov	r3, r0
 800a466:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a468:	7bfb      	ldrb	r3, [r7, #15]
 800a46a:	4618      	mov	r0, r3
 800a46c:	f000 f91c 	bl	800a6a8 <USBD_Get_USB_Status>
 800a470:	4603      	mov	r3, r0
 800a472:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a474:	7bbb      	ldrb	r3, [r7, #14]
}
 800a476:	4618      	mov	r0, r3
 800a478:	3710      	adds	r7, #16
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}

0800a47e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	b084      	sub	sp, #16
 800a482:	af00      	add	r7, sp, #0
 800a484:	6078      	str	r0, [r7, #4]
 800a486:	460b      	mov	r3, r1
 800a488:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a48a:	2300      	movs	r3, #0
 800a48c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a48e:	2300      	movs	r3, #0
 800a490:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a498:	78fa      	ldrb	r2, [r7, #3]
 800a49a:	4611      	mov	r1, r2
 800a49c:	4618      	mov	r0, r3
 800a49e:	f7f8 fd59 	bl	8002f54 <HAL_PCD_EP_Close>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4a6:	7bfb      	ldrb	r3, [r7, #15]
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f000 f8fd 	bl	800a6a8 <USBD_Get_USB_Status>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3710      	adds	r7, #16
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4d6:	78fa      	ldrb	r2, [r7, #3]
 800a4d8:	4611      	mov	r1, r2
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f7f8 fe11 	bl	8003102 <HAL_PCD_EP_SetStall>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4e4:	7bfb      	ldrb	r3, [r7, #15]
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f000 f8de 	bl	800a6a8 <USBD_Get_USB_Status>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3710      	adds	r7, #16
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}

0800a4fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b084      	sub	sp, #16
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	6078      	str	r0, [r7, #4]
 800a502:	460b      	mov	r3, r1
 800a504:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a506:	2300      	movs	r3, #0
 800a508:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a50a:	2300      	movs	r3, #0
 800a50c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a514:	78fa      	ldrb	r2, [r7, #3]
 800a516:	4611      	mov	r1, r2
 800a518:	4618      	mov	r0, r3
 800a51a:	f7f8 fe55 	bl	80031c8 <HAL_PCD_EP_ClrStall>
 800a51e:	4603      	mov	r3, r0
 800a520:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a522:	7bfb      	ldrb	r3, [r7, #15]
 800a524:	4618      	mov	r0, r3
 800a526:	f000 f8bf 	bl	800a6a8 <USBD_Get_USB_Status>
 800a52a:	4603      	mov	r3, r0
 800a52c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a52e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a530:	4618      	mov	r0, r3
 800a532:	3710      	adds	r7, #16
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a538:	b480      	push	{r7}
 800a53a:	b085      	sub	sp, #20
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	460b      	mov	r3, r1
 800a542:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a54a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a54c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a550:	2b00      	cmp	r3, #0
 800a552:	da0b      	bge.n	800a56c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a554:	78fb      	ldrb	r3, [r7, #3]
 800a556:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a55a:	68f9      	ldr	r1, [r7, #12]
 800a55c:	4613      	mov	r3, r2
 800a55e:	00db      	lsls	r3, r3, #3
 800a560:	4413      	add	r3, r2
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	440b      	add	r3, r1
 800a566:	3316      	adds	r3, #22
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	e00b      	b.n	800a584 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a56c:	78fb      	ldrb	r3, [r7, #3]
 800a56e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a572:	68f9      	ldr	r1, [r7, #12]
 800a574:	4613      	mov	r3, r2
 800a576:	00db      	lsls	r3, r3, #3
 800a578:	4413      	add	r3, r2
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	440b      	add	r3, r1
 800a57e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a582:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a584:	4618      	mov	r0, r3
 800a586:	3714      	adds	r7, #20
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b084      	sub	sp, #16
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	460b      	mov	r3, r1
 800a59a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a59c:	2300      	movs	r3, #0
 800a59e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a5aa:	78fa      	ldrb	r2, [r7, #3]
 800a5ac:	4611      	mov	r1, r2
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7f8 fc42 	bl	8002e38 <HAL_PCD_SetAddress>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5b8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f000 f874 	bl	800a6a8 <USBD_Get_USB_Status>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b086      	sub	sp, #24
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	60f8      	str	r0, [r7, #12]
 800a5d6:	607a      	str	r2, [r7, #4]
 800a5d8:	603b      	str	r3, [r7, #0]
 800a5da:	460b      	mov	r3, r1
 800a5dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a5ec:	7af9      	ldrb	r1, [r7, #11]
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	f7f8 fd4c 	bl	800308e <HAL_PCD_EP_Transmit>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5fa:	7dfb      	ldrb	r3, [r7, #23]
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f000 f853 	bl	800a6a8 <USBD_Get_USB_Status>
 800a602:	4603      	mov	r3, r0
 800a604:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a606:	7dbb      	ldrb	r3, [r7, #22]
}
 800a608:	4618      	mov	r0, r3
 800a60a:	3718      	adds	r7, #24
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	607a      	str	r2, [r7, #4]
 800a61a:	603b      	str	r3, [r7, #0]
 800a61c:	460b      	mov	r3, r1
 800a61e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a620:	2300      	movs	r3, #0
 800a622:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a624:	2300      	movs	r3, #0
 800a626:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a62e:	7af9      	ldrb	r1, [r7, #11]
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	f7f8 fcd8 	bl	8002fe8 <HAL_PCD_EP_Receive>
 800a638:	4603      	mov	r3, r0
 800a63a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a63c:	7dfb      	ldrb	r3, [r7, #23]
 800a63e:	4618      	mov	r0, r3
 800a640:	f000 f832 	bl	800a6a8 <USBD_Get_USB_Status>
 800a644:	4603      	mov	r3, r0
 800a646:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a648:	7dbb      	ldrb	r3, [r7, #22]
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3718      	adds	r7, #24
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b082      	sub	sp, #8
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
 800a65a:	460b      	mov	r3, r1
 800a65c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a664:	78fa      	ldrb	r2, [r7, #3]
 800a666:	4611      	mov	r1, r2
 800a668:	4618      	mov	r0, r3
 800a66a:	f7f8 fcf8 	bl	800305e <HAL_PCD_EP_GetRxCount>
 800a66e:	4603      	mov	r3, r0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a680:	4b03      	ldr	r3, [pc, #12]	@ (800a690 <USBD_static_malloc+0x18>)
}
 800a682:	4618      	mov	r0, r3
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr
 800a68e:	bf00      	nop
 800a690:	24001b74 	.word	0x24001b74

0800a694 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800a69c:	bf00      	nop
 800a69e:	370c      	adds	r7, #12
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr

0800a6a8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b085      	sub	sp, #20
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a6b6:	79fb      	ldrb	r3, [r7, #7]
 800a6b8:	2b03      	cmp	r3, #3
 800a6ba:	d817      	bhi.n	800a6ec <USBD_Get_USB_Status+0x44>
 800a6bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a6c4 <USBD_Get_USB_Status+0x1c>)
 800a6be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6c2:	bf00      	nop
 800a6c4:	0800a6d5 	.word	0x0800a6d5
 800a6c8:	0800a6db 	.word	0x0800a6db
 800a6cc:	0800a6e1 	.word	0x0800a6e1
 800a6d0:	0800a6e7 	.word	0x0800a6e7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	73fb      	strb	r3, [r7, #15]
    break;
 800a6d8:	e00b      	b.n	800a6f2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a6da:	2303      	movs	r3, #3
 800a6dc:	73fb      	strb	r3, [r7, #15]
    break;
 800a6de:	e008      	b.n	800a6f2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	73fb      	strb	r3, [r7, #15]
    break;
 800a6e4:	e005      	b.n	800a6f2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a6e6:	2303      	movs	r3, #3
 800a6e8:	73fb      	strb	r3, [r7, #15]
    break;
 800a6ea:	e002      	b.n	800a6f2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	73fb      	strb	r3, [r7, #15]
    break;
 800a6f0:	bf00      	nop
  }
  return usb_status;
 800a6f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3714      	adds	r7, #20
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <memset>:
 800a700:	4402      	add	r2, r0
 800a702:	4603      	mov	r3, r0
 800a704:	4293      	cmp	r3, r2
 800a706:	d100      	bne.n	800a70a <memset+0xa>
 800a708:	4770      	bx	lr
 800a70a:	f803 1b01 	strb.w	r1, [r3], #1
 800a70e:	e7f9      	b.n	800a704 <memset+0x4>

0800a710 <__libc_init_array>:
 800a710:	b570      	push	{r4, r5, r6, lr}
 800a712:	4d0d      	ldr	r5, [pc, #52]	@ (800a748 <__libc_init_array+0x38>)
 800a714:	4c0d      	ldr	r4, [pc, #52]	@ (800a74c <__libc_init_array+0x3c>)
 800a716:	1b64      	subs	r4, r4, r5
 800a718:	10a4      	asrs	r4, r4, #2
 800a71a:	2600      	movs	r6, #0
 800a71c:	42a6      	cmp	r6, r4
 800a71e:	d109      	bne.n	800a734 <__libc_init_array+0x24>
 800a720:	4d0b      	ldr	r5, [pc, #44]	@ (800a750 <__libc_init_array+0x40>)
 800a722:	4c0c      	ldr	r4, [pc, #48]	@ (800a754 <__libc_init_array+0x44>)
 800a724:	f000 f826 	bl	800a774 <_init>
 800a728:	1b64      	subs	r4, r4, r5
 800a72a:	10a4      	asrs	r4, r4, #2
 800a72c:	2600      	movs	r6, #0
 800a72e:	42a6      	cmp	r6, r4
 800a730:	d105      	bne.n	800a73e <__libc_init_array+0x2e>
 800a732:	bd70      	pop	{r4, r5, r6, pc}
 800a734:	f855 3b04 	ldr.w	r3, [r5], #4
 800a738:	4798      	blx	r3
 800a73a:	3601      	adds	r6, #1
 800a73c:	e7ee      	b.n	800a71c <__libc_init_array+0xc>
 800a73e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a742:	4798      	blx	r3
 800a744:	3601      	adds	r6, #1
 800a746:	e7f2      	b.n	800a72e <__libc_init_array+0x1e>
 800a748:	0800a7f0 	.word	0x0800a7f0
 800a74c:	0800a7f0 	.word	0x0800a7f0
 800a750:	0800a7f0 	.word	0x0800a7f0
 800a754:	0800a7f4 	.word	0x0800a7f4

0800a758 <memcpy>:
 800a758:	440a      	add	r2, r1
 800a75a:	4291      	cmp	r1, r2
 800a75c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a760:	d100      	bne.n	800a764 <memcpy+0xc>
 800a762:	4770      	bx	lr
 800a764:	b510      	push	{r4, lr}
 800a766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a76a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a76e:	4291      	cmp	r1, r2
 800a770:	d1f9      	bne.n	800a766 <memcpy+0xe>
 800a772:	bd10      	pop	{r4, pc}

0800a774 <_init>:
 800a774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a776:	bf00      	nop
 800a778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a77a:	bc08      	pop	{r3}
 800a77c:	469e      	mov	lr, r3
 800a77e:	4770      	bx	lr

0800a780 <_fini>:
 800a780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a782:	bf00      	nop
 800a784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a786:	bc08      	pop	{r3}
 800a788:	469e      	mov	lr, r3
 800a78a:	4770      	bx	lr
