
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00010998  00004000  00004000  00004000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005ac  20000000  00014998  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205ac  2**0
                  CONTENTS
  4 .bss          00013d90  200005b0  00014f50  000205b0  2**4
                  ALLOC
  5 .stack        00010000  20014340  00028ce0  000205b0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205da  2**0
                  CONTENTS, READONLY
  8 .debug_info   0009e3f2  00000000  00000000  00020633  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c9db  00000000  00000000  000bea25  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0002fe06  00000000  00000000  000cb400  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002560  00000000  00000000  000fb206  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00003800  00000000  00000000  000fd766  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0004af23  00000000  00000000  00100f66  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00043a7a  00000000  00000000  0014be89  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011ee48  00000000  00000000  0018f903  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00006cb8  00000000  00000000  002ae74c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <exception_table>:
    4000:	40 43 02 20 f1 42 00 00 ed 42 00 00 ed 42 00 00     @C. .B...B...B..
    4010:	ed 42 00 00 ed 42 00 00 ed 42 00 00 00 00 00 00     .B...B...B......
	...
    402c:	ed 42 00 00 ed 42 00 00 00 00 00 00 ed 42 00 00     .B...B.......B..
    403c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    404c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    405c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    406c:	55 db 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     U....B...B...B..
    407c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    408c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    409c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    40ac:	ed 42 00 00 ed 42 00 00 05 d8 00 00 19 d8 00 00     .B...B..........
    40bc:	25 d4 00 00 31 d4 00 00 3d d4 00 00 49 d4 00 00     %...1...=...I...
    40cc:	55 d4 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     U....B...B...B..
    40dc:	ed 42 00 00 ed 42 00 00 ed 42 00 00 00 00 00 00     .B...B...B......
	...
    40f4:	0d da 00 00 39 e5 00 00 4d e5 00 00 61 e5 00 00     ....9...M...a...
    4104:	75 e5 00 00 89 e5 00 00 9d e5 00 00 b1 e5 00 00     u...............
    4114:	c5 e5 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .....B...B...B..
    4124:	ed 42 00 00 d9 e5 00 00 ed e5 00 00 01 e6 00 00     .B..............
    4134:	15 e6 00 00 29 e6 00 00 3d e6 00 00 51 e6 00 00     ....)...=...Q...
    4144:	65 e6 00 00 79 e6 00 00 8d e6 00 00 a1 e6 00 00     e...y...........
    4154:	b5 e6 00 00 c9 e6 00 00 dd e6 00 00 f1 e6 00 00     ................
    4164:	05 e7 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .....B...B...B..
    4174:	ed 42 00 00 00 00 00 00 00 00 00 00 39 04 01 00     .B..........9...
    4184:	45 04 01 00 51 04 01 00 5d 04 01 00 00 00 00 00     E...Q...].......
    4194:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41a4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41b4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41c4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41d4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41e4:	ed 42 00 00 ed 42 00 00 91 f0 00 00 a5 f0 00 00     .B...B..........
    41f4:	b9 f0 00 00 cd f0 00 00 ed 42 00 00 ed 42 00 00     .........B...B..
    4204:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    4214:	ed 42 00 00 b9 d0 00 00 cd d0 00 00 e1 d0 00 00     .B..............
    4224:	f5 d0 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .....B...B...B..
    4234:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    4244:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    4254:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..

00004264 <__do_global_dtors_aux>:
    4264:	b510      	push	{r4, lr}
    4266:	4c05      	ldr	r4, [pc, #20]	; (427c <__do_global_dtors_aux+0x18>)
    4268:	7823      	ldrb	r3, [r4, #0]
    426a:	b933      	cbnz	r3, 427a <__do_global_dtors_aux+0x16>
    426c:	4b04      	ldr	r3, [pc, #16]	; (4280 <__do_global_dtors_aux+0x1c>)
    426e:	b113      	cbz	r3, 4276 <__do_global_dtors_aux+0x12>
    4270:	4804      	ldr	r0, [pc, #16]	; (4284 <__do_global_dtors_aux+0x20>)
    4272:	f3af 8000 	nop.w
    4276:	2301      	movs	r3, #1
    4278:	7023      	strb	r3, [r4, #0]
    427a:	bd10      	pop	{r4, pc}
    427c:	200005b0 	.word	0x200005b0
    4280:	00000000 	.word	0x00000000
    4284:	00014998 	.word	0x00014998

00004288 <frame_dummy>:
    4288:	4b0c      	ldr	r3, [pc, #48]	; (42bc <frame_dummy+0x34>)
    428a:	b143      	cbz	r3, 429e <frame_dummy+0x16>
    428c:	480c      	ldr	r0, [pc, #48]	; (42c0 <frame_dummy+0x38>)
    428e:	490d      	ldr	r1, [pc, #52]	; (42c4 <frame_dummy+0x3c>)
    4290:	b510      	push	{r4, lr}
    4292:	f3af 8000 	nop.w
    4296:	480c      	ldr	r0, [pc, #48]	; (42c8 <frame_dummy+0x40>)
    4298:	6803      	ldr	r3, [r0, #0]
    429a:	b923      	cbnz	r3, 42a6 <frame_dummy+0x1e>
    429c:	bd10      	pop	{r4, pc}
    429e:	480a      	ldr	r0, [pc, #40]	; (42c8 <frame_dummy+0x40>)
    42a0:	6803      	ldr	r3, [r0, #0]
    42a2:	b933      	cbnz	r3, 42b2 <frame_dummy+0x2a>
    42a4:	4770      	bx	lr
    42a6:	4b09      	ldr	r3, [pc, #36]	; (42cc <frame_dummy+0x44>)
    42a8:	2b00      	cmp	r3, #0
    42aa:	d0f7      	beq.n	429c <frame_dummy+0x14>
    42ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    42b0:	4718      	bx	r3
    42b2:	4b06      	ldr	r3, [pc, #24]	; (42cc <frame_dummy+0x44>)
    42b4:	2b00      	cmp	r3, #0
    42b6:	d0f5      	beq.n	42a4 <frame_dummy+0x1c>
    42b8:	4718      	bx	r3
    42ba:	bf00      	nop
    42bc:	00000000 	.word	0x00000000
    42c0:	00014998 	.word	0x00014998
    42c4:	200005b4 	.word	0x200005b4
    42c8:	00014998 	.word	0x00014998
    42cc:	00000000 	.word	0x00000000

000042d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
    42d0:	b508      	push	{r3, lr}
	system_init();
    42d2:	4b03      	ldr	r3, [pc, #12]	; (42e0 <atmel_start_init+0x10>)
    42d4:	4798      	blx	r3
	usb_init();
    42d6:	4b03      	ldr	r3, [pc, #12]	; (42e4 <atmel_start_init+0x14>)
    42d8:	4798      	blx	r3
	stdio_redirect_init();
    42da:	4b03      	ldr	r3, [pc, #12]	; (42e8 <atmel_start_init+0x18>)
    42dc:	4798      	blx	r3
    42de:	bd08      	pop	{r3, pc}
    42e0:	00004e15 	.word	0x00004e15
    42e4:	000120f5 	.word	0x000120f5
    42e8:	00010c59 	.word	0x00010c59

000042ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    42ec:	e7fe      	b.n	42ec <Dummy_Handler>
	...

000042f0 <Reset_Handler>:
{
    42f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
    42f2:	4b1c      	ldr	r3, [pc, #112]	; (4364 <Reset_Handler+0x74>)
    42f4:	4a1c      	ldr	r2, [pc, #112]	; (4368 <Reset_Handler+0x78>)
    42f6:	429a      	cmp	r2, r3
    42f8:	d010      	beq.n	431c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
    42fa:	4b1c      	ldr	r3, [pc, #112]	; (436c <Reset_Handler+0x7c>)
    42fc:	4a19      	ldr	r2, [pc, #100]	; (4364 <Reset_Handler+0x74>)
    42fe:	429a      	cmp	r2, r3
    4300:	d20c      	bcs.n	431c <Reset_Handler+0x2c>
    4302:	3b01      	subs	r3, #1
    4304:	1a9b      	subs	r3, r3, r2
    4306:	f023 0303 	bic.w	r3, r3, #3
    430a:	3304      	adds	r3, #4
    430c:	4413      	add	r3, r2
    430e:	4916      	ldr	r1, [pc, #88]	; (4368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
    4310:	f851 0b04 	ldr.w	r0, [r1], #4
    4314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
    4318:	429a      	cmp	r2, r3
    431a:	d1f9      	bne.n	4310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
    431c:	4b14      	ldr	r3, [pc, #80]	; (4370 <Reset_Handler+0x80>)
    431e:	4a15      	ldr	r2, [pc, #84]	; (4374 <Reset_Handler+0x84>)
    4320:	429a      	cmp	r2, r3
    4322:	d20a      	bcs.n	433a <Reset_Handler+0x4a>
    4324:	3b01      	subs	r3, #1
    4326:	1a9b      	subs	r3, r3, r2
    4328:	f023 0303 	bic.w	r3, r3, #3
    432c:	3304      	adds	r3, #4
    432e:	4413      	add	r3, r2
                *pDest++ = 0;
    4330:	2100      	movs	r1, #0
    4332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
    4336:	4293      	cmp	r3, r2
    4338:	d1fb      	bne.n	4332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    433a:	4b0f      	ldr	r3, [pc, #60]	; (4378 <Reset_Handler+0x88>)
    433c:	4a0f      	ldr	r2, [pc, #60]	; (437c <Reset_Handler+0x8c>)
    433e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    4342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
    4344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    4348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    434c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    4350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
    4358:	4b09      	ldr	r3, [pc, #36]	; (4380 <Reset_Handler+0x90>)
    435a:	4798      	blx	r3
        main();
    435c:	4b09      	ldr	r3, [pc, #36]	; (4384 <Reset_Handler+0x94>)
    435e:	4798      	blx	r3
    4360:	e7fe      	b.n	4360 <Reset_Handler+0x70>
    4362:	bf00      	nop
    4364:	20000000 	.word	0x20000000
    4368:	00014998 	.word	0x00014998
    436c:	200005ac 	.word	0x200005ac
    4370:	20014340 	.word	0x20014340
    4374:	200005b0 	.word	0x200005b0
    4378:	e000ed00 	.word	0xe000ed00
    437c:	00004000 	.word	0x00004000
    4380:	000128d5 	.word	0x000128d5
    4384:	0001064d 	.word	0x0001064d

00004388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
    4388:	b5f0      	push	{r4, r5, r6, r7, lr}
    438a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    438c:	4a1b      	ldr	r2, [pc, #108]	; (43fc <ADC_0_init+0x74>)
    438e:	6a13      	ldr	r3, [r2, #32]
    4390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    4396:	2241      	movs	r2, #65	; 0x41
    4398:	4b19      	ldr	r3, [pc, #100]	; (4400 <ADC_0_init+0x78>)
    439a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    439e:	4e19      	ldr	r6, [pc, #100]	; (4404 <ADC_0_init+0x7c>)
    43a0:	4d19      	ldr	r5, [pc, #100]	; (4408 <ADC_0_init+0x80>)
    43a2:	2400      	movs	r4, #0
    43a4:	9402      	str	r4, [sp, #8]
    43a6:	4b19      	ldr	r3, [pc, #100]	; (440c <ADC_0_init+0x84>)
    43a8:	9301      	str	r3, [sp, #4]
    43aa:	2301      	movs	r3, #1
    43ac:	9300      	str	r3, [sp, #0]
    43ae:	4623      	mov	r3, r4
    43b0:	4632      	mov	r2, r6
    43b2:	4917      	ldr	r1, [pc, #92]	; (4410 <ADC_0_init+0x88>)
    43b4:	4628      	mov	r0, r5
    43b6:	4f17      	ldr	r7, [pc, #92]	; (4414 <ADC_0_init+0x8c>)
    43b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
    43ba:	2310      	movs	r3, #16
    43bc:	1d32      	adds	r2, r6, #4
    43be:	4621      	mov	r1, r4
    43c0:	4628      	mov	r0, r5
    43c2:	4c15      	ldr	r4, [pc, #84]	; (4418 <ADC_0_init+0x90>)
    43c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    43c6:	4b15      	ldr	r3, [pc, #84]	; (441c <ADC_0_init+0x94>)
    43c8:	2280      	movs	r2, #128	; 0x80
    43ca:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    43cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    43d0:	629a      	str	r2, [r3, #40]	; 0x28
    43d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    43d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    43d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
    43dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    43e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    43e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    43e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    43ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    43f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    43f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
    43f8:	b005      	add	sp, #20
    43fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43fc:	40000800 	.word	0x40000800
    4400:	40001c00 	.word	0x40001c00
    4404:	200005cc 	.word	0x200005cc
    4408:	20001154 	.word	0x20001154
    440c:	20001250 	.word	0x20001250
    4410:	43001c00 	.word	0x43001c00
    4414:	0000ba45 	.word	0x0000ba45
    4418:	0000ba95 	.word	0x0000ba95
    441c:	41008000 	.word	0x41008000

00004420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
    4420:	b5f0      	push	{r4, r5, r6, r7, lr}
    4422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    4424:	4a1e      	ldr	r2, [pc, #120]	; (44a0 <ADC_1_init+0x80>)
    4426:	6a13      	ldr	r3, [r2, #32]
    4428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    442c:	6213      	str	r3, [r2, #32]
    442e:	2241      	movs	r2, #65	; 0x41
    4430:	4b1c      	ldr	r3, [pc, #112]	; (44a4 <ADC_1_init+0x84>)
    4432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    4436:	4e1c      	ldr	r6, [pc, #112]	; (44a8 <ADC_1_init+0x88>)
    4438:	4d1c      	ldr	r5, [pc, #112]	; (44ac <ADC_1_init+0x8c>)
    443a:	2400      	movs	r4, #0
    443c:	9402      	str	r4, [sp, #8]
    443e:	4b1c      	ldr	r3, [pc, #112]	; (44b0 <ADC_1_init+0x90>)
    4440:	9301      	str	r3, [sp, #4]
    4442:	2301      	movs	r3, #1
    4444:	9300      	str	r3, [sp, #0]
    4446:	4623      	mov	r3, r4
    4448:	f106 0214 	add.w	r2, r6, #20
    444c:	4919      	ldr	r1, [pc, #100]	; (44b4 <ADC_1_init+0x94>)
    444e:	4628      	mov	r0, r5
    4450:	4f19      	ldr	r7, [pc, #100]	; (44b8 <ADC_1_init+0x98>)
    4452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
    4454:	2310      	movs	r3, #16
    4456:	f106 0218 	add.w	r2, r6, #24
    445a:	4621      	mov	r1, r4
    445c:	4628      	mov	r0, r5
    445e:	4c17      	ldr	r4, [pc, #92]	; (44bc <ADC_1_init+0x9c>)
    4460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4462:	4b17      	ldr	r3, [pc, #92]	; (44c0 <ADC_1_init+0xa0>)
    4464:	2204      	movs	r2, #4
    4466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    446a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    446e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    4476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    447a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
    447e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    448a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    448e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
    449a:	b005      	add	sp, #20
    449c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    449e:	bf00      	nop
    44a0:	40000800 	.word	0x40000800
    44a4:	40001c00 	.word	0x40001c00
    44a8:	200005cc 	.word	0x200005cc
    44ac:	20001328 	.word	0x20001328
    44b0:	200010f0 	.word	0x200010f0
    44b4:	43002000 	.word	0x43002000
    44b8:	0000ba45 	.word	0x0000ba45
    44bc:	0000ba95 	.word	0x0000ba95
    44c0:	41008000 	.word	0x41008000

000044c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
    44c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
    44c6:	4a05      	ldr	r2, [pc, #20]	; (44dc <CRC_0_init+0x18>)
    44c8:	6993      	ldr	r3, [r2, #24]
    44ca:	f043 0302 	orr.w	r3, r3, #2
    44ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
    44d0:	4903      	ldr	r1, [pc, #12]	; (44e0 <CRC_0_init+0x1c>)
    44d2:	4804      	ldr	r0, [pc, #16]	; (44e4 <CRC_0_init+0x20>)
    44d4:	4b04      	ldr	r3, [pc, #16]	; (44e8 <CRC_0_init+0x24>)
    44d6:	4798      	blx	r3
    44d8:	bd08      	pop	{r3, pc}
    44da:	bf00      	nop
    44dc:	40000800 	.word	0x40000800
    44e0:	41002000 	.word	0x41002000
    44e4:	200010ec 	.word	0x200010ec
    44e8:	0000bc19 	.word	0x0000bc19

000044ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
    44ec:	b508      	push	{r3, lr}
    44ee:	4b09      	ldr	r3, [pc, #36]	; (4514 <EVENT_SYSTEM_0_init+0x28>)
    44f0:	2240      	movs	r2, #64	; 0x40
    44f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    44f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    44fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    44fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    4502:	4a05      	ldr	r2, [pc, #20]	; (4518 <EVENT_SYSTEM_0_init+0x2c>)
    4504:	6993      	ldr	r3, [r2, #24]
    4506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    450a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
    450c:	4b03      	ldr	r3, [pc, #12]	; (451c <EVENT_SYSTEM_0_init+0x30>)
    450e:	4798      	blx	r3
    4510:	bd08      	pop	{r3, pc}
    4512:	bf00      	nop
    4514:	40001c00 	.word	0x40001c00
    4518:	40000800 	.word	0x40000800
    451c:	0000bc79 	.word	0x0000bc79

00004520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    4520:	4a02      	ldr	r2, [pc, #8]	; (452c <FLASH_0_CLOCK_init+0xc>)
    4522:	6913      	ldr	r3, [r2, #16]
    4524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4528:	6113      	str	r3, [r2, #16]
    452a:	4770      	bx	lr
    452c:	40000800 	.word	0x40000800

00004530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
    4530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
    4532:	4b03      	ldr	r3, [pc, #12]	; (4540 <FLASH_0_init+0x10>)
    4534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
    4536:	4903      	ldr	r1, [pc, #12]	; (4544 <FLASH_0_init+0x14>)
    4538:	4803      	ldr	r0, [pc, #12]	; (4548 <FLASH_0_init+0x18>)
    453a:	4b04      	ldr	r3, [pc, #16]	; (454c <FLASH_0_init+0x1c>)
    453c:	4798      	blx	r3
    453e:	bd08      	pop	{r3, pc}
    4540:	00004521 	.word	0x00004521
    4544:	41004000 	.word	0x41004000
    4548:	200010d0 	.word	0x200010d0
    454c:	0000bc99 	.word	0x0000bc99

00004550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
    4550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4552:	4b5a      	ldr	r3, [pc, #360]	; (46bc <QSPI_INSTANCE_PORT_init+0x16c>)
    4554:	f44f 6500 	mov.w	r5, #2048	; 0x800
    4558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    455c:	4a58      	ldr	r2, [pc, #352]	; (46c0 <QSPI_INSTANCE_PORT_init+0x170>)
    455e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4562:	4858      	ldr	r0, [pc, #352]	; (46c4 <QSPI_INSTANCE_PORT_init+0x174>)
    4564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
    456c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
    4578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    457c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    458c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4594:	f44f 7280 	mov.w	r2, #256	; 0x100
    4598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    459a:	494b      	ldr	r1, [pc, #300]	; (46c8 <QSPI_INSTANCE_PORT_init+0x178>)
    459c:	6299      	str	r1, [r3, #40]	; 0x28
    459e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
    45a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    45a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    45a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
    45aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    45ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    45b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
    45b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    45ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    45be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    45c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    45c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    45ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    45ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    45d2:	f44f 7200 	mov.w	r2, #512	; 0x200
    45d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    45d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
    45dc:	6299      	str	r1, [r3, #40]	; 0x28
    45de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    45e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    45e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
    45e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    45ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    45ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
    45f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    45f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    45fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    45fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    460a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    460e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    4612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4614:	4a2d      	ldr	r2, [pc, #180]	; (46cc <QSPI_INSTANCE_PORT_init+0x17c>)
    4616:	629a      	str	r2, [r3, #40]	; 0x28
    4618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    461a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    461c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
    4620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
    462c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    463c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    464a:	4a21      	ldr	r2, [pc, #132]	; (46d0 <QSPI_INSTANCE_PORT_init+0x180>)
    464c:	629a      	str	r2, [r3, #40]	; 0x28
    464e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
    4656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    465a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    465e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
    4662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    466a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    466e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    467a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    467e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4682:	4a14      	ldr	r2, [pc, #80]	; (46d4 <QSPI_INSTANCE_PORT_init+0x184>)
    4684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    468c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
    4690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
    469c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    46a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    46a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    46a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    46ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    46b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    46b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
    46b8:	bc30      	pop	{r4, r5}
    46ba:	4770      	bx	lr
    46bc:	41008000 	.word	0x41008000
    46c0:	40020800 	.word	0x40020800
    46c4:	c0020000 	.word	0xc0020000
    46c8:	40000100 	.word	0x40000100
    46cc:	40000400 	.word	0x40000400
    46d0:	40000800 	.word	0x40000800
    46d4:	40020400 	.word	0x40020400

000046d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
    46d8:	4b06      	ldr	r3, [pc, #24]	; (46f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
    46da:	691a      	ldr	r2, [r3, #16]
    46dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    46e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
    46e2:	691a      	ldr	r2, [r3, #16]
    46e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
    46e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
    46ea:	69da      	ldr	r2, [r3, #28]
    46ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    46f0:	61da      	str	r2, [r3, #28]
    46f2:	4770      	bx	lr
    46f4:	40000800 	.word	0x40000800

000046f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
    46f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
    46fa:	4b04      	ldr	r3, [pc, #16]	; (470c <QSPI_INSTANCE_init+0x14>)
    46fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
    46fe:	4904      	ldr	r1, [pc, #16]	; (4710 <QSPI_INSTANCE_init+0x18>)
    4700:	4804      	ldr	r0, [pc, #16]	; (4714 <QSPI_INSTANCE_init+0x1c>)
    4702:	4b05      	ldr	r3, [pc, #20]	; (4718 <QSPI_INSTANCE_init+0x20>)
    4704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
    4706:	4b05      	ldr	r3, [pc, #20]	; (471c <QSPI_INSTANCE_init+0x24>)
    4708:	4798      	blx	r3
    470a:	bd08      	pop	{r3, pc}
    470c:	000046d9 	.word	0x000046d9
    4710:	42003400 	.word	0x42003400
    4714:	20001394 	.word	0x20001394
    4718:	0000bed9 	.word	0x0000bed9
    471c:	00004551 	.word	0x00004551

00004720 <USART_EAST_CLOCK_init>:
    4720:	4b06      	ldr	r3, [pc, #24]	; (473c <USART_EAST_CLOCK_init+0x1c>)
    4722:	2241      	movs	r2, #65	; 0x41
    4724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    4728:	2242      	movs	r2, #66	; 0x42
    472a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
    472e:	4a04      	ldr	r2, [pc, #16]	; (4740 <USART_EAST_CLOCK_init+0x20>)
    4730:	6953      	ldr	r3, [r2, #20]
    4732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    4736:	6153      	str	r3, [r2, #20]
    4738:	4770      	bx	lr
    473a:	bf00      	nop
    473c:	40001c00 	.word	0x40001c00
    4740:	40000800 	.word	0x40000800

00004744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4744:	4b10      	ldr	r3, [pc, #64]	; (4788 <USART_EAST_PORT_init+0x44>)
    4746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
    474a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    474e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    475a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    475e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
    476a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    476e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    477a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    477e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
    4786:	4770      	bx	lr
    4788:	41008000 	.word	0x41008000

0000478c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
    478c:	b510      	push	{r4, lr}
    478e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
    4790:	4b06      	ldr	r3, [pc, #24]	; (47ac <USART_EAST_init+0x20>)
    4792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
    4794:	2300      	movs	r3, #0
    4796:	9300      	str	r3, [sp, #0]
    4798:	2310      	movs	r3, #16
    479a:	4a05      	ldr	r2, [pc, #20]	; (47b0 <USART_EAST_init+0x24>)
    479c:	4905      	ldr	r1, [pc, #20]	; (47b4 <USART_EAST_init+0x28>)
    479e:	4806      	ldr	r0, [pc, #24]	; (47b8 <USART_EAST_init+0x2c>)
    47a0:	4c06      	ldr	r4, [pc, #24]	; (47bc <USART_EAST_init+0x30>)
    47a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
    47a4:	4b06      	ldr	r3, [pc, #24]	; (47c0 <USART_EAST_init+0x34>)
    47a6:	4798      	blx	r3
}
    47a8:	b002      	add	sp, #8
    47aa:	bd10      	pop	{r4, pc}
    47ac:	00004721 	.word	0x00004721
    47b0:	200005f4 	.word	0x200005f4
    47b4:	40003000 	.word	0x40003000
    47b8:	20001180 	.word	0x20001180
    47bc:	0000c4b9 	.word	0x0000c4b9
    47c0:	00004745 	.word	0x00004745

000047c4 <USART_NORTH_CLOCK_init>:
    47c4:	4b06      	ldr	r3, [pc, #24]	; (47e0 <USART_NORTH_CLOCK_init+0x1c>)
    47c6:	2241      	movs	r2, #65	; 0x41
    47c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    47cc:	2242      	movs	r2, #66	; 0x42
    47ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
    47d2:	4a04      	ldr	r2, [pc, #16]	; (47e4 <USART_NORTH_CLOCK_init+0x20>)
    47d4:	6953      	ldr	r3, [r2, #20]
    47d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    47da:	6153      	str	r3, [r2, #20]
    47dc:	4770      	bx	lr
    47de:	bf00      	nop
    47e0:	40001c00 	.word	0x40001c00
    47e4:	40000800 	.word	0x40000800

000047e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    47e8:	4b10      	ldr	r3, [pc, #64]	; (482c <USART_NORTH_PORT_init+0x44>)
    47ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
    47ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    47f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    47f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    47fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    47fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    480a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
    480e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    481a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    481e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    482a:	4770      	bx	lr
    482c:	41008000 	.word	0x41008000

00004830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
    4830:	b510      	push	{r4, lr}
    4832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
    4834:	4b06      	ldr	r3, [pc, #24]	; (4850 <USART_NORTH_init+0x20>)
    4836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
    4838:	2300      	movs	r3, #0
    483a:	9300      	str	r3, [sp, #0]
    483c:	2310      	movs	r3, #16
    483e:	4a05      	ldr	r2, [pc, #20]	; (4854 <USART_NORTH_init+0x24>)
    4840:	4905      	ldr	r1, [pc, #20]	; (4858 <USART_NORTH_init+0x28>)
    4842:	4806      	ldr	r0, [pc, #24]	; (485c <USART_NORTH_init+0x2c>)
    4844:	4c06      	ldr	r4, [pc, #24]	; (4860 <USART_NORTH_init+0x30>)
    4846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
    4848:	4b06      	ldr	r3, [pc, #24]	; (4864 <USART_NORTH_init+0x34>)
    484a:	4798      	blx	r3
}
    484c:	b002      	add	sp, #8
    484e:	bd10      	pop	{r4, pc}
    4850:	000047c5 	.word	0x000047c5
    4854:	20000604 	.word	0x20000604
    4858:	40003400 	.word	0x40003400
    485c:	200011d4 	.word	0x200011d4
    4860:	0000c4b9 	.word	0x0000c4b9
    4864:	000047e9 	.word	0x000047e9

00004868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4868:	4b10      	ldr	r3, [pc, #64]	; (48ac <GRID_AUX_PORT_init+0x44>)
    486a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
    486e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    487a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    487e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    488a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
    488e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    489a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    489e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    48a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    48a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
    48aa:	4770      	bx	lr
    48ac:	41008000 	.word	0x41008000

000048b0 <GRID_AUX_CLOCK_init>:
    48b0:	4b06      	ldr	r3, [pc, #24]	; (48cc <GRID_AUX_CLOCK_init+0x1c>)
    48b2:	2241      	movs	r2, #65	; 0x41
    48b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    48b8:	2242      	movs	r2, #66	; 0x42
    48ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
    48be:	4a04      	ldr	r2, [pc, #16]	; (48d0 <GRID_AUX_CLOCK_init+0x20>)
    48c0:	6993      	ldr	r3, [r2, #24]
    48c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    48c6:	6193      	str	r3, [r2, #24]
    48c8:	4770      	bx	lr
    48ca:	bf00      	nop
    48cc:	40001c00 	.word	0x40001c00
    48d0:	40000800 	.word	0x40000800

000048d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
    48d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
    48d6:	4b05      	ldr	r3, [pc, #20]	; (48ec <GRID_AUX_init+0x18>)
    48d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
    48da:	2200      	movs	r2, #0
    48dc:	4904      	ldr	r1, [pc, #16]	; (48f0 <GRID_AUX_init+0x1c>)
    48de:	4805      	ldr	r0, [pc, #20]	; (48f4 <GRID_AUX_init+0x20>)
    48e0:	4b05      	ldr	r3, [pc, #20]	; (48f8 <GRID_AUX_init+0x24>)
    48e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
    48e4:	4b05      	ldr	r3, [pc, #20]	; (48fc <GRID_AUX_init+0x28>)
    48e6:	4798      	blx	r3
    48e8:	bd08      	pop	{r3, pc}
    48ea:	bf00      	nop
    48ec:	000048b1 	.word	0x000048b1
    48f0:	41012000 	.word	0x41012000
    48f4:	20001148 	.word	0x20001148
    48f8:	0000c635 	.word	0x0000c635
    48fc:	00004869 	.word	0x00004869

00004900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4900:	4b2b      	ldr	r3, [pc, #172]	; (49b0 <UI_SPI_PORT_init+0xb0>)
    4902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    4906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    490a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    490e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    4912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    4916:	4a27      	ldr	r2, [pc, #156]	; (49b4 <UI_SPI_PORT_init+0xb4>)
    4918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    491c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
    4920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    492c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    493c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    494c:	4a1a      	ldr	r2, [pc, #104]	; (49b8 <UI_SPI_PORT_init+0xb8>)
    494e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
    4956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    495a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    495e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    496a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    496e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4974:	4a11      	ldr	r2, [pc, #68]	; (49bc <UI_SPI_PORT_init+0xbc>)
    4976:	629a      	str	r2, [r3, #40]	; 0x28
    4978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    497c:	3210      	adds	r2, #16
    497e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
    4984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    498c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
    4990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    499c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    49a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    49a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    49a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    49ac:	4770      	bx	lr
    49ae:	bf00      	nop
    49b0:	41008000 	.word	0x41008000
    49b4:	c0000010 	.word	0xc0000010
    49b8:	c0000020 	.word	0xc0000020
    49bc:	40020000 	.word	0x40020000

000049c0 <UI_SPI_CLOCK_init>:
    49c0:	4b06      	ldr	r3, [pc, #24]	; (49dc <UI_SPI_CLOCK_init+0x1c>)
    49c2:	2241      	movs	r2, #65	; 0x41
    49c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    49c8:	2243      	movs	r2, #67	; 0x43
    49ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    49ce:	4a04      	ldr	r2, [pc, #16]	; (49e0 <UI_SPI_CLOCK_init+0x20>)
    49d0:	6993      	ldr	r3, [r2, #24]
    49d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    49d6:	6193      	str	r3, [r2, #24]
    49d8:	4770      	bx	lr
    49da:	bf00      	nop
    49dc:	40001c00 	.word	0x40001c00
    49e0:	40000800 	.word	0x40000800

000049e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
    49e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
    49e6:	4b04      	ldr	r3, [pc, #16]	; (49f8 <UI_SPI_init+0x14>)
    49e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
    49ea:	4904      	ldr	r1, [pc, #16]	; (49fc <UI_SPI_init+0x18>)
    49ec:	4804      	ldr	r0, [pc, #16]	; (4a00 <UI_SPI_init+0x1c>)
    49ee:	4b05      	ldr	r3, [pc, #20]	; (4a04 <UI_SPI_init+0x20>)
    49f0:	4798      	blx	r3
	UI_SPI_PORT_init();
    49f2:	4b05      	ldr	r3, [pc, #20]	; (4a08 <UI_SPI_init+0x24>)
    49f4:	4798      	blx	r3
    49f6:	bd08      	pop	{r3, pc}
    49f8:	000049c1 	.word	0x000049c1
    49fc:	41014000 	.word	0x41014000
    4a00:	20001048 	.word	0x20001048
    4a04:	0000c069 	.word	0x0000c069
    4a08:	00004901 	.word	0x00004901

00004a0c <USART_WEST_CLOCK_init>:
    4a0c:	4b06      	ldr	r3, [pc, #24]	; (4a28 <USART_WEST_CLOCK_init+0x1c>)
    4a0e:	2241      	movs	r2, #65	; 0x41
    4a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    4a14:	2242      	movs	r2, #66	; 0x42
    4a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
    4a1a:	4a04      	ldr	r2, [pc, #16]	; (4a2c <USART_WEST_CLOCK_init+0x20>)
    4a1c:	6a13      	ldr	r3, [r2, #32]
    4a1e:	f043 0301 	orr.w	r3, r3, #1
    4a22:	6213      	str	r3, [r2, #32]
    4a24:	4770      	bx	lr
    4a26:	bf00      	nop
    4a28:	40001c00 	.word	0x40001c00
    4a2c:	40000800 	.word	0x40000800

00004a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4a30:	4b10      	ldr	r3, [pc, #64]	; (4a74 <USART_WEST_PORT_init+0x44>)
    4a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
    4a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
    4a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
    4a72:	4770      	bx	lr
    4a74:	41008000 	.word	0x41008000

00004a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
    4a78:	b510      	push	{r4, lr}
    4a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
    4a7c:	4b07      	ldr	r3, [pc, #28]	; (4a9c <USART_WEST_init+0x24>)
    4a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
    4a80:	2300      	movs	r3, #0
    4a82:	9300      	str	r3, [sp, #0]
    4a84:	2310      	movs	r3, #16
    4a86:	4a06      	ldr	r2, [pc, #24]	; (4aa0 <USART_WEST_init+0x28>)
    4a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    4a8c:	4805      	ldr	r0, [pc, #20]	; (4aa4 <USART_WEST_init+0x2c>)
    4a8e:	4c06      	ldr	r4, [pc, #24]	; (4aa8 <USART_WEST_init+0x30>)
    4a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
    4a92:	4b06      	ldr	r3, [pc, #24]	; (4aac <USART_WEST_init+0x34>)
    4a94:	4798      	blx	r3
}
    4a96:	b002      	add	sp, #8
    4a98:	bd10      	pop	{r4, pc}
    4a9a:	bf00      	nop
    4a9c:	00004a0d 	.word	0x00004a0d
    4aa0:	20000614 	.word	0x20000614
    4aa4:	20001288 	.word	0x20001288
    4aa8:	0000c4b9 	.word	0x0000c4b9
    4aac:	00004a31 	.word	0x00004a31

00004ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4ab0:	4b16      	ldr	r3, [pc, #88]	; (4b0c <SYS_I2C_PORT_init+0x5c>)
    4ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
    4ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
    4ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
    4ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
    4aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
    4b0a:	4770      	bx	lr
    4b0c:	41008000 	.word	0x41008000

00004b10 <SYS_I2C_CLOCK_init>:
    4b10:	4b06      	ldr	r3, [pc, #24]	; (4b2c <SYS_I2C_CLOCK_init+0x1c>)
    4b12:	2241      	movs	r2, #65	; 0x41
    4b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    4b18:	2242      	movs	r2, #66	; 0x42
    4b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    4b1e:	4a04      	ldr	r2, [pc, #16]	; (4b30 <SYS_I2C_CLOCK_init+0x20>)
    4b20:	6a13      	ldr	r3, [r2, #32]
    4b22:	f043 0302 	orr.w	r3, r3, #2
    4b26:	6213      	str	r3, [r2, #32]
    4b28:	4770      	bx	lr
    4b2a:	bf00      	nop
    4b2c:	40001c00 	.word	0x40001c00
    4b30:	40000800 	.word	0x40000800

00004b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
    4b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
    4b36:	4b04      	ldr	r3, [pc, #16]	; (4b48 <SYS_I2C_init+0x14>)
    4b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
    4b3a:	4904      	ldr	r1, [pc, #16]	; (4b4c <SYS_I2C_init+0x18>)
    4b3c:	4804      	ldr	r0, [pc, #16]	; (4b50 <SYS_I2C_init+0x1c>)
    4b3e:	4b05      	ldr	r3, [pc, #20]	; (4b54 <SYS_I2C_init+0x20>)
    4b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
    4b42:	4b05      	ldr	r3, [pc, #20]	; (4b58 <SYS_I2C_init+0x24>)
    4b44:	4798      	blx	r3
    4b46:	bd08      	pop	{r3, pc}
    4b48:	00004b11 	.word	0x00004b11
    4b4c:	43000400 	.word	0x43000400
    4b50:	20001108 	.word	0x20001108
    4b54:	0000be79 	.word	0x0000be79
    4b58:	00004ab1 	.word	0x00004ab1

00004b5c <USART_SOUTH_CLOCK_init>:
    4b5c:	4b06      	ldr	r3, [pc, #24]	; (4b78 <USART_SOUTH_CLOCK_init+0x1c>)
    4b5e:	2241      	movs	r2, #65	; 0x41
    4b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    4b64:	2242      	movs	r2, #66	; 0x42
    4b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
    4b6a:	4a04      	ldr	r2, [pc, #16]	; (4b7c <USART_SOUTH_CLOCK_init+0x20>)
    4b6c:	6a13      	ldr	r3, [r2, #32]
    4b6e:	f043 0304 	orr.w	r3, r3, #4
    4b72:	6213      	str	r3, [r2, #32]
    4b74:	4770      	bx	lr
    4b76:	bf00      	nop
    4b78:	40001c00 	.word	0x40001c00
    4b7c:	40000800 	.word	0x40000800

00004b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4b80:	4b10      	ldr	r3, [pc, #64]	; (4bc4 <USART_SOUTH_PORT_init+0x44>)
    4b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
    4b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
    4ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
    4bc2:	4770      	bx	lr
    4bc4:	41008000 	.word	0x41008000

00004bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
    4bc8:	b510      	push	{r4, lr}
    4bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
    4bcc:	4b06      	ldr	r3, [pc, #24]	; (4be8 <USART_SOUTH_init+0x20>)
    4bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
    4bd0:	2300      	movs	r3, #0
    4bd2:	9300      	str	r3, [sp, #0]
    4bd4:	2310      	movs	r3, #16
    4bd6:	4a05      	ldr	r2, [pc, #20]	; (4bec <USART_SOUTH_init+0x24>)
    4bd8:	4905      	ldr	r1, [pc, #20]	; (4bf0 <USART_SOUTH_init+0x28>)
    4bda:	4806      	ldr	r0, [pc, #24]	; (4bf4 <USART_SOUTH_init+0x2c>)
    4bdc:	4c06      	ldr	r4, [pc, #24]	; (4bf8 <USART_SOUTH_init+0x30>)
    4bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
    4be0:	4b06      	ldr	r3, [pc, #24]	; (4bfc <USART_SOUTH_init+0x34>)
    4be2:	4798      	blx	r3
}
    4be4:	b002      	add	sp, #8
    4be6:	bd10      	pop	{r4, pc}
    4be8:	00004b5d 	.word	0x00004b5d
    4bec:	20000624 	.word	0x20000624
    4bf0:	43000800 	.word	0x43000800
    4bf4:	200012d8 	.word	0x200012d8
    4bf8:	0000c4b9 	.word	0x0000c4b9
    4bfc:	00004b81 	.word	0x00004b81

00004c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4c00:	4b29      	ldr	r3, [pc, #164]	; (4ca8 <GRID_LED_PORT_init+0xa8>)
    4c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4c12:	4926      	ldr	r1, [pc, #152]	; (4cac <GRID_LED_PORT_init+0xac>)
    4c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
    4c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
    4c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4c48:	4919      	ldr	r1, [pc, #100]	; (4cb0 <GRID_LED_PORT_init+0xb0>)
    4c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
    4c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
    4c74:	629a      	str	r2, [r3, #40]	; 0x28
    4c76:	4a0f      	ldr	r2, [pc, #60]	; (4cb4 <GRID_LED_PORT_init+0xb4>)
    4c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
    4c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
    4c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    4ca6:	4770      	bx	lr
    4ca8:	41008000 	.word	0x41008000
    4cac:	c0004000 	.word	0xc0004000
    4cb0:	c0008000 	.word	0xc0008000
    4cb4:	c0024000 	.word	0xc0024000

00004cb8 <GRID_LED_CLOCK_init>:
    4cb8:	4b06      	ldr	r3, [pc, #24]	; (4cd4 <GRID_LED_CLOCK_init+0x1c>)
    4cba:	2241      	movs	r2, #65	; 0x41
    4cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    4cc0:	2242      	movs	r2, #66	; 0x42
    4cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
    4cc6:	4a04      	ldr	r2, [pc, #16]	; (4cd8 <GRID_LED_CLOCK_init+0x20>)
    4cc8:	6a13      	ldr	r3, [r2, #32]
    4cca:	f043 0308 	orr.w	r3, r3, #8
    4cce:	6213      	str	r3, [r2, #32]
    4cd0:	4770      	bx	lr
    4cd2:	bf00      	nop
    4cd4:	40001c00 	.word	0x40001c00
    4cd8:	40000800 	.word	0x40000800

00004cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
    4cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
    4cde:	4b04      	ldr	r3, [pc, #16]	; (4cf0 <GRID_LED_init+0x14>)
    4ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
    4ce2:	4904      	ldr	r1, [pc, #16]	; (4cf4 <GRID_LED_init+0x18>)
    4ce4:	4804      	ldr	r0, [pc, #16]	; (4cf8 <GRID_LED_init+0x1c>)
    4ce6:	4b05      	ldr	r3, [pc, #20]	; (4cfc <GRID_LED_init+0x20>)
    4ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
    4cea:	4b05      	ldr	r3, [pc, #20]	; (4d00 <GRID_LED_init+0x24>)
    4cec:	4798      	blx	r3
    4cee:	bd08      	pop	{r3, pc}
    4cf0:	00004cb9 	.word	0x00004cb9
    4cf4:	43000c00 	.word	0x43000c00
    4cf8:	20001224 	.word	0x20001224
    4cfc:	0000c1b9 	.word	0x0000c1b9
    4d00:	00004c01 	.word	0x00004c01

00004d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
    4d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
    4d06:	4802      	ldr	r0, [pc, #8]	; (4d10 <delay_driver_init+0xc>)
    4d08:	4b02      	ldr	r3, [pc, #8]	; (4d14 <delay_driver_init+0x10>)
    4d0a:	4798      	blx	r3
    4d0c:	bd08      	pop	{r3, pc}
    4d0e:	bf00      	nop
    4d10:	e000e010 	.word	0xe000e010
    4d14:	0000bc25 	.word	0x0000bc25

00004d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4d18:	4b1e      	ldr	r3, [pc, #120]	; (4d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
    4d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    4d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    4d24:	6299      	str	r1, [r3, #40]	; 0x28
    4d26:	481c      	ldr	r0, [pc, #112]	; (4d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
    4d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    4d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
    4d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    4d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4d5e:	6299      	str	r1, [r3, #40]	; 0x28
    4d60:	490e      	ldr	r1, [pc, #56]	; (4d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
    4d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
    4d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
    4d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    4d92:	4770      	bx	lr
    4d94:	41008000 	.word	0x41008000
    4d98:	c0000100 	.word	0xc0000100
    4d9c:	c0000200 	.word	0xc0000200

00004da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
    4da0:	2241      	movs	r2, #65	; 0x41
    4da2:	4b07      	ldr	r3, [pc, #28]	; (4dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
    4da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
    4da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
    4dac:	691a      	ldr	r2, [r3, #16]
    4dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    4db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
    4db4:	699a      	ldr	r2, [r3, #24]
    4db6:	f042 0201 	orr.w	r2, r2, #1
    4dba:	619a      	str	r2, [r3, #24]
    4dbc:	4770      	bx	lr
    4dbe:	bf00      	nop
    4dc0:	40001c00 	.word	0x40001c00

00004dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
    4dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
    4dc6:	4b03      	ldr	r3, [pc, #12]	; (4dd4 <USB_DEVICE_INSTANCE_init+0x10>)
    4dc8:	4798      	blx	r3
	usb_d_init();
    4dca:	4b03      	ldr	r3, [pc, #12]	; (4dd8 <USB_DEVICE_INSTANCE_init+0x14>)
    4dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
    4dce:	4b03      	ldr	r3, [pc, #12]	; (4ddc <USB_DEVICE_INSTANCE_init+0x18>)
    4dd0:	4798      	blx	r3
    4dd2:	bd08      	pop	{r3, pc}
    4dd4:	00004da1 	.word	0x00004da1
    4dd8:	0000c8c1 	.word	0x0000c8c1
    4ddc:	00004d19 	.word	0x00004d19

00004de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    4de0:	4a02      	ldr	r2, [pc, #8]	; (4dec <WDT_0_CLOCK_init+0xc>)
    4de2:	6953      	ldr	r3, [r2, #20]
    4de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4de8:	6153      	str	r3, [r2, #20]
    4dea:	4770      	bx	lr
    4dec:	40000800 	.word	0x40000800

00004df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
    4df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
    4df2:	4b04      	ldr	r3, [pc, #16]	; (4e04 <WDT_0_init+0x14>)
    4df4:	4798      	blx	r3
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);

	wdt->dev.hw = (void *)hw;
    4df6:	4804      	ldr	r0, [pc, #16]	; (4e08 <WDT_0_init+0x18>)
    4df8:	4b04      	ldr	r3, [pc, #16]	; (4e0c <WDT_0_init+0x1c>)
    4dfa:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
    4dfc:	4b04      	ldr	r3, [pc, #16]	; (4e10 <WDT_0_init+0x20>)
    4dfe:	4798      	blx	r3
    4e00:	bd08      	pop	{r3, pc}
    4e02:	bf00      	nop
    4e04:	00004de1 	.word	0x00004de1
    4e08:	200011d0 	.word	0x200011d0
    4e0c:	40002000 	.word	0x40002000
    4e10:	00010469 	.word	0x00010469

00004e14 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
    4e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    4e18:	4ba3      	ldr	r3, [pc, #652]	; (50a8 <system_init+0x294>)
    4e1a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4e1c:	4ba3      	ldr	r3, [pc, #652]	; (50ac <system_init+0x298>)
    4e1e:	2220      	movs	r2, #32
    4e20:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4e22:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e24:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4e28:	629a      	str	r2, [r3, #40]	; 0x28
    4e2a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    4e2e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4e30:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    4e34:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4e38:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4e3c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    4e40:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e42:	4e9b      	ldr	r6, [pc, #620]	; (50b0 <system_init+0x29c>)
    4e44:	629e      	str	r6, [r3, #40]	; 0x28
    4e46:	499b      	ldr	r1, [pc, #620]	; (50b4 <system_init+0x2a0>)
    4e48:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4e4a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
    4e4e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
    4e52:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4e56:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
    4e5a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4e5e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4e62:	2180      	movs	r1, #128	; 0x80
    4e64:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e68:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4e6c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
    4e70:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    4e74:	4d90      	ldr	r5, [pc, #576]	; (50b8 <system_init+0x2a4>)
    4e76:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4e7a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
    4e7e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
    4e82:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4e86:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
    4e8a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4e8e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    4e96:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4e9a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e9e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4ea2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    4ea6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4eaa:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
    4eae:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4eb2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4eb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    4eba:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4ebe:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4ec2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
    4ec6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
    4eca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4ece:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
    4ed2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4ed6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4eda:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    4ede:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4ee2:	4c76      	ldr	r4, [pc, #472]	; (50bc <system_init+0x2a8>)
    4ee4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
    4ee8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4eec:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
    4ef0:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    4ef4:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4ef8:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
    4efc:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f00:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4f04:	f44f 6400 	mov.w	r4, #2048	; 0x800
    4f08:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f0c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 514c <system_init+0x338>
    4f10:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
    4f14:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    4f1c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
    4f20:	f045 0504 	orr.w	r5, r5, #4
    4f24:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4f28:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f2c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f30:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f34:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4f38:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4f3c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f40:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
    4f44:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f48:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f50:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4f54:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    4f58:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f5c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
    4f60:	4a57      	ldr	r2, [pc, #348]	; (50c0 <system_init+0x2ac>)
    4f62:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4f66:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
    4f6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4f6e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f72:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f7a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4f7e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4f82:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4f86:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4f8e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4f92:	494c      	ldr	r1, [pc, #304]	; (50c4 <system_init+0x2b0>)
    4f94:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f98:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f9c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4fa0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4fa4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    4fa8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4fac:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4fb0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4fb4:	4944      	ldr	r1, [pc, #272]	; (50c8 <system_init+0x2b4>)
    4fb6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4fba:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
    4fbe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4fc2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4fc6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4fca:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4fce:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4fd2:	4a3e      	ldr	r2, [pc, #248]	; (50cc <system_init+0x2b8>)
    4fd4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4fd8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
    4fdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4fe0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
    4fe4:	4b3a      	ldr	r3, [pc, #232]	; (50d0 <system_init+0x2bc>)
    4fe6:	4798      	blx	r3
	ADC_1_init();
    4fe8:	4b3a      	ldr	r3, [pc, #232]	; (50d4 <system_init+0x2c0>)
    4fea:	4798      	blx	r3

	CRC_0_init();
    4fec:	4b3a      	ldr	r3, [pc, #232]	; (50d8 <system_init+0x2c4>)
    4fee:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    4ff0:	4b3a      	ldr	r3, [pc, #232]	; (50dc <system_init+0x2c8>)
    4ff2:	4798      	blx	r3

	FLASH_0_init();
    4ff4:	4b3a      	ldr	r3, [pc, #232]	; (50e0 <system_init+0x2cc>)
    4ff6:	4798      	blx	r3

	QSPI_INSTANCE_init();
    4ff8:	4b3a      	ldr	r3, [pc, #232]	; (50e4 <system_init+0x2d0>)
    4ffa:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    4ffc:	4c3a      	ldr	r4, [pc, #232]	; (50e8 <system_init+0x2d4>)
    4ffe:	6963      	ldr	r3, [r4, #20]
    5000:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    5004:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    5006:	4b39      	ldr	r3, [pc, #228]	; (50ec <system_init+0x2d8>)
    5008:	4798      	blx	r3
    500a:	4602      	mov	r2, r0
    500c:	4938      	ldr	r1, [pc, #224]	; (50f0 <system_init+0x2dc>)
    500e:	4839      	ldr	r0, [pc, #228]	; (50f4 <system_init+0x2e0>)
    5010:	4d39      	ldr	r5, [pc, #228]	; (50f8 <system_init+0x2e4>)
    5012:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    5014:	4b39      	ldr	r3, [pc, #228]	; (50fc <system_init+0x2e8>)
    5016:	4798      	blx	r3
	USART_NORTH_init();
    5018:	4b39      	ldr	r3, [pc, #228]	; (5100 <system_init+0x2ec>)
    501a:	4798      	blx	r3

	GRID_AUX_init();
    501c:	4b39      	ldr	r3, [pc, #228]	; (5104 <system_init+0x2f0>)
    501e:	4798      	blx	r3

	UI_SPI_init();
    5020:	4b39      	ldr	r3, [pc, #228]	; (5108 <system_init+0x2f4>)
    5022:	4798      	blx	r3
	USART_WEST_init();
    5024:	4b39      	ldr	r3, [pc, #228]	; (510c <system_init+0x2f8>)
    5026:	4798      	blx	r3

	SYS_I2C_init();
    5028:	4b39      	ldr	r3, [pc, #228]	; (5110 <system_init+0x2fc>)
    502a:	4798      	blx	r3
	USART_SOUTH_init();
    502c:	4b39      	ldr	r3, [pc, #228]	; (5114 <system_init+0x300>)
    502e:	4798      	blx	r3

	GRID_LED_init();
    5030:	4b39      	ldr	r3, [pc, #228]	; (5118 <system_init+0x304>)
    5032:	4798      	blx	r3

	delay_driver_init();
    5034:	4b39      	ldr	r3, [pc, #228]	; (511c <system_init+0x308>)
    5036:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    5038:	6963      	ldr	r3, [r4, #20]
    503a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    503e:	6163      	str	r3, [r4, #20]
    5040:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    5044:	f04f 0840 	mov.w	r8, #64	; 0x40
    5048:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    504c:	4e34      	ldr	r6, [pc, #208]	; (5120 <system_init+0x30c>)
    504e:	47b0      	blx	r6
    5050:	4602      	mov	r2, r0
    5052:	4934      	ldr	r1, [pc, #208]	; (5124 <system_init+0x310>)
    5054:	4834      	ldr	r0, [pc, #208]	; (5128 <system_init+0x314>)
    5056:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    5058:	6963      	ldr	r3, [r4, #20]
    505a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    505e:	6163      	str	r3, [r4, #20]
    5060:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    5064:	47b0      	blx	r6
    5066:	4602      	mov	r2, r0
    5068:	4930      	ldr	r1, [pc, #192]	; (512c <system_init+0x318>)
    506a:	4831      	ldr	r0, [pc, #196]	; (5130 <system_init+0x31c>)
    506c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    506e:	69a3      	ldr	r3, [r4, #24]
    5070:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    5074:	61a3      	str	r3, [r4, #24]
    5076:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    507a:	47b0      	blx	r6
    507c:	4602      	mov	r2, r0
    507e:	492d      	ldr	r1, [pc, #180]	; (5134 <system_init+0x320>)
    5080:	482d      	ldr	r0, [pc, #180]	; (5138 <system_init+0x324>)
    5082:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    5084:	69a3      	ldr	r3, [r4, #24]
    5086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    508a:	61a3      	str	r3, [r4, #24]
    508c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    5090:	47b0      	blx	r6
    5092:	4602      	mov	r2, r0
    5094:	4929      	ldr	r1, [pc, #164]	; (513c <system_init+0x328>)
    5096:	482a      	ldr	r0, [pc, #168]	; (5140 <system_init+0x32c>)
    5098:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    509a:	4b2a      	ldr	r3, [pc, #168]	; (5144 <system_init+0x330>)
    509c:	4798      	blx	r3

	WDT_0_init();
    509e:	4b2a      	ldr	r3, [pc, #168]	; (5148 <system_init+0x334>)
    50a0:	4798      	blx	r3
    50a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50a6:	bf00      	nop
    50a8:	0000d139 	.word	0x0000d139
    50ac:	41008000 	.word	0x41008000
    50b0:	40020000 	.word	0x40020000
    50b4:	c0020020 	.word	0xc0020020
    50b8:	c0020000 	.word	0xc0020000
    50bc:	40028000 	.word	0x40028000
    50c0:	c0020004 	.word	0xc0020004
    50c4:	c0000008 	.word	0xc0000008
    50c8:	c0000010 	.word	0xc0000010
    50cc:	c0000020 	.word	0xc0000020
    50d0:	00004389 	.word	0x00004389
    50d4:	00004421 	.word	0x00004421
    50d8:	000044c5 	.word	0x000044c5
    50dc:	000044ed 	.word	0x000044ed
    50e0:	00004531 	.word	0x00004531
    50e4:	000046f9 	.word	0x000046f9
    50e8:	40000800 	.word	0x40000800
    50ec:	0000db4d 	.word	0x0000db4d
    50f0:	40002400 	.word	0x40002400
    50f4:	20001090 	.word	0x20001090
    50f8:	0000c2e1 	.word	0x0000c2e1
    50fc:	0000478d 	.word	0x0000478d
    5100:	00004831 	.word	0x00004831
    5104:	000048d5 	.word	0x000048d5
    5108:	000049e5 	.word	0x000049e5
    510c:	00004a79 	.word	0x00004a79
    5110:	00004b35 	.word	0x00004b35
    5114:	00004bc9 	.word	0x00004bc9
    5118:	00004cdd 	.word	0x00004cdd
    511c:	00004d05 	.word	0x00004d05
    5120:	0000f089 	.word	0x0000f089
    5124:	40003800 	.word	0x40003800
    5128:	20001374 	.word	0x20001374
    512c:	40003c00 	.word	0x40003c00
    5130:	20001268 	.word	0x20001268
    5134:	4101a000 	.word	0x4101a000
    5138:	200010b0 	.word	0x200010b0
    513c:	4101c000 	.word	0x4101c000
    5140:	20001354 	.word	0x20001354
    5144:	00004dc5 	.word	0x00004dc5
    5148:	00004df1 	.word	0x00004df1
    514c:	40020800 	.word	0x40020800

00005150 <grid_d51_init>:
	
}



void grid_d51_init(){
    5150:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t hwid = grid_sys_get_hwcfg();
    5152:	4b07      	ldr	r3, [pc, #28]	; (5170 <grid_d51_init+0x20>)
    5154:	4798      	blx	r3
	
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    5156:	4601      	mov	r1, r0
    5158:	4806      	ldr	r0, [pc, #24]	; (5174 <grid_d51_init+0x24>)
    515a:	4c07      	ldr	r4, [pc, #28]	; (5178 <grid_d51_init+0x28>)
    515c:	47a0      	blx	r4
	
	#ifdef NDEBUG		
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "USER ROW CHECK!");
	grid_d51_verify_user_row();
	#else
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    515e:	4d07      	ldr	r5, [pc, #28]	; (517c <grid_d51_init+0x2c>)
    5160:	4907      	ldr	r1, [pc, #28]	; (5180 <grid_d51_init+0x30>)
    5162:	4628      	mov	r0, r5
    5164:	47a0      	blx	r4
	{
	}
	
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    5166:	4907      	ldr	r1, [pc, #28]	; (5184 <grid_d51_init+0x34>)
    5168:	4628      	mov	r0, r5
    516a:	47a0      	blx	r4
    516c:	bd38      	pop	{r3, r4, r5, pc}
    516e:	bf00      	nop
    5170:	00009cd5 	.word	0x00009cd5
    5174:	00013e08 	.word	0x00013e08
    5178:	00012aad 	.word	0x00012aad
    517c:	00013e40 	.word	0x00013e40
    5180:	00013e2c 	.word	0x00013e2c
    5184:	00013e68 	.word	0x00013e68

00005188 <grid_msg_header_set_len>:

#include "grid_msg.h"


// ======================= GRID MSG LEN ======================//
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    5188:	b510      	push	{r4, lr}
    518a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    518c:	ab04      	add	r3, sp, #16
    518e:	2200      	movs	r2, #0
    5190:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    5194:	9300      	str	r3, [sp, #0]
    5196:	460b      	mov	r3, r1
    5198:	2202      	movs	r2, #2
    519a:	4611      	mov	r1, r2
    519c:	4c01      	ldr	r4, [pc, #4]	; (51a4 <grid_msg_header_set_len+0x1c>)
    519e:	47a0      	blx	r4
	
}
    51a0:	b004      	add	sp, #16
    51a2:	bd10      	pop	{r4, pc}
    51a4:	00009e29 	.word	0x00009e29

000051a8 <grid_msg_header_set_id>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, &error);
}

// ======================= GRID MSG ID ======================//
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    51a8:	b510      	push	{r4, lr}
    51aa:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    51ac:	ab04      	add	r3, sp, #16
    51ae:	2200      	movs	r2, #0
    51b0:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    51b4:	9300      	str	r3, [sp, #0]
    51b6:	460b      	mov	r3, r1
    51b8:	2202      	movs	r2, #2
    51ba:	2104      	movs	r1, #4
    51bc:	4c01      	ldr	r4, [pc, #4]	; (51c4 <grid_msg_header_set_id+0x1c>)
    51be:	47a0      	blx	r4
	
}
    51c0:	b004      	add	sp, #16
    51c2:	bd10      	pop	{r4, pc}
    51c4:	00009e29 	.word	0x00009e29

000051c8 <grid_msg_header_set_dx>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
}

// ======================= GRID MSG DX ======================//
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    51c8:	b510      	push	{r4, lr}
    51ca:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    51cc:	ab04      	add	r3, sp, #16
    51ce:	2200      	movs	r2, #0
    51d0:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    51d4:	9300      	str	r3, [sp, #0]
    51d6:	460b      	mov	r3, r1
    51d8:	2202      	movs	r2, #2
    51da:	2106      	movs	r1, #6
    51dc:	4c01      	ldr	r4, [pc, #4]	; (51e4 <grid_msg_header_set_dx+0x1c>)
    51de:	47a0      	blx	r4
	
}
    51e0:	b004      	add	sp, #16
    51e2:	bd10      	pop	{r4, pc}
    51e4:	00009e29 	.word	0x00009e29

000051e8 <grid_msg_header_get_dx>:


uint8_t grid_msg_header_get_dx(struct grid_msg* msg){
    51e8:	b510      	push	{r4, lr}
    51ea:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    51ec:	ab02      	add	r3, sp, #8
    51ee:	2200      	movs	r2, #0
    51f0:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    51f4:	2202      	movs	r2, #2
    51f6:	2106      	movs	r1, #6
    51f8:	4c02      	ldr	r4, [pc, #8]	; (5204 <grid_msg_header_get_dx+0x1c>)
    51fa:	47a0      	blx	r4
}
    51fc:	b2c0      	uxtb	r0, r0
    51fe:	b002      	add	sp, #8
    5200:	bd10      	pop	{r4, pc}
    5202:	bf00      	nop
    5204:	00009e15 	.word	0x00009e15

00005208 <grid_msg_header_set_dy>:

// ======================= GRID MSG DY ======================//
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    5208:	b510      	push	{r4, lr}
    520a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    520c:	ab04      	add	r3, sp, #16
    520e:	2200      	movs	r2, #0
    5210:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    5214:	9300      	str	r3, [sp, #0]
    5216:	460b      	mov	r3, r1
    5218:	2202      	movs	r2, #2
    521a:	2108      	movs	r1, #8
    521c:	4c01      	ldr	r4, [pc, #4]	; (5224 <grid_msg_header_set_dy+0x1c>)
    521e:	47a0      	blx	r4
	
}
    5220:	b004      	add	sp, #16
    5222:	bd10      	pop	{r4, pc}
    5224:	00009e29 	.word	0x00009e29

00005228 <grid_msg_header_get_dy>:


uint8_t grid_msg_header_get_dy(struct grid_msg* msg){
    5228:	b510      	push	{r4, lr}
    522a:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    522c:	ab02      	add	r3, sp, #8
    522e:	2200      	movs	r2, #0
    5230:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5234:	2202      	movs	r2, #2
    5236:	2108      	movs	r1, #8
    5238:	4c02      	ldr	r4, [pc, #8]	; (5244 <grid_msg_header_get_dy+0x1c>)
    523a:	47a0      	blx	r4
}
    523c:	b2c0      	uxtb	r0, r0
    523e:	b002      	add	sp, #8
    5240:	bd10      	pop	{r4, pc}
    5242:	bf00      	nop
    5244:	00009e15 	.word	0x00009e15

00005248 <grid_msg_header_set_rot>:

// ======================= GRID MSG ROT ======================//
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    5248:	b510      	push	{r4, lr}
    524a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    524c:	ab04      	add	r3, sp, #16
    524e:	2200      	movs	r2, #0
    5250:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    5254:	9300      	str	r3, [sp, #0]
    5256:	460b      	mov	r3, r1
    5258:	2202      	movs	r2, #2
    525a:	210c      	movs	r1, #12
    525c:	4c01      	ldr	r4, [pc, #4]	; (5264 <grid_msg_header_set_rot+0x1c>)
    525e:	47a0      	blx	r4
	
}
    5260:	b004      	add	sp, #16
    5262:	bd10      	pop	{r4, pc}
    5264:	00009e29 	.word	0x00009e29

00005268 <grid_msg_header_set_age>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
}

// ======================= GRID MSG AGE ======================//
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    5268:	b510      	push	{r4, lr}
    526a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    526c:	ab04      	add	r3, sp, #16
    526e:	2200      	movs	r2, #0
    5270:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    5274:	9300      	str	r3, [sp, #0]
    5276:	460b      	mov	r3, r1
    5278:	2202      	movs	r2, #2
    527a:	210a      	movs	r1, #10
    527c:	4c01      	ldr	r4, [pc, #4]	; (5284 <grid_msg_header_set_age+0x1c>)
    527e:	47a0      	blx	r4
	
}
    5280:	b004      	add	sp, #16
    5282:	bd10      	pop	{r4, pc}
    5284:	00009e29 	.word	0x00009e29

00005288 <grid_msg_packet_get_length>:
}

// ======================= MSG GET PACKET LENGTH ======================//
uint32_t grid_msg_packet_get_length(struct grid_msg* msg){
	
	return (msg->header_length + msg->body_length + msg->footer_length);
    5288:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    528c:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    5290:	4413      	add	r3, r2
    5292:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
}
    5296:	4418      	add	r0, r3
    5298:	4770      	bx	lr

0000529a <grid_msg_body_get_length>:

// ======================= MSG GET BODY LENGTH ======================//
uint32_t grid_msg_body_get_length(struct grid_msg* msg){
	
	return (msg->body_length);
}
    529a:	f8d0 0194 	ldr.w	r0, [r0, #404]	; 0x194
    529e:	4770      	bx	lr

000052a0 <grid_msg_body_append_text>:
	
	return (msg->footer_length);
}


void	grid_msg_body_append_text(struct grid_msg* msg, uint8_t* str, uint32_t len){
    52a0:	b430      	push	{r4, r5}

	
	for(uint32_t i=0; i<len; i++){
    52a2:	4615      	mov	r5, r2
    52a4:	b162      	cbz	r2, 52c0 <grid_msg_body_append_text+0x20>
    52a6:	1e4b      	subs	r3, r1, #1
    52a8:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    52ac:	3213      	adds	r2, #19
    52ae:	4402      	add	r2, r0
    52b0:	1e6c      	subs	r4, r5, #1
    52b2:	4421      	add	r1, r4
		
		msg->body[msg->body_length + i] = str[i];
    52b4:	f813 4f01 	ldrb.w	r4, [r3, #1]!
    52b8:	f802 4f01 	strb.w	r4, [r2, #1]!
	for(uint32_t i=0; i<len; i++){
    52bc:	428b      	cmp	r3, r1
    52be:	d1f9      	bne.n	52b4 <grid_msg_body_append_text+0x14>
	}
	
	msg->body_length += len;
    52c0:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    52c4:	442b      	add	r3, r5
    52c6:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    52ca:	bc30      	pop	{r4, r5}
    52cc:	4770      	bx	lr

000052ce <grid_msg_body_append_text_escaped>:

void	grid_msg_body_append_text_escaped(struct grid_msg* msg, uint8_t* str, uint32_t len){
    52ce:	b5f0      	push	{r4, r5, r6, r7, lr}
	
	for(uint32_t i=0; i<len; i++){
    52d0:	4617      	mov	r7, r2
    52d2:	b1fa      	cbz	r2, 5314 <grid_msg_body_append_text_escaped+0x46>
    52d4:	460c      	mov	r4, r1
    52d6:	188a      	adds	r2, r1, r2
		
		if (str[i] == GRID_CONST_STX){
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
		}
		else if (str[i] == GRID_CONST_ETX){
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    52d8:	f04f 0e83 	mov.w	lr, #131	; 0x83
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    52dc:	2682      	movs	r6, #130	; 0x82
    52de:	e006      	b.n	52ee <grid_msg_body_append_text_escaped+0x20>
    52e0:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194
    52e4:	4403      	add	r3, r0
    52e6:	442b      	add	r3, r5
    52e8:	751e      	strb	r6, [r3, #20]
	for(uint32_t i=0; i<len; i++){
    52ea:	4291      	cmp	r1, r2
    52ec:	d012      	beq.n	5314 <grid_msg_body_append_text_escaped+0x46>
    52ee:	1b0b      	subs	r3, r1, r4
		if (str[i] == GRID_CONST_STX){
    52f0:	f811 cb01 	ldrb.w	ip, [r1], #1
    52f4:	f1bc 0f02 	cmp.w	ip, #2
    52f8:	d0f2      	beq.n	52e0 <grid_msg_body_append_text_escaped+0x12>
		else if (str[i] == GRID_CONST_ETX){
    52fa:	f1bc 0f03 	cmp.w	ip, #3
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    52fe:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194
    5302:	4403      	add	r3, r0
    5304:	bf07      	ittee	eq
    5306:	18ed      	addeq	r5, r5, r3
    5308:	f885 e014 	strbeq.w	lr, [r5, #20]
		}		
		else{
			
			msg->body[msg->body_length + i] = str[i];
    530c:	195b      	addne	r3, r3, r5
    530e:	f883 c014 	strbne.w	ip, [r3, #20]
    5312:	e7ea      	b.n	52ea <grid_msg_body_append_text_escaped+0x1c>
		}
		
	}
	
	msg->body_length += len;
    5314:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    5318:	441f      	add	r7, r3
    531a:	f8c0 7194 	str.w	r7, [r0, #404]	; 0x194
    531e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005320 <grid_msg_text_get_parameter>:

}


uint32_t grid_msg_text_get_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length){
    5320:	b510      	push	{r4, lr}
	
	uint8_t error;
	
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    5322:	3114      	adds	r1, #20
    5324:	188c      	adds	r4, r1, r2
    5326:	2200      	movs	r2, #0
    5328:	4619      	mov	r1, r3
    532a:	4420      	add	r0, r4
    532c:	4b01      	ldr	r3, [pc, #4]	; (5334 <grid_msg_text_get_parameter+0x14>)
    532e:	4798      	blx	r3
	
}
    5330:	bd10      	pop	{r4, pc}
    5332:	bf00      	nop
    5334:	00009c31 	.word	0x00009c31

00005338 <grid_msg_text_set_parameter>:

void grid_msg_text_set_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length, uint32_t value){
    5338:	b510      	push	{r4, lr}
	
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    533a:	3114      	adds	r1, #20
    533c:	188c      	adds	r4, r1, r2
    533e:	9a02      	ldr	r2, [sp, #8]
    5340:	4619      	mov	r1, r3
    5342:	4420      	add	r0, r4
    5344:	4b01      	ldr	r3, [pc, #4]	; (534c <grid_msg_text_set_parameter+0x14>)
    5346:	4798      	blx	r3
    5348:	bd10      	pop	{r4, pc}
    534a:	bf00      	nop
    534c:	00009c71 	.word	0x00009c71

00005350 <grid_msg_init>:


// ======================= GRID MSG INIT ======================//
void	grid_msg_init(struct grid_msg* msg){
	
	msg->header_length = 0;
    5350:	2300      	movs	r3, #0
    5352:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
	msg->body_length = 0;
    5356:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
	msg->footer_length = 0;
    535a:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    535e:	1e43      	subs	r3, r0, #1
    5360:	f100 0113 	add.w	r1, r0, #19
	
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
	{
		msg->header[i] = 0;
    5364:	2200      	movs	r2, #0
    5366:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    536a:	428b      	cmp	r3, r1
    536c:	d1fb      	bne.n	5366 <grid_msg_init+0x16>
    536e:	f100 0313 	add.w	r3, r0, #19
    5372:	f500 71c5 	add.w	r1, r0, #394	; 0x18a
	}
	
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
	{
		msg->body[i] = 0;
    5376:	2200      	movs	r2, #0
    5378:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
    537c:	428b      	cmp	r3, r1
    537e:	d1fb      	bne.n	5378 <grid_msg_init+0x28>
	}
	
	for (uint32_t i=0; i<GRID_MSG_FOOTER_maxlength; i++)
	{
		msg->footer[i] = 0;
    5380:	2300      	movs	r3, #0
    5382:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
    5386:	f880 318c 	strb.w	r3, [r0, #396]	; 0x18c
    538a:	f880 318d 	strb.w	r3, [r0, #397]	; 0x18d
    538e:	f880 318e 	strb.w	r3, [r0, #398]	; 0x18e
    5392:	f880 318f 	strb.w	r3, [r0, #399]	; 0x18f
    5396:	4770      	bx	lr

00005398 <grid_msg_init_header>:
		
}

// ======================= MSG INIT HEADER======================//

void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot, uint8_t age){
    5398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    539c:	b082      	sub	sp, #8
    539e:	4604      	mov	r4, r0
    53a0:	460f      	mov	r7, r1
    53a2:	4616      	mov	r6, r2
    53a4:	4698      	mov	r8, r3
	
	sprintf(msg->header, GRID_BRC_frame);
    53a6:	2317      	movs	r3, #23
    53a8:	9300      	str	r3, [sp, #0]
    53aa:	230f      	movs	r3, #15
    53ac:	2201      	movs	r2, #1
    53ae:	490e      	ldr	r1, [pc, #56]	; (53e8 <grid_msg_init_header+0x50>)
    53b0:	4d0e      	ldr	r5, [pc, #56]	; (53ec <grid_msg_init_header+0x54>)
    53b2:	47a8      	blx	r5
	msg->header_length = strlen(msg->header);
    53b4:	4620      	mov	r0, r4
    53b6:	4b0e      	ldr	r3, [pc, #56]	; (53f0 <grid_msg_init_header+0x58>)
    53b8:	4798      	blx	r3
    53ba:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
	
	grid_msg_header_set_dx(msg, dx);
    53be:	4639      	mov	r1, r7
    53c0:	4620      	mov	r0, r4
    53c2:	4b0c      	ldr	r3, [pc, #48]	; (53f4 <grid_msg_init_header+0x5c>)
    53c4:	4798      	blx	r3
	grid_msg_header_set_dy(msg, dy);
    53c6:	4631      	mov	r1, r6
    53c8:	4620      	mov	r0, r4
    53ca:	4b0b      	ldr	r3, [pc, #44]	; (53f8 <grid_msg_init_header+0x60>)
    53cc:	4798      	blx	r3
	grid_msg_header_set_rot(msg, rot);
    53ce:	4641      	mov	r1, r8
    53d0:	4620      	mov	r0, r4
    53d2:	4b0a      	ldr	r3, [pc, #40]	; (53fc <grid_msg_init_header+0x64>)
    53d4:	4798      	blx	r3
	grid_msg_header_set_age(msg, age);
    53d6:	f89d 1020 	ldrb.w	r1, [sp, #32]
    53da:	4620      	mov	r0, r4
    53dc:	4b08      	ldr	r3, [pc, #32]	; (5400 <grid_msg_init_header+0x68>)
    53de:	4798      	blx	r3
	
	
}
    53e0:	b002      	add	sp, #8
    53e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    53e6:	bf00      	nop
    53e8:	00013efc 	.word	0x00013efc
    53ec:	00012d99 	.word	0x00012d99
    53f0:	00012de1 	.word	0x00012de1
    53f4:	000051c9 	.word	0x000051c9
    53f8:	00005209 	.word	0x00005209
    53fc:	00005249 	.word	0x00005249
    5400:	00005269 	.word	0x00005269

00005404 <grid_msg_packet_receive_char>:

// ======================= MSG RECEIVE CHAR ======================//
void	grid_msg_packet_receive_char(struct grid_msg* msg, uint8_t nextchar){
	
	if (msg->body_length == 0){
    5404:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    5408:	b973      	cbnz	r3, 5428 <grid_msg_packet_receive_char+0x24>
		
		if (nextchar != GRID_CONST_EOB){
    540a:	2917      	cmp	r1, #23
    540c:	d006      	beq.n	541c <grid_msg_packet_receive_char+0x18>
			msg->header[msg->header_length] = nextchar;
    540e:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    5412:	54c1      	strb	r1, [r0, r3]
			msg->header_length++;
    5414:	3301      	adds	r3, #1
    5416:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
    541a:	4770      	bx	lr
		}
		else{
			msg->body[msg->body_length] = nextchar;
    541c:	2317      	movs	r3, #23
    541e:	7503      	strb	r3, [r0, #20]
			msg->body_length++;
    5420:	2301      	movs	r3, #1
    5422:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    5426:	4770      	bx	lr
			
		}
		
	}
	else if(msg->footer_length == 0){
    5428:	f8d0 2198 	ldr.w	r2, [r0, #408]	; 0x198
    542c:	b972      	cbnz	r2, 544c <grid_msg_packet_receive_char+0x48>
		
		if (nextchar != GRID_CONST_EOT){
    542e:	2904      	cmp	r1, #4
    5430:	d005      	beq.n	543e <grid_msg_packet_receive_char+0x3a>
			msg->body[msg->body_length] = nextchar;
    5432:	18c2      	adds	r2, r0, r3
    5434:	7511      	strb	r1, [r2, #20]
			msg->body_length++;
    5436:	3301      	adds	r3, #1
    5438:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    543c:	4770      	bx	lr
		}
		else{
			msg->footer[msg->footer_length] = nextchar;
    543e:	2304      	movs	r3, #4
    5440:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
			msg->footer_length++;
    5444:	2301      	movs	r3, #1
    5446:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    544a:	4770      	bx	lr
		}		
		
	}
	else{
		
		msg->footer[msg->footer_length] = nextchar;
    544c:	1883      	adds	r3, r0, r2
    544e:	f883 118b 	strb.w	r1, [r3, #395]	; 0x18b
		msg->footer_length++;
    5452:	3201      	adds	r2, #1
    5454:	f8c0 2198 	str.w	r2, [r0, #408]	; 0x198
    5458:	4770      	bx	lr

0000545a <grid_msg_packet_send_char>:

// ======================= GRID MSG SEND CHAR ======================//

uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
	
	if (charindex < msg->header_length){
    545a:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    545e:	428b      	cmp	r3, r1
    5460:	d80d      	bhi.n	547e <grid_msg_packet_send_char+0x24>
uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
    5462:	b430      	push	{r4, r5}
		
		return msg->header[charindex];
	}
	else if (charindex < msg->body_length + msg->header_length){
    5464:	f8d0 4194 	ldr.w	r4, [r0, #404]	; 0x194
    5468:	191a      	adds	r2, r3, r4
    546a:	4291      	cmp	r1, r2
    546c:	d309      	bcc.n	5482 <grid_msg_packet_send_char+0x28>
	
		return msg->body[charindex - msg->header_length];
	}
	else if (charindex < msg->footer_length + msg->body_length + msg->header_length){
    546e:	f8d0 5198 	ldr.w	r5, [r0, #408]	; 0x198
    5472:	442a      	add	r2, r5
    5474:	4291      	cmp	r1, r2
    5476:	d308      	bcc.n	548a <grid_msg_packet_send_char+0x30>
	
		return msg->footer[charindex - msg->header_length - msg->body_length];
	}
	else{
		// OVERRUN
		return -1;
    5478:	20ff      	movs	r0, #255	; 0xff
	}
	
	
}
    547a:	bc30      	pop	{r4, r5}
    547c:	4770      	bx	lr
		return msg->header[charindex];
    547e:	5c40      	ldrb	r0, [r0, r1]
    5480:	4770      	bx	lr
		return msg->body[charindex - msg->header_length];
    5482:	1ac9      	subs	r1, r1, r3
    5484:	4401      	add	r1, r0
    5486:	7d08      	ldrb	r0, [r1, #20]
    5488:	e7f7      	b.n	547a <grid_msg_packet_send_char+0x20>
		return msg->footer[charindex - msg->header_length - msg->body_length];
    548a:	1ac9      	subs	r1, r1, r3
    548c:	1b09      	subs	r1, r1, r4
    548e:	4401      	add	r1, r0
    5490:	f891 018b 	ldrb.w	r0, [r1, #395]	; 0x18b
    5494:	e7f1      	b.n	547a <grid_msg_packet_send_char+0x20>
	...

00005498 <grid_msg_packet_close>:



uint8_t	grid_msg_packet_close(struct grid_msg* msg){
    5498:	b538      	push	{r3, r4, r5, lr}
    549a:	4604      	mov	r4, r0
	
	
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    549c:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
    54a0:	f203 138b 	addw	r3, r3, #395	; 0x18b
    54a4:	2204      	movs	r2, #4
    54a6:	492e      	ldr	r1, [pc, #184]	; (5560 <grid_msg_packet_close+0xc8>)
    54a8:	4418      	add	r0, r3
    54aa:	4b2e      	ldr	r3, [pc, #184]	; (5564 <grid_msg_packet_close+0xcc>)
    54ac:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    54ae:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    54b2:	f205 108b 	addw	r0, r5, #395	; 0x18b
    54b6:	4420      	add	r0, r4
    54b8:	4b2b      	ldr	r3, [pc, #172]	; (5568 <grid_msg_packet_close+0xd0>)
    54ba:	4798      	blx	r3
    54bc:	1829      	adds	r1, r5, r0
    54be:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
	
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    54c2:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
    54c6:	f8d4 2194 	ldr.w	r2, [r4, #404]	; 0x194
    54ca:	4413      	add	r3, r2
    54cc:	4419      	add	r1, r3
    54ce:	b2c9      	uxtb	r1, r1
    54d0:	4620      	mov	r0, r4
    54d2:	4b26      	ldr	r3, [pc, #152]	; (556c <grid_msg_packet_close+0xd4>)
    54d4:	4798      	blx	r3
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    54d6:	4d26      	ldr	r5, [pc, #152]	; (5570 <grid_msg_packet_close+0xd8>)
    54d8:	f895 10ad 	ldrb.w	r1, [r5, #173]	; 0xad
    54dc:	4620      	mov	r0, r4
    54de:	4b25      	ldr	r3, [pc, #148]	; (5574 <grid_msg_packet_close+0xdc>)
    54e0:	4798      	blx	r3
	
	grid_sys_state.next_broadcast_message_id++;
    54e2:	f895 30ad 	ldrb.w	r3, [r5, #173]	; 0xad
    54e6:	3301      	adds	r3, #1
    54e8:	b2db      	uxtb	r3, r3
    54ea:	f885 30ad 	strb.w	r3, [r5, #173]	; 0xad
	
	
	uint8_t checksum = 0;
	
	for (uint32_t i=0; i<msg->header_length; i++){
    54ee:	f8d4 2190 	ldr.w	r2, [r4, #400]	; 0x190
    54f2:	b392      	cbz	r2, 555a <grid_msg_packet_close+0xc2>
    54f4:	1e63      	subs	r3, r4, #1
    54f6:	3a01      	subs	r2, #1
    54f8:	18a0      	adds	r0, r4, r2
    54fa:	2200      	movs	r2, #0
		checksum ^= msg->header[i];
    54fc:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    5500:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->header_length; i++){
    5502:	4283      	cmp	r3, r0
    5504:	d1fa      	bne.n	54fc <grid_msg_packet_close+0x64>
	}
		
	for (uint32_t i=0; i<msg->body_length; i++){
    5506:	f8d4 1194 	ldr.w	r1, [r4, #404]	; 0x194
    550a:	b141      	cbz	r1, 551e <grid_msg_packet_close+0x86>
    550c:	f104 0313 	add.w	r3, r4, #19
    5510:	3113      	adds	r1, #19
    5512:	1860      	adds	r0, r4, r1
		checksum ^= msg->body[i];
    5514:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    5518:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->body_length; i++){
    551a:	4283      	cmp	r3, r0
    551c:	d1fa      	bne.n	5514 <grid_msg_packet_close+0x7c>
	}
		
	for (uint32_t i=0; i<msg->footer_length; i++){
    551e:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    5522:	b14d      	cbz	r5, 5538 <grid_msg_packet_close+0xa0>
    5524:	f204 138b 	addw	r3, r4, #395	; 0x18b
    5528:	f205 108b 	addw	r0, r5, #395	; 0x18b
    552c:	4420      	add	r0, r4
		checksum ^= msg->footer[i];
    552e:	f813 1b01 	ldrb.w	r1, [r3], #1
    5532:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->footer_length; i++){
    5534:	4298      	cmp	r0, r3
    5536:	d1fa      	bne.n	552e <grid_msg_packet_close+0x96>
	}
	
	sprintf(&msg->footer[msg->footer_length], "%02x\n", checksum);
    5538:	f205 108b 	addw	r0, r5, #395	; 0x18b
    553c:	490e      	ldr	r1, [pc, #56]	; (5578 <grid_msg_packet_close+0xe0>)
    553e:	4420      	add	r0, r4
    5540:	4b08      	ldr	r3, [pc, #32]	; (5564 <grid_msg_packet_close+0xcc>)
    5542:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    5544:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    5548:	f205 108b 	addw	r0, r5, #395	; 0x18b
    554c:	4420      	add	r0, r4
    554e:	4b06      	ldr	r3, [pc, #24]	; (5568 <grid_msg_packet_close+0xd0>)
    5550:	4798      	blx	r3
    5552:	4428      	add	r0, r5
    5554:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	
	
}
    5558:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t checksum = 0;
    555a:	2200      	movs	r2, #0
    555c:	e7d3      	b.n	5506 <grid_msg_packet_close+0x6e>
    555e:	bf00      	nop
    5560:	00013f0c 	.word	0x00013f0c
    5564:	00012d99 	.word	0x00012d99
    5568:	00012de1 	.word	0x00012de1
    556c:	00005189 	.word	0x00005189
    5570:	20007260 	.word	0x20007260
    5574:	000051a9 	.word	0x000051a9
    5578:	00013f10 	.word	0x00013f10

0000557c <grid_msg_packet_send_everywhere>:

uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    557c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5580:	4681      	mov	r9, r0
	
	uint32_t message_length = grid_msg_packet_get_length(msg);
    5582:	4b10      	ldr	r3, [pc, #64]	; (55c4 <grid_msg_packet_send_everywhere+0x48>)
    5584:	4798      	blx	r3
    5586:	4605      	mov	r5, r0
	
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    5588:	b281      	uxth	r1, r0
    558a:	480f      	ldr	r0, [pc, #60]	; (55c8 <grid_msg_packet_send_everywhere+0x4c>)
    558c:	4b0f      	ldr	r3, [pc, #60]	; (55cc <grid_msg_packet_send_everywhere+0x50>)
    558e:	4798      	blx	r3
    5590:	b1a0      	cbz	r0, 55bc <grid_msg_packet_send_everywhere+0x40>

		for(uint32_t i = 0; i<message_length; i++){
    5592:	b16d      	cbz	r5, 55b0 <grid_msg_packet_send_everywhere+0x34>
    5594:	2400      	movs	r4, #0

			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    5596:	4e0e      	ldr	r6, [pc, #56]	; (55d0 <grid_msg_packet_send_everywhere+0x54>)
    5598:	f8df 802c 	ldr.w	r8, [pc, #44]	; 55c8 <grid_msg_packet_send_everywhere+0x4c>
    559c:	4f0d      	ldr	r7, [pc, #52]	; (55d4 <grid_msg_packet_send_everywhere+0x58>)
    559e:	4621      	mov	r1, r4
    55a0:	4648      	mov	r0, r9
    55a2:	47b0      	blx	r6
    55a4:	4601      	mov	r1, r0
    55a6:	4640      	mov	r0, r8
    55a8:	47b8      	blx	r7
		for(uint32_t i = 0; i<message_length; i++){
    55aa:	3401      	adds	r4, #1
    55ac:	42a5      	cmp	r5, r4
    55ae:	d1f6      	bne.n	559e <grid_msg_packet_send_everywhere+0x22>
		}

		grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    55b0:	4805      	ldr	r0, [pc, #20]	; (55c8 <grid_msg_packet_send_everywhere+0x4c>)
    55b2:	4b09      	ldr	r3, [pc, #36]	; (55d8 <grid_msg_packet_send_everywhere+0x5c>)
    55b4:	4798      	blx	r3

		return 1;
    55b6:	2001      	movs	r0, #1
    55b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}
	else{
		
		return 0;
    55bc:	2000      	movs	r0, #0
	}
	
	
}
    55be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    55c2:	bf00      	nop
    55c4:	00005289 	.word	0x00005289
    55c8:	20006e3c 	.word	0x20006e3c
    55cc:	00005bb9 	.word	0x00005bb9
    55d0:	0000545b 	.word	0x0000545b
    55d4:	00005bf5 	.word	0x00005bf5
    55d8:	00005c15 	.word	0x00005c15

000055dc <grid_nvm_ui_bulk_read_init>:
}


void grid_nvm_ui_bulk_read_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->read_bulk_page_index = 0;
    55dc:	2300      	movs	r3, #0
    55de:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 1;
    55e2:	2301      	movs	r3, #1
    55e4:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
    55e8:	4770      	bx	lr

000055ea <grid_nvm_ui_bulk_read_is_in_progress>:

uint8_t grid_nvm_ui_bulk_read_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->read_bulk_status;
	
}
    55ea:	f890 0428 	ldrb.w	r0, [r0, #1064]	; 0x428
    55ee:	4770      	bx	lr

000055f0 <grid_nvm_ui_bulk_read_next>:

void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->read_bulk_status == 1){
    55f0:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
    55f4:	2b01      	cmp	r3, #1
    55f6:	d000      	beq.n	55fa <grid_nvm_ui_bulk_read_next+0xa>
    55f8:	4770      	bx	lr
void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    55fa:	b570      	push	{r4, r5, r6, lr}
    55fc:	b0ec      	sub	sp, #432	; 0x1b0
    55fe:	460e      	mov	r6, r1
    5600:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    5602:	f8d0 1424 	ldr.w	r1, [r0, #1060]	; 0x424
    5606:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    560a:	fba3 2301 	umull	r2, r3, r3, r1
    560e:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    5612:	7872      	ldrb	r2, [r6, #1]
    5614:	429a      	cmp	r2, r3
    5616:	d91b      	bls.n	5650 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    5618:	4d31      	ldr	r5, [pc, #196]	; (56e0 <grid_nvm_ui_bulk_read_next+0xf0>)
    561a:	fba5 2501 	umull	r2, r5, r5, r1
    561e:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    5622:	6872      	ldr	r2, [r6, #4]
    5624:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    5628:	7a5a      	ldrb	r2, [r3, #9]
    562a:	42aa      	cmp	r2, r5
    562c:	d910      	bls.n	5650 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    562e:	4a2c      	ldr	r2, [pc, #176]	; (56e0 <grid_nvm_ui_bulk_read_next+0xf0>)
    5630:	fba2 0201 	umull	r0, r2, r2, r1
    5634:	08d2      	lsrs	r2, r2, #3
    5636:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    563a:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    563e:	68db      	ldr	r3, [r3, #12]
    5640:	2164      	movs	r1, #100	; 0x64
    5642:	fb01 3505 	mla	r5, r1, r5, r3
    5646:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    564a:	b2d3      	uxtb	r3, r2
    564c:	4299      	cmp	r1, r3
    564e:	d80a      	bhi.n	5666 <grid_nvm_ui_bulk_read_next+0x76>
			}
	
		}
		
		
		if (nvm->read_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    5650:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
    5654:	f240 227e 	movw	r2, #638	; 0x27e
    5658:	4293      	cmp	r3, r2
    565a:	d80f      	bhi.n	567c <grid_nvm_ui_bulk_read_next+0x8c>
			
			nvm->read_bulk_page_index++;
    565c:	3301      	adds	r3, #1
    565e:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	}
	
	
	
	
}
    5662:	b06c      	add	sp, #432	; 0x1b0
    5664:	bd70      	pop	{r4, r5, r6, pc}
					int status = grid_ui_nvm_load_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);
    5666:	461a      	mov	r2, r3
    5668:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    566a:	f44f 7186 	mov.w	r1, #268	; 0x10c
    566e:	fb01 3202 	mla	r2, r1, r2, r3
    5672:	4621      	mov	r1, r4
    5674:	4630      	mov	r0, r6
    5676:	4b1b      	ldr	r3, [pc, #108]	; (56e4 <grid_nvm_ui_bulk_read_next+0xf4>)
    5678:	4798      	blx	r3
    567a:	e7e9      	b.n	5650 <grid_nvm_ui_bulk_read_next+0x60>
			nvm->read_bulk_page_index = 0;
    567c:	2500      	movs	r5, #0
    567e:	f8c4 5424 	str.w	r5, [r4, #1060]	; 0x424
			nvm->read_bulk_status = 0;
    5682:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
			grid_msg_init(&response);
    5686:	a805      	add	r0, sp, #20
    5688:	4b17      	ldr	r3, [pc, #92]	; (56e8 <grid_nvm_ui_bulk_read_next+0xf8>)
    568a:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    568c:	9500      	str	r5, [sp, #0]
    568e:	462b      	mov	r3, r5
    5690:	227f      	movs	r2, #127	; 0x7f
    5692:	4611      	mov	r1, r2
    5694:	a805      	add	r0, sp, #20
    5696:	4c15      	ldr	r4, [pc, #84]	; (56ec <grid_nvm_ui_bulk_read_next+0xfc>)
    5698:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    569a:	9502      	str	r5, [sp, #8]
    569c:	9503      	str	r5, [sp, #12]
    569e:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    56a2:	2303      	movs	r3, #3
    56a4:	9300      	str	r3, [sp, #0]
    56a6:	2371      	movs	r3, #113	; 0x71
    56a8:	2202      	movs	r2, #2
    56aa:	4911      	ldr	r1, [pc, #68]	; (56f0 <grid_nvm_ui_bulk_read_next+0x100>)
    56ac:	a802      	add	r0, sp, #8
    56ae:	4c11      	ldr	r4, [pc, #68]	; (56f4 <grid_nvm_ui_bulk_read_next+0x104>)
    56b0:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    56b2:	a802      	add	r0, sp, #8
    56b4:	4b10      	ldr	r3, [pc, #64]	; (56f8 <grid_nvm_ui_bulk_read_next+0x108>)
    56b6:	4798      	blx	r3
    56b8:	4602      	mov	r2, r0
    56ba:	a902      	add	r1, sp, #8
    56bc:	a805      	add	r0, sp, #20
    56be:	4b0f      	ldr	r3, [pc, #60]	; (56fc <grid_nvm_ui_bulk_read_next+0x10c>)
    56c0:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    56c2:	230a      	movs	r3, #10
    56c4:	9300      	str	r3, [sp, #0]
    56c6:	2301      	movs	r3, #1
    56c8:	2204      	movs	r2, #4
    56ca:	4629      	mov	r1, r5
    56cc:	a805      	add	r0, sp, #20
    56ce:	4c0c      	ldr	r4, [pc, #48]	; (5700 <grid_nvm_ui_bulk_read_next+0x110>)
    56d0:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    56d2:	a805      	add	r0, sp, #20
    56d4:	4b0b      	ldr	r3, [pc, #44]	; (5704 <grid_nvm_ui_bulk_read_next+0x114>)
    56d6:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    56d8:	a805      	add	r0, sp, #20
    56da:	4b0b      	ldr	r3, [pc, #44]	; (5708 <grid_nvm_ui_bulk_read_next+0x118>)
    56dc:	4798      	blx	r3
}
    56de:	e7c0      	b.n	5662 <grid_nvm_ui_bulk_read_next+0x72>
    56e0:	cccccccd 	.word	0xcccccccd
    56e4:	0000a4d1 	.word	0x0000a4d1
    56e8:	00005351 	.word	0x00005351
    56ec:	00005399 	.word	0x00005399
    56f0:	00013f18 	.word	0x00013f18
    56f4:	00012d99 	.word	0x00012d99
    56f8:	00012de1 	.word	0x00012de1
    56fc:	000052a1 	.word	0x000052a1
    5700:	00005339 	.word	0x00005339
    5704:	00005499 	.word	0x00005499
    5708:	0000557d 	.word	0x0000557d

0000570c <grid_nvm_ui_bulk_clear_init>:

void grid_nvm_ui_bulk_clear_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->clear_bulk_page_index = 0;
    570c:	2300      	movs	r3, #0
    570e:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 1;
    5712:	2301      	movs	r3, #1
    5714:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
    5718:	4770      	bx	lr

0000571a <grid_nvm_ui_bulk_clear_is_in_progress>:

uint8_t grid_nvm_ui_bulk_clear_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->clear_bulk_status;
	
}
    571a:	f890 0430 	ldrb.w	r0, [r0, #1072]	; 0x430
    571e:	4770      	bx	lr

00005720 <grid_nvm_ui_bulk_clear_next>:

void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->clear_bulk_status == 1){
    5720:	f890 3430 	ldrb.w	r3, [r0, #1072]	; 0x430
    5724:	2b01      	cmp	r3, #1
    5726:	d000      	beq.n	572a <grid_nvm_ui_bulk_clear_next+0xa>
    5728:	4770      	bx	lr
void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    572a:	b570      	push	{r4, r5, r6, lr}
    572c:	b0ec      	sub	sp, #432	; 0x1b0
    572e:	460e      	mov	r6, r1
    5730:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    5732:	f8d0 142c 	ldr.w	r1, [r0, #1068]	; 0x42c
    5736:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    573a:	fba3 2301 	umull	r2, r3, r3, r1
    573e:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    5742:	7872      	ldrb	r2, [r6, #1]
    5744:	429a      	cmp	r2, r3
    5746:	d91b      	bls.n	5780 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    5748:	4d31      	ldr	r5, [pc, #196]	; (5810 <grid_nvm_ui_bulk_clear_next+0xf0>)
    574a:	fba5 2501 	umull	r2, r5, r5, r1
    574e:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    5752:	6872      	ldr	r2, [r6, #4]
    5754:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    5758:	7a5a      	ldrb	r2, [r3, #9]
    575a:	42aa      	cmp	r2, r5
    575c:	d910      	bls.n	5780 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    575e:	4a2c      	ldr	r2, [pc, #176]	; (5810 <grid_nvm_ui_bulk_clear_next+0xf0>)
    5760:	fba2 0201 	umull	r0, r2, r2, r1
    5764:	08d2      	lsrs	r2, r2, #3
    5766:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    576a:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    576e:	68db      	ldr	r3, [r3, #12]
    5770:	2164      	movs	r1, #100	; 0x64
    5772:	fb01 3505 	mla	r5, r1, r5, r3
    5776:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    577a:	b2d3      	uxtb	r3, r2
    577c:	4299      	cmp	r1, r3
    577e:	d80a      	bhi.n	5796 <grid_nvm_ui_bulk_clear_next+0x76>
	
		}
		
		
		
		if (nvm->clear_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    5780:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    5784:	f240 227e 	movw	r2, #638	; 0x27e
    5788:	4293      	cmp	r3, r2
    578a:	d80f      	bhi.n	57ac <grid_nvm_ui_bulk_clear_next+0x8c>
			
			nvm->clear_bulk_page_index++;
    578c:	3301      	adds	r3, #1
    578e:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	}
	
	
	
	
}
    5792:	b06c      	add	sp, #432	; 0x1b0
    5794:	bd70      	pop	{r4, r5, r6, pc}
					grid_ui_nvm_clear_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);		
    5796:	461a      	mov	r2, r3
    5798:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    579a:	f44f 7186 	mov.w	r1, #268	; 0x10c
    579e:	fb01 3202 	mla	r2, r1, r2, r3
    57a2:	4621      	mov	r1, r4
    57a4:	4630      	mov	r0, r6
    57a6:	4b1b      	ldr	r3, [pc, #108]	; (5814 <grid_nvm_ui_bulk_clear_next+0xf4>)
    57a8:	4798      	blx	r3
    57aa:	e7e9      	b.n	5780 <grid_nvm_ui_bulk_clear_next+0x60>
			nvm->clear_bulk_page_index = 0;
    57ac:	2500      	movs	r5, #0
    57ae:	f8c4 542c 	str.w	r5, [r4, #1068]	; 0x42c
			nvm->clear_bulk_status = 0;
    57b2:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
			grid_msg_init(&response);
    57b6:	a805      	add	r0, sp, #20
    57b8:	4b17      	ldr	r3, [pc, #92]	; (5818 <grid_nvm_ui_bulk_clear_next+0xf8>)
    57ba:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    57bc:	9500      	str	r5, [sp, #0]
    57be:	462b      	mov	r3, r5
    57c0:	227f      	movs	r2, #127	; 0x7f
    57c2:	4611      	mov	r1, r2
    57c4:	a805      	add	r0, sp, #20
    57c6:	4c15      	ldr	r4, [pc, #84]	; (581c <grid_nvm_ui_bulk_clear_next+0xfc>)
    57c8:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    57ca:	9502      	str	r5, [sp, #8]
    57cc:	9503      	str	r5, [sp, #12]
    57ce:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    57d2:	2303      	movs	r3, #3
    57d4:	9300      	str	r3, [sp, #0]
    57d6:	2372      	movs	r3, #114	; 0x72
    57d8:	2202      	movs	r2, #2
    57da:	4911      	ldr	r1, [pc, #68]	; (5820 <grid_nvm_ui_bulk_clear_next+0x100>)
    57dc:	a802      	add	r0, sp, #8
    57de:	4c11      	ldr	r4, [pc, #68]	; (5824 <grid_nvm_ui_bulk_clear_next+0x104>)
    57e0:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    57e2:	a802      	add	r0, sp, #8
    57e4:	4b10      	ldr	r3, [pc, #64]	; (5828 <grid_nvm_ui_bulk_clear_next+0x108>)
    57e6:	4798      	blx	r3
    57e8:	4602      	mov	r2, r0
    57ea:	a902      	add	r1, sp, #8
    57ec:	a805      	add	r0, sp, #20
    57ee:	4b0f      	ldr	r3, [pc, #60]	; (582c <grid_nvm_ui_bulk_clear_next+0x10c>)
    57f0:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    57f2:	230a      	movs	r3, #10
    57f4:	9300      	str	r3, [sp, #0]
    57f6:	2301      	movs	r3, #1
    57f8:	2204      	movs	r2, #4
    57fa:	4629      	mov	r1, r5
    57fc:	a805      	add	r0, sp, #20
    57fe:	4c0c      	ldr	r4, [pc, #48]	; (5830 <grid_nvm_ui_bulk_clear_next+0x110>)
    5800:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    5802:	a805      	add	r0, sp, #20
    5804:	4b0b      	ldr	r3, [pc, #44]	; (5834 <grid_nvm_ui_bulk_clear_next+0x114>)
    5806:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    5808:	a805      	add	r0, sp, #20
    580a:	4b0b      	ldr	r3, [pc, #44]	; (5838 <grid_nvm_ui_bulk_clear_next+0x118>)
    580c:	4798      	blx	r3
}
    580e:	e7c0      	b.n	5792 <grid_nvm_ui_bulk_clear_next+0x72>
    5810:	cccccccd 	.word	0xcccccccd
    5814:	0000a569 	.word	0x0000a569
    5818:	00005351 	.word	0x00005351
    581c:	00005399 	.word	0x00005399
    5820:	00013f18 	.word	0x00013f18
    5824:	00012d99 	.word	0x00012d99
    5828:	00012de1 	.word	0x00012de1
    582c:	000052a1 	.word	0x000052a1
    5830:	00005339 	.word	0x00005339
    5834:	00005499 	.word	0x00005499
    5838:	0000557d 	.word	0x0000557d

0000583c <grid_nvm_clear_read_buffer>:





void grid_nvm_clear_read_buffer(struct grid_nvm_model* mod){
    583c:	f100 0308 	add.w	r3, r0, #8
    5840:	f500 7102 	add.w	r1, r0, #520	; 0x208
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->read_buffer[i] = 255;
    5844:	22ff      	movs	r2, #255	; 0xff
    5846:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    584a:	428b      	cmp	r3, r1
    584c:	d1fb      	bne.n	5846 <grid_nvm_clear_read_buffer+0xa>
		
	}

	mod->read_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    584e:	2302      	movs	r3, #2
    5850:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	mod->read_buffer_length = 0;
    5854:	2300      	movs	r3, #0
    5856:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
    585a:	4770      	bx	lr

0000585c <grid_nvm_clear_write_buffer>:
	
}

void grid_nvm_clear_write_buffer(struct grid_nvm_model* mod){
    585c:	f200 2317 	addw	r3, r0, #535	; 0x217
    5860:	f200 4117 	addw	r1, r0, #1047	; 0x417
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->write_buffer[i] = 255;
    5864:	22ff      	movs	r2, #255	; 0xff
    5866:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    586a:	428b      	cmp	r3, r1
    586c:	d1fb      	bne.n	5866 <grid_nvm_clear_write_buffer+0xa>
		
	}
	
	mod->write_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    586e:	2302      	movs	r3, #2
    5870:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	mod->write_buffer_length = 0;
    5874:	2300      	movs	r3, #0
    5876:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
	mod->write_target_address = -1;
    587a:	f04f 33ff 	mov.w	r3, #4294967295
    587e:	f8c0 3420 	str.w	r3, [r0, #1056]	; 0x420
    5882:	4770      	bx	lr

00005884 <grid_nvm_init>:
void grid_nvm_init(struct grid_nvm_model* nvm, struct flash_descriptor* flash_instance){
    5884:	b510      	push	{r4, lr}
    5886:	4604      	mov	r4, r0
	nvm->bank_settings_page_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    5888:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
    588c:	6043      	str	r3, [r0, #4]
	nvm->flash = flash_instance;
    588e:	6001      	str	r1, [r0, #0]
	nvm->status = 1;
    5890:	2301      	movs	r3, #1
    5892:	7203      	strb	r3, [r0, #8]
	nvm->read_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    5894:	2300      	movs	r3, #0
    5896:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	nvm->write_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    589a:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	nvm->read_bulk_page_index = 0;
    589e:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 0;
    58a2:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
	nvm->clear_bulk_page_index = 0;
    58a6:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 0;	
    58aa:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	nvm->write_bulk_page_index = 0;
    58ae:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
	nvm->write_bulk_status = 0;
    58b2:	f880 3438 	strb.w	r3, [r0, #1080]	; 0x438
	grid_nvm_clear_read_buffer(nvm);
    58b6:	4b03      	ldr	r3, [pc, #12]	; (58c4 <grid_nvm_init+0x40>)
    58b8:	4798      	blx	r3
	grid_nvm_clear_write_buffer(nvm);
    58ba:	4620      	mov	r0, r4
    58bc:	4b02      	ldr	r3, [pc, #8]	; (58c8 <grid_nvm_init+0x44>)
    58be:	4798      	blx	r3
    58c0:	bd10      	pop	{r4, pc}
    58c2:	bf00      	nop
    58c4:	0000583d 	.word	0x0000583d
    58c8:	0000585d 	.word	0x0000585d

000058cc <grid_nvm_calculate_event_page_offset>:

uint32_t grid_nvm_calculate_event_page_offset(struct grid_nvm_model* nvm, struct grid_ui_event* eve){
	
	
	
	uint8_t bank_number		= eve->parent->parent->index;
    58cc:	684a      	ldr	r2, [r1, #4]
    58ce:	6853      	ldr	r3, [r2, #4]
	uint8_t element_number	= eve->parent->index;
	uint8_t event_number	= eve->index;

	return GRID_NVM_STRATEGY_BANK_size * bank_number + GRID_NVM_STRATEGY_ELEMENT_size * element_number + GRID_NVM_STRATEGY_EVENT_size * event_number;
    58d0:	7a1b      	ldrb	r3, [r3, #8]
    58d2:	eb03 0083 	add.w	r0, r3, r3, lsl #2
    58d6:	7a13      	ldrb	r3, [r2, #8]
    58d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    58dc:	005b      	lsls	r3, r3, #1
    58de:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    58e2:	7a08      	ldrb	r0, [r1, #8]
	
    58e4:	4418      	add	r0, r3
    58e6:	4770      	bx	lr

000058e8 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    58e8:	b538      	push	{r3, r4, r5, lr}
    58ea:	4604      	mov	r4, r0
    58ec:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    58ee:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    58f0:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    58f2:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    58f4:	2300      	movs	r3, #0
    58f6:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    58f8:	0048      	lsls	r0, r1, #1
    58fa:	4b09      	ldr	r3, [pc, #36]	; (5920 <grid_ain_channel_init+0x38>)
    58fc:	4798      	blx	r3
    58fe:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    5900:	b14d      	cbz	r5, 5916 <grid_ain_channel_init+0x2e>
    5902:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    5904:	4619      	mov	r1, r3
    5906:	6822      	ldr	r2, [r4, #0]
    5908:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    590c:	3301      	adds	r3, #1
    590e:	b2db      	uxtb	r3, r3
    5910:	7922      	ldrb	r2, [r4, #4]
    5912:	429a      	cmp	r2, r3
    5914:	d8f7      	bhi.n	5906 <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    5916:	2000      	movs	r0, #0
    5918:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    591a:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    591c:	bd38      	pop	{r3, r4, r5, pc}
    591e:	bf00      	nop
    5920:	0001291d 	.word	0x0001291d

00005924 <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    5924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5928:	4605      	mov	r5, r0
    592a:	4689      	mov	r9, r1
    592c:	4617      	mov	r7, r2
    592e:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    5930:	0100      	lsls	r0, r0, #4
    5932:	4b0c      	ldr	r3, [pc, #48]	; (5964 <grid_ain_init+0x40>)
    5934:	4798      	blx	r3
    5936:	4b0c      	ldr	r3, [pc, #48]	; (5968 <grid_ain_init+0x44>)
    5938:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    593a:	b185      	cbz	r5, 595e <grid_ain_init+0x3a>
    593c:	3d01      	subs	r5, #1
    593e:	b2ed      	uxtb	r5, r5
    5940:	3501      	adds	r5, #1
    5942:	012d      	lsls	r5, r5, #4
    5944:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    5946:	469a      	mov	sl, r3
    5948:	4e08      	ldr	r6, [pc, #32]	; (596c <grid_ain_init+0x48>)
    594a:	4643      	mov	r3, r8
    594c:	463a      	mov	r2, r7
    594e:	4649      	mov	r1, r9
    5950:	f8da 0000 	ldr.w	r0, [sl]
    5954:	4420      	add	r0, r4
    5956:	47b0      	blx	r6
    5958:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    595a:	42ac      	cmp	r4, r5
    595c:	d1f5      	bne.n	594a <grid_ain_init+0x26>
	}

	return 0;
}
    595e:	2000      	movs	r0, #0
    5960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5964:	0001291d 	.word	0x0001291d
    5968:	20004300 	.word	0x20004300
    596c:	000058e9 	.word	0x000058e9

00005970 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    5970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    5974:	0100      	lsls	r0, r0, #4
    5976:	4b3c      	ldr	r3, [pc, #240]	; (5a68 <grid_ain_add_sample+0xf8>)
    5978:	f8d3 a000 	ldr.w	sl, [r3]
    597c:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    5980:	f89c 6004 	ldrb.w	r6, [ip, #4]
    5984:	2e00      	cmp	r6, #0
    5986:	d05b      	beq.n	5a40 <grid_ain_add_sample+0xd0>
    5988:	f85a 5000 	ldr.w	r5, [sl, r0]
    598c:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    598e:	2200      	movs	r2, #0
    5990:	4690      	mov	r8, r2
    5992:	4691      	mov	r9, r2
    5994:	4696      	mov	lr, r2
    5996:	f64f 77ff 	movw	r7, #65535	; 0xffff
    599a:	4614      	mov	r4, r2
    599c:	fa5f fb82 	uxtb.w	fp, r2
    59a0:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    59a4:	441c      	add	r4, r3
		
		if (current > maximum){
    59a6:	4573      	cmp	r3, lr
    59a8:	bf84      	itt	hi
    59aa:	46d8      	movhi	r8, fp
			maximum = current;
    59ac:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    59ae:	42bb      	cmp	r3, r7
    59b0:	bf3c      	itt	cc
    59b2:	46d9      	movcc	r9, fp
			minimum = current;
    59b4:	461f      	movcc	r7, r3
    59b6:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    59b8:	b2d3      	uxtb	r3, r2
    59ba:	42b3      	cmp	r3, r6
    59bc:	d3ee      	bcc.n	599c <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    59be:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    59c2:	b2b6      	uxth	r6, r6
    59c4:	428e      	cmp	r6, r1
    59c6:	d23f      	bcs.n	5a48 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    59c8:	f85a 3000 	ldr.w	r3, [sl, r0]
    59cc:	440c      	add	r4, r1
    59ce:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    59d2:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    59d4:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    59d8:	f89c 3004 	ldrb.w	r3, [ip, #4]
    59dc:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    59e0:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    59e4:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    59e8:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    59ea:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    59ee:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    59f0:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    59f2:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    59f4:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    59f8:	b29b      	uxth	r3, r3
    59fa:	408b      	lsls	r3, r1
    59fc:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    59fe:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    5a02:	1b92      	subs	r2, r2, r6
    5a04:	2a00      	cmp	r2, #0
    5a06:	bfb8      	it	lt
    5a08:	4252      	neglt	r2, r2
    5a0a:	2601      	movs	r6, #1
    5a0c:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    5a10:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    5a14:	42be      	cmp	r6, r7
    5a16:	d020      	beq.n	5a5a <grid_ain_add_sample+0xea>
    5a18:	4282      	cmp	r2, r0
    5a1a:	dc08      	bgt.n	5a2e <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    5a1c:	2201      	movs	r2, #1
    5a1e:	fa02 f505 	lsl.w	r5, r2, r5
    5a22:	fa02 f101 	lsl.w	r1, r2, r1
    5a26:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    5a28:	428f      	cmp	r7, r1
    5a2a:	d000      	beq.n	5a2e <grid_ain_add_sample+0xbe>
    5a2c:	b9c7      	cbnz	r7, 5a60 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    5a2e:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    5a32:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    5a36:	2001      	movs	r0, #1
    5a38:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    5a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    5a40:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    5a42:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    5a44:	2400      	movs	r4, #0
    5a46:	e7ba      	b.n	59be <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    5a48:	f85a 3000 	ldr.w	r3, [sl, r0]
    5a4c:	440c      	add	r4, r1
    5a4e:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    5a52:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    5a54:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    5a58:	e7be      	b.n	59d8 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    5a5a:	2000      	movs	r0, #0
    5a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5a60:	2000      	movs	r0, #0
	}
	
}
    5a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5a66:	bf00      	nop
    5a68:	20004300 	.word	0x20004300

00005a6c <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    5a6c:	4b02      	ldr	r3, [pc, #8]	; (5a78 <grid_ain_get_changed+0xc>)
    5a6e:	681b      	ldr	r3, [r3, #0]
    5a70:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    5a74:	7b00      	ldrb	r0, [r0, #12]
    5a76:	4770      	bx	lr
    5a78:	20004300 	.word	0x20004300

00005a7c <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    5a7c:	4b09      	ldr	r3, [pc, #36]	; (5aa4 <grid_ain_get_average+0x28>)
    5a7e:	681b      	ldr	r3, [r3, #0]
    5a80:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    5a84:	2300      	movs	r3, #0
    5a86:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    5a88:	1fcb      	subs	r3, r1, #7
    5a8a:	b2db      	uxtb	r3, r3
    5a8c:	2b07      	cmp	r3, #7
    5a8e:	d806      	bhi.n	5a9e <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    5a90:	8903      	ldrh	r3, [r0, #8]
    5a92:	7940      	ldrb	r0, [r0, #5]
    5a94:	1a40      	subs	r0, r0, r1
    5a96:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    5a9a:	b280      	uxth	r0, r0
    5a9c:	4770      	bx	lr
    5a9e:	2000      	movs	r0, #0
    5aa0:	e7fb      	b.n	5a9a <grid_ain_get_average+0x1e>
    5aa2:	bf00      	nop
    5aa4:	20004300 	.word	0x20004300

00005aa8 <grid_port_reset_receiver>:
#include "grid_buf.h"

// PORTS


void grid_port_reset_receiver(struct grid_port* por){
    5aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5aaa:	4604      	mov	r4, r0
	
	usart_async_disable(por->usart);
    5aac:	6840      	ldr	r0, [r0, #4]
    5aae:	4b1f      	ldr	r3, [pc, #124]	; (5b2c <grid_port_reset_receiver+0x84>)
    5ab0:	4798      	blx	r3
	
	por->rx_double_buffer_seek_start_index = 0;
    5ab2:	2500      	movs	r5, #0
    5ab4:	6265      	str	r5, [r4, #36]	; 0x24
	por->rx_double_buffer_read_start_index = 0;
    5ab6:	62a5      	str	r5, [r4, #40]	; 0x28
	por->partner_status = 0;
    5ab8:	f642 734b 	movw	r3, #12107	; 0x2f4b
    5abc:	54e5      	strb	r5, [r4, r3]
	
	
	por->ping_partner_token = 255;
    5abe:	22ff      	movs	r2, #255	; 0xff
    5ac0:	f642 7332 	movw	r3, #12082	; 0x2f32
    5ac4:	54e2      	strb	r2, [r4, r3]
	por->ping_local_token = 255;
    5ac6:	f642 7731 	movw	r7, #12081	; 0x2f31
    5aca:	55e2      	strb	r2, [r4, r7]
	
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    5acc:	2102      	movs	r1, #2
    5ace:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    5ad2:	303b      	adds	r0, #59	; 0x3b
    5ad4:	4e16      	ldr	r6, [pc, #88]	; (5b30 <grid_port_reset_receiver+0x88>)
    5ad6:	47b0      	blx	r6
	grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    5ad8:	5de2      	ldrb	r2, [r4, r7]
    5ada:	2102      	movs	r1, #2
    5adc:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    5ae0:	3039      	adds	r0, #57	; 0x39
    5ae2:	47b0      	blx	r6
	grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    5ae4:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    5ae8:	3633      	adds	r6, #51	; 0x33
    5aea:	f642 7347 	movw	r3, #12103	; 0x2f47
    5aee:	5ce7      	ldrb	r7, [r4, r3]
    5af0:	4639      	mov	r1, r7
    5af2:	4630      	mov	r0, r6
    5af4:	4b0f      	ldr	r3, [pc, #60]	; (5b34 <grid_port_reset_receiver+0x8c>)
    5af6:	4798      	blx	r3
    5af8:	4602      	mov	r2, r0
    5afa:	4639      	mov	r1, r7
    5afc:	4630      	mov	r0, r6
    5afe:	4b0e      	ldr	r3, [pc, #56]	; (5b38 <grid_port_reset_receiver+0x90>)
    5b00:	4798      	blx	r3


	
	por->rx_double_buffer_timeout = 0;
    5b02:	61e5      	str	r5, [r4, #28]
	grid_sys_port_reset_dma(por);
    5b04:	4620      	mov	r0, r4
    5b06:	4b0d      	ldr	r3, [pc, #52]	; (5b3c <grid_port_reset_receiver+0x94>)
    5b08:	4798      	blx	r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[por->rx_double_buffer_seek_start_index] = 0;
    5b0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    5b0c:	f241 3388 	movw	r3, #5000	; 0x1388
    5b10:	3b01      	subs	r3, #1
    5b12:	b29b      	uxth	r3, r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5b14:	2b00      	cmp	r3, #0
    5b16:	d1fb      	bne.n	5b10 <grid_port_reset_receiver+0x68>
    5b18:	18a3      	adds	r3, r4, r2
    5b1a:	2100      	movs	r1, #0
    5b1c:	f241 32b4 	movw	r2, #5044	; 0x13b4
    5b20:	5499      	strb	r1, [r3, r2]
	}
	
	usart_async_enable(por->usart);
    5b22:	6860      	ldr	r0, [r4, #4]
    5b24:	4b06      	ldr	r3, [pc, #24]	; (5b40 <grid_port_reset_receiver+0x98>)
    5b26:	4798      	blx	r3
    5b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b2a:	bf00      	nop
    5b2c:	0000c52d 	.word	0x0000c52d
    5b30:	00009c71 	.word	0x00009c71
    5b34:	00009dc5 	.word	0x00009dc5
    5b38:	00009e01 	.word	0x00009e01
    5b3c:	00009735 	.word	0x00009735
    5b40:	0000c51d 	.word	0x0000c51d

00005b44 <grid_buffer_init>:



uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
	
	grid_buffer_error_count = 0;
    5b44:	2300      	movs	r3, #0
    5b46:	4a0f      	ldr	r2, [pc, #60]	; (5b84 <grid_buffer_init+0x40>)
    5b48:	7013      	strb	r3, [r2, #0]
	
	buf->buffer_length = length;
    5b4a:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    5b4c:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	
	buf->read_start    = 0;
    5b50:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
	buf->read_stop     = 0;
    5b54:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
	buf->read_active   = 0;
    5b58:	f8a0 33ee 	strh.w	r3, [r0, #1006]	; 0x3ee
	
	buf->write_start    = 0;
    5b5c:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
	buf->write_stop     = 0;
    5b60:	f8a0 33f4 	strh.w	r3, [r0, #1012]	; 0x3f4
	buf->write_active   = 0;
    5b64:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
	

	for (uint16_t i=0; i<buf->buffer_length; i++){
    5b68:	b149      	cbz	r1, 5b7e <grid_buffer_init+0x3a>
    5b6a:	1c43      	adds	r3, r0, #1
    5b6c:	1e4a      	subs	r2, r1, #1
    5b6e:	b292      	uxth	r2, r2
    5b70:	3202      	adds	r2, #2
    5b72:	4402      	add	r2, r0
		buf->buffer_storage[i] = 0;
    5b74:	2100      	movs	r1, #0
    5b76:	f803 1f01 	strb.w	r1, [r3, #1]!
	for (uint16_t i=0; i<buf->buffer_length; i++){
    5b7a:	4293      	cmp	r3, r2
    5b7c:	d1fb      	bne.n	5b76 <grid_buffer_init+0x32>
	}
	
	return 1;
	
}
    5b7e:	2001      	movs	r0, #1
    5b80:	4770      	bx	lr
    5b82:	bf00      	nop
    5b84:	200042f4 	.word	0x200042f4

00005b88 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    5b88:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    5b8c:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    5b90:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    5b92:	bf8f      	iteee	hi
    5b94:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    5b96:	8800      	ldrhls	r0, [r0, #0]
    5b98:	18c0      	addls	r0, r0, r3
    5b9a:	1a80      	subls	r0, r0, r2
    5b9c:	b280      	uxth	r0, r0

	return space;

	
	
}
    5b9e:	4770      	bx	lr

00005ba0 <grid_buffer_get_space>:

uint16_t grid_buffer_get_space(struct grid_buffer* buf){
	
	uint16_t space = 0;
		
	if (buf->read_start > buf->write_start){
    5ba0:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    5ba4:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    5ba8:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    5baa:	bf8f      	iteee	hi
    5bac:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    5bae:	8800      	ldrhls	r0, [r0, #0]
    5bb0:	18c0      	addls	r0, r0, r3
    5bb2:	1a80      	subls	r0, r0, r2
    5bb4:	b280      	uxth	r0, r0
	}
	
	return space;
}
    5bb6:	4770      	bx	lr

00005bb8 <grid_buffer_write_init>:





uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    5bb8:	b538      	push	{r3, r4, r5, lr}
    5bba:	4605      	mov	r5, r0
    5bbc:	460c      	mov	r4, r1
	
	
	
	uint16_t space = grid_buffer_get_space(buf);
    5bbe:	4b0b      	ldr	r3, [pc, #44]	; (5bec <grid_buffer_write_init+0x34>)
    5bc0:	4798      	blx	r3

	
	if (space>length){
    5bc2:	42a0      	cmp	r0, r4
    5bc4:	d806      	bhi.n	5bd4 <grid_buffer_write_init+0x1c>
		
		return length;
	}
	else{
		
		grid_buffer_error_count++;
    5bc6:	4a0a      	ldr	r2, [pc, #40]	; (5bf0 <grid_buffer_write_init+0x38>)
    5bc8:	7813      	ldrb	r3, [r2, #0]
    5bca:	3301      	adds	r3, #1
    5bcc:	b2db      	uxtb	r3, r3
    5bce:	7013      	strb	r3, [r2, #0]
		return 0; // failed
    5bd0:	2000      	movs	r0, #0
	}
	
	
	
	
}
    5bd2:	bd38      	pop	{r3, r4, r5, pc}
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    5bd4:	f8b5 33f2 	ldrh.w	r3, [r5, #1010]	; 0x3f2
    5bd8:	4423      	add	r3, r4
    5bda:	8829      	ldrh	r1, [r5, #0]
    5bdc:	fb93 f2f1 	sdiv	r2, r3, r1
    5be0:	fb01 3312 	mls	r3, r1, r2, r3
    5be4:	f8a5 33f4 	strh.w	r3, [r5, #1012]	; 0x3f4
		return length;
    5be8:	4620      	mov	r0, r4
    5bea:	bd38      	pop	{r3, r4, r5, pc}
    5bec:	00005ba1 	.word	0x00005ba1
    5bf0:	200042f4 	.word	0x200042f4

00005bf4 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    5bf4:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    5bf8:	18c2      	adds	r2, r0, r3
    5bfa:	7091      	strb	r1, [r2, #2]
		
	buf->write_active++;
    5bfc:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    5bfe:	b29b      	uxth	r3, r3
    5c00:	8801      	ldrh	r1, [r0, #0]
    5c02:	fbb3 f2f1 	udiv	r2, r3, r1
    5c06:	fb01 3312 	mls	r3, r1, r2, r3
    5c0a:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
		
	return 1;
		

}
    5c0e:	2001      	movs	r0, #1
    5c10:	4770      	bx	lr
	...

00005c14 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    5c14:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    5c18:	f8b0 23f4 	ldrh.w	r2, [r0, #1012]	; 0x3f4
    5c1c:	429a      	cmp	r2, r3
    5c1e:	d006      	beq.n	5c2e <grid_buffer_write_acknowledge+0x1a>
		buf->write_start = buf->write_active;
		return 1;
	}
	else{
		
		grid_buffer_error_count++;
    5c20:	4a05      	ldr	r2, [pc, #20]	; (5c38 <grid_buffer_write_acknowledge+0x24>)
    5c22:	7813      	ldrb	r3, [r2, #0]
    5c24:	3301      	adds	r3, #1
    5c26:	b2db      	uxtb	r3, r3
    5c28:	7013      	strb	r3, [r2, #0]
		return 0;
    5c2a:	2000      	movs	r0, #0
	}
	
	
}
    5c2c:	4770      	bx	lr
		buf->write_start = buf->write_active;
    5c2e:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
		return 1;
    5c32:	2001      	movs	r0, #1
    5c34:	4770      	bx	lr
    5c36:	bf00      	nop
    5c38:	200042f4 	.word	0x200042f4

00005c3c <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    5c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c40:	b08d      	sub	sp, #52	; 0x34
    5c42:	af02      	add	r7, sp, #8
    5c44:	4605      	mov	r5, r0
    5c46:	4616      	mov	r6, r2
	uint8_t buffer[length];
    5c48:	61ba      	str	r2, [r7, #24]
    5c4a:	1dd3      	adds	r3, r2, #7
    5c4c:	f023 0307 	bic.w	r3, r3, #7
    5c50:	ebad 0d03 	sub.w	sp, sp, r3
    5c54:	ab02      	add	r3, sp, #8
    5c56:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i<length; i++){
    5c58:	2a00      	cmp	r2, #0
    5c5a:	f000 8274 	beq.w	6146 <grid_port_receive_decode+0x50a>
    5c5e:	4698      	mov	r8, r3
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    5c60:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    5c62:	1e59      	subs	r1, r3, #1
    5c64:	1e73      	subs	r3, r6, #1
    5c66:	b29b      	uxth	r3, r3
    5c68:	461c      	mov	r4, r3
    5c6a:	613b      	str	r3, [r7, #16]
    5c6c:	eb08 0a04 	add.w	sl, r8, r4
    5c70:	1c53      	adds	r3, r2, #1
    5c72:	617b      	str	r3, [r7, #20]
    5c74:	eba3 0908 	sub.w	r9, r3, r8
    5c78:	f8df c360 	ldr.w	ip, [pc, #864]	; 5fdc <grid_port_receive_decode+0x3a0>
    5c7c:	f241 3e88 	movw	lr, #5000	; 0x1388
    5c80:	f241 30b4 	movw	r0, #5044	; 0x13b4
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    5c84:	2400      	movs	r4, #0
    5c86:	60fa      	str	r2, [r7, #12]
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    5c88:	eb09 0b01 	add.w	fp, r9, r1
    5c8c:	fbac 230b 	umull	r2, r3, ip, fp
    5c90:	0b1b      	lsrs	r3, r3, #12
    5c92:	fb0e b313 	mls	r3, lr, r3, fp
    5c96:	442b      	add	r3, r5
    5c98:	f813 b000 	ldrb.w	fp, [r3, r0]
    5c9c:	f801 bf01 	strb.w	fp, [r1, #1]!
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    5ca0:	541c      	strb	r4, [r3, r0]
	for (uint16_t i = 0; i<length; i++){
    5ca2:	4551      	cmp	r1, sl
    5ca4:	d1f0      	bne.n	5c88 <grid_port_receive_decode+0x4c>
    5ca6:	68fa      	ldr	r2, [r7, #12]
	message = &buffer[0];
    5ca8:	f8d7 b01c 	ldr.w	fp, [r7, #28]
    5cac:	697b      	ldr	r3, [r7, #20]
    5cae:	6939      	ldr	r1, [r7, #16]
    5cb0:	440b      	add	r3, r1
    5cb2:	469c      	mov	ip, r3
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    5cb4:	f8df e324 	ldr.w	lr, [pc, #804]	; 5fdc <grid_port_receive_decode+0x3a0>
    5cb8:	f241 3488 	movw	r4, #5000	; 0x1388
    5cbc:	f241 30b4 	movw	r0, #5044	; 0x13b4
    5cc0:	2100      	movs	r1, #0
    5cc2:	fbae 9302 	umull	r9, r3, lr, r2
    5cc6:	0b1b      	lsrs	r3, r3, #12
    5cc8:	fb04 2313 	mls	r3, r4, r3, r2
    5ccc:	442b      	add	r3, r5
    5cce:	5419      	strb	r1, [r3, r0]
    5cd0:	3201      	adds	r2, #1
	for (uint16_t i = 0; i<length; i++){
    5cd2:	4594      	cmp	ip, r2
    5cd4:	d1f5      	bne.n	5cc2 <grid_port_receive_decode+0x86>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    5cd6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    5cd8:	69bb      	ldr	r3, [r7, #24]
    5cda:	4413      	add	r3, r2
    5cdc:	461a      	mov	r2, r3
    5cde:	4bbf      	ldr	r3, [pc, #764]	; (5fdc <grid_port_receive_decode+0x3a0>)
    5ce0:	fba3 1302 	umull	r1, r3, r3, r2
    5ce4:	0b1b      	lsrs	r3, r3, #12
    5ce6:	f241 3188 	movw	r1, #5000	; 0x1388
    5cea:	fb01 2313 	mls	r3, r1, r3, r2
    5cee:	62ab      	str	r3, [r5, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    5cf0:	626b      	str	r3, [r5, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    5cf2:	2300      	movs	r3, #0
    5cf4:	622b      	str	r3, [r5, #32]
	for (uint16_t i = 1; i<length; i++){
    5cf6:	2e01      	cmp	r6, #1
    5cf8:	f240 8235 	bls.w	6166 <grid_port_receive_decode+0x52a>
    5cfc:	2401      	movs	r4, #1
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    5cfe:	f8df a31c 	ldr.w	sl, [pc, #796]	; 601c <grid_port_receive_decode+0x3e0>
    5d02:	f8df 931c 	ldr.w	r9, [pc, #796]	; 6020 <grid_port_receive_decode+0x3e4>
    5d06:	e004      	b.n	5d12 <grid_port_receive_decode+0xd6>
	for (uint16_t i = 1; i<length; i++){
    5d08:	3401      	adds	r4, #1
    5d0a:	b2a4      	uxth	r4, r4
    5d0c:	42a6      	cmp	r6, r4
    5d0e:	f240 822a 	bls.w	6166 <grid_port_receive_decode+0x52a>
		if (buffer[i] == GRID_CONST_SOH){
    5d12:	f818 3004 	ldrb.w	r3, [r8, r4]
    5d16:	2b01      	cmp	r3, #1
    5d18:	d1f6      	bne.n	5d08 <grid_port_receive_decode+0xcc>
			length -= i;
    5d1a:	1b36      	subs	r6, r6, r4
    5d1c:	b2b6      	uxth	r6, r6
			message = &buffer[i];
    5d1e:	eb08 0b04 	add.w	fp, r8, r4
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    5d22:	49af      	ldr	r1, [pc, #700]	; (5fe0 <grid_port_receive_decode+0x3a4>)
    5d24:	4650      	mov	r0, sl
    5d26:	47c8      	blx	r9
    5d28:	e7ee      	b.n	5d08 <grid_port_receive_decode+0xcc>
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    5d2a:	61fe      	str	r6, [r7, #28]
    5d2c:	eb0b 0306 	add.w	r3, fp, r6
    5d30:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    5d34:	2b0a      	cmp	r3, #10
    5d36:	f040 821b 	bne.w	6170 <grid_port_receive_decode+0x534>
		checksum_received = grid_msg_checksum_read(message, length);
    5d3a:	4631      	mov	r1, r6
    5d3c:	4658      	mov	r0, fp
    5d3e:	4ba9      	ldr	r3, [pc, #676]	; (5fe4 <grid_port_receive_decode+0x3a8>)
    5d40:	4798      	blx	r3
    5d42:	4604      	mov	r4, r0
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    5d44:	4631      	mov	r1, r6
    5d46:	4658      	mov	r0, fp
    5d48:	4ba7      	ldr	r3, [pc, #668]	; (5fe8 <grid_port_receive_decode+0x3ac>)
    5d4a:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    5d4c:	4284      	cmp	r4, r0
    5d4e:	d003      	beq.n	5d58 <grid_port_receive_decode+0x11c>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    5d50:	48a6      	ldr	r0, [pc, #664]	; (5fec <grid_port_receive_decode+0x3b0>)
    5d52:	4ba7      	ldr	r3, [pc, #668]	; (5ff0 <grid_port_receive_decode+0x3b4>)
    5d54:	4798      	blx	r3
	return;
    5d56:	e20b      	b.n	6170 <grid_port_receive_decode+0x534>
			if (message[1] == GRID_CONST_BRC){ // Broadcast message
    5d58:	f89b 3001 	ldrb.w	r3, [fp, #1]
    5d5c:	2b0f      	cmp	r3, #15
    5d5e:	d04c      	beq.n	5dfa <grid_port_receive_decode+0x1be>
			else if (message[1] == GRID_CONST_DCT){ // Direct Message
    5d60:	2b0e      	cmp	r3, #14
    5d62:	f040 81ec 	bne.w	613e <grid_port_receive_decode+0x502>
				if (message[2] == GRID_CONST_ACK){
    5d66:	f89b 3002 	ldrb.w	r3, [fp, #2]
    5d6a:	2b07      	cmp	r3, #7
    5d6c:	f040 8200 	bne.w	6170 <grid_port_receive_decode+0x534>
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    5d70:	2200      	movs	r2, #0
    5d72:	2102      	movs	r1, #2
    5d74:	f10b 0008 	add.w	r0, fp, #8
    5d78:	4c9e      	ldr	r4, [pc, #632]	; (5ff4 <grid_port_receive_decode+0x3b8>)
    5d7a:	47a0      	blx	r4
    5d7c:	fa5f f880 	uxtb.w	r8, r0
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    5d80:	2200      	movs	r2, #0
    5d82:	2102      	movs	r1, #2
    5d84:	f10b 0006 	add.w	r0, fp, #6
    5d88:	47a0      	blx	r4
    5d8a:	4681      	mov	r9, r0
    5d8c:	b2c6      	uxtb	r6, r0
					if (por->partner_status == 0){
    5d8e:	f642 734b 	movw	r3, #12107	; 0x2f4b
    5d92:	5ceb      	ldrb	r3, [r5, r3]
    5d94:	2b00      	cmp	r3, #0
    5d96:	f040 817c 	bne.w	6092 <grid_port_receive_decode+0x456>
						if (por->ping_local_token == 255){ // I have no clue
    5d9a:	f642 7331 	movw	r3, #12081	; 0x2f31
    5d9e:	5ceb      	ldrb	r3, [r5, r3]
    5da0:	2bff      	cmp	r3, #255	; 0xff
    5da2:	f000 80fb 	beq.w	5f9c <grid_port_receive_decode+0x360>
						if (partner_token_received != por->ping_partner_token){
    5da6:	f642 7332 	movw	r3, #12082	; 0x2f32
    5daa:	5ceb      	ldrb	r3, [r5, r3]
    5dac:	42b3      	cmp	r3, r6
    5dae:	d019      	beq.n	5de4 <grid_port_receive_decode+0x1a8>
							por->ping_partner_token = partner_token_received;							
    5db0:	f642 7332 	movw	r3, #12082	; 0x2f32
    5db4:	54ee      	strb	r6, [r5, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    5db6:	fa5f f289 	uxtb.w	r2, r9
    5dba:	2102      	movs	r1, #2
    5dbc:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    5dc0:	303b      	adds	r0, #59	; 0x3b
    5dc2:	4b8d      	ldr	r3, [pc, #564]	; (5ff8 <grid_port_receive_decode+0x3bc>)
    5dc4:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    5dc6:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    5dca:	3433      	adds	r4, #51	; 0x33
    5dcc:	f642 7347 	movw	r3, #12103	; 0x2f47
    5dd0:	5cee      	ldrb	r6, [r5, r3]
    5dd2:	4631      	mov	r1, r6
    5dd4:	4620      	mov	r0, r4
    5dd6:	4b84      	ldr	r3, [pc, #528]	; (5fe8 <grid_port_receive_decode+0x3ac>)
    5dd8:	4798      	blx	r3
    5dda:	4602      	mov	r2, r0
    5ddc:	4631      	mov	r1, r6
    5dde:	4620      	mov	r0, r4
    5de0:	4b86      	ldr	r3, [pc, #536]	; (5ffc <grid_port_receive_decode+0x3c0>)
    5de2:	4798      	blx	r3
						if (por->ping_local_token != local_token_received){
    5de4:	f642 7331 	movw	r3, #12081	; 0x2f31
    5de8:	5ceb      	ldrb	r3, [r5, r3]
    5dea:	4543      	cmp	r3, r8
    5dec:	f000 811e 	beq.w	602c <grid_port_receive_decode+0x3f0>
						por->ping_flag = 1;
    5df0:	2201      	movs	r2, #1
    5df2:	f642 7348 	movw	r3, #12104	; 0x2f48
    5df6:	54ea      	strb	r2, [r5, r3]
    5df8:	e1ba      	b.n	6170 <grid_port_receive_decode+0x534>
				uint8_t error=0;
    5dfa:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5dfe:	461a      	mov	r2, r3
    5e00:	2300      	movs	r3, #0
    5e02:	f802 3d01 	strb.w	r3, [r2, #-1]!
    5e06:	4613      	mov	r3, r2
    5e08:	4614      	mov	r4, r2
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    5e0a:	2202      	movs	r2, #2
    5e0c:	2104      	movs	r1, #4
    5e0e:	4658      	mov	r0, fp
    5e10:	f8df a210 	ldr.w	sl, [pc, #528]	; 6024 <grid_port_receive_decode+0x3e8>
    5e14:	47d0      	blx	sl
    5e16:	61b8      	str	r0, [r7, #24]
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    5e18:	4623      	mov	r3, r4
    5e1a:	2202      	movs	r2, #2
    5e1c:	210a      	movs	r1, #10
    5e1e:	4658      	mov	r0, fp
    5e20:	47d0      	blx	sl
    5e22:	6178      	str	r0, [r7, #20]
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    5e24:	4623      	mov	r3, r4
    5e26:	2202      	movs	r2, #2
    5e28:	2106      	movs	r1, #6
    5e2a:	4658      	mov	r0, fp
    5e2c:	47d0      	blx	sl
    5e2e:	b2c3      	uxtb	r3, r0
    5e30:	613b      	str	r3, [r7, #16]
    5e32:	3b7f      	subs	r3, #127	; 0x7f
    5e34:	b2db      	uxtb	r3, r3
    5e36:	60fb      	str	r3, [r7, #12]
    5e38:	fa4f f983 	sxtb.w	r9, r3
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    5e3c:	607c      	str	r4, [r7, #4]
    5e3e:	4623      	mov	r3, r4
    5e40:	2202      	movs	r2, #2
    5e42:	2108      	movs	r1, #8
    5e44:	4658      	mov	r0, fp
    5e46:	47d0      	blx	sl
    5e48:	fa5f f880 	uxtb.w	r8, r0
    5e4c:	f1a8 037f 	sub.w	r3, r8, #127	; 0x7f
    5e50:	b2da      	uxtb	r2, r3
    5e52:	60ba      	str	r2, [r7, #8]
    5e54:	b254      	sxtb	r4, r2
				uint8_t received_rot = grid_msg_get_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
    5e56:	687b      	ldr	r3, [r7, #4]
    5e58:	2202      	movs	r2, #2
    5e5a:	210c      	movs	r1, #12
    5e5c:	4658      	mov	r0, fp
    5e5e:	47d0      	blx	sl
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    5e60:	f642 7330 	movw	r3, #12080	; 0x2f30
    5e64:	5ceb      	ldrb	r3, [r5, r3]
    5e66:	4418      	add	r0, r3
    5e68:	f000 0203 	and.w	r2, r0, #3
    5e6c:	607a      	str	r2, [r7, #4]
				if (por->partner_fi == 0){ // 0 deg
    5e6e:	b133      	cbz	r3, 5e7e <grid_port_receive_decode+0x242>
				else if(por->partner_fi == 1){ // 90 deg
    5e70:	2b01      	cmp	r3, #1
    5e72:	d179      	bne.n	5f68 <grid_port_receive_decode+0x32c>
					rotated_dx  -= received_dy;
    5e74:	f1c8 087f 	rsb	r8, r8, #127	; 0x7f
					rotated_dy  += received_dx;
    5e78:	464c      	mov	r4, r9
					rotated_dx  -= received_dy;
    5e7a:	fa4f f988 	sxtb.w	r9, r8
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    5e7e:	f642 7349 	movw	r3, #12105	; 0x2f49
    5e82:	f815 8003 	ldrb.w	r8, [r5, r3]
    5e86:	f108 087f 	add.w	r8, r8, #127	; 0x7f
    5e8a:	44c8      	add	r8, r9
    5e8c:	fa5f f888 	uxtb.w	r8, r8
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    5e90:	f642 734a 	movw	r3, #12106	; 0x2f4a
    5e94:	f815 a003 	ldrb.w	sl, [r5, r3]
    5e98:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    5e9c:	4454      	add	r4, sl
    5e9e:	fa5f fa84 	uxtb.w	sl, r4
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    5ea2:	68fb      	ldr	r3, [r7, #12]
    5ea4:	2b81      	cmp	r3, #129	; 0x81
    5ea6:	d075      	beq.n	5f94 <grid_port_receive_decode+0x358>
					grid_msg_set_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, updated_id, &error);
    5ea8:	f107 0927 	add.w	r9, r7, #39	; 0x27
    5eac:	f8cd 9000 	str.w	r9, [sp]
    5eb0:	7e3b      	ldrb	r3, [r7, #24]
    5eb2:	2202      	movs	r2, #2
    5eb4:	2104      	movs	r1, #4
    5eb6:	4658      	mov	r0, fp
    5eb8:	4c51      	ldr	r4, [pc, #324]	; (6000 <grid_port_receive_decode+0x3c4>)
    5eba:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, updated_dx, &error);
    5ebc:	f8cd 9000 	str.w	r9, [sp]
    5ec0:	4643      	mov	r3, r8
    5ec2:	2202      	movs	r2, #2
    5ec4:	2106      	movs	r1, #6
    5ec6:	4658      	mov	r0, fp
    5ec8:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, updated_dy, &error);
    5eca:	f8cd 9000 	str.w	r9, [sp]
    5ece:	4653      	mov	r3, sl
    5ed0:	2202      	movs	r2, #2
    5ed2:	2108      	movs	r1, #8
    5ed4:	4658      	mov	r0, fp
    5ed6:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, updated_age, &error);
    5ed8:	f8cd 9000 	str.w	r9, [sp]
    5edc:	7d3b      	ldrb	r3, [r7, #20]
    5ede:	2202      	movs	r2, #2
    5ee0:	210a      	movs	r1, #10
    5ee2:	4658      	mov	r0, fp
    5ee4:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, updated_rot, &error);
    5ee6:	f8cd 9000 	str.w	r9, [sp]
    5eea:	687b      	ldr	r3, [r7, #4]
    5eec:	2202      	movs	r2, #2
    5eee:	210c      	movs	r1, #12
    5ef0:	4658      	mov	r0, fp
    5ef2:	47a0      	blx	r4
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    5ef4:	7e3c      	ldrb	r4, [r7, #24]
    5ef6:	eb08 2404 	add.w	r4, r8, r4, lsl #8
    5efa:	eb0a 2a04 	add.w	sl, sl, r4, lsl #8
    5efe:	7d3c      	ldrb	r4, [r7, #20]
    5f00:	eb04 240a 	add.w	r4, r4, sl, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    5f04:	4621      	mov	r1, r4
    5f06:	483f      	ldr	r0, [pc, #252]	; (6004 <grid_port_receive_decode+0x3c8>)
    5f08:	4b3f      	ldr	r3, [pc, #252]	; (6008 <grid_port_receive_decode+0x3cc>)
    5f0a:	4798      	blx	r3
    5f0c:	2800      	cmp	r0, #0
    5f0e:	f040 812f 	bne.w	6170 <grid_port_receive_decode+0x534>
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    5f12:	f8d7 801c 	ldr.w	r8, [r7, #28]
    5f16:	4641      	mov	r1, r8
    5f18:	4658      	mov	r0, fp
    5f1a:	4b33      	ldr	r3, [pc, #204]	; (5fe8 <grid_port_receive_decode+0x3ac>)
    5f1c:	4798      	blx	r3
    5f1e:	4602      	mov	r2, r0
    5f20:	4641      	mov	r1, r8
    5f22:	4658      	mov	r0, fp
    5f24:	4b35      	ldr	r3, [pc, #212]	; (5ffc <grid_port_receive_decode+0x3c0>)
    5f26:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    5f28:	f505 552c 	add.w	r5, r5, #11008	; 0x2b00
    5f2c:	3534      	adds	r5, #52	; 0x34
    5f2e:	4631      	mov	r1, r6
    5f30:	4628      	mov	r0, r5
    5f32:	4b36      	ldr	r3, [pc, #216]	; (600c <grid_port_receive_decode+0x3d0>)
    5f34:	4798      	blx	r3
    5f36:	2800      	cmp	r0, #0
    5f38:	f000 811a 	beq.w	6170 <grid_port_receive_decode+0x534>
						for (uint16_t i=0; i<length; i++){
    5f3c:	b166      	cbz	r6, 5f58 <grid_port_receive_decode+0x31c>
    5f3e:	f10b 38ff 	add.w	r8, fp, #4294967295
    5f42:	3e01      	subs	r6, #1
    5f44:	fa1b f686 	uxtah	r6, fp, r6
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    5f48:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 6028 <grid_port_receive_decode+0x3ec>
    5f4c:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    5f50:	4628      	mov	r0, r5
    5f52:	47c8      	blx	r9
						for (uint16_t i=0; i<length; i++){
    5f54:	4546      	cmp	r6, r8
    5f56:	d1f9      	bne.n	5f4c <grid_port_receive_decode+0x310>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    5f58:	4628      	mov	r0, r5
    5f5a:	4b2d      	ldr	r3, [pc, #180]	; (6010 <grid_port_receive_decode+0x3d4>)
    5f5c:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    5f5e:	4621      	mov	r1, r4
    5f60:	4828      	ldr	r0, [pc, #160]	; (6004 <grid_port_receive_decode+0x3c8>)
    5f62:	4b2c      	ldr	r3, [pc, #176]	; (6014 <grid_port_receive_decode+0x3d8>)
    5f64:	4798      	blx	r3
    5f66:	e103      	b.n	6170 <grid_port_receive_decode+0x534>
				else if(por->partner_fi == 2){ // 180 deg
    5f68:	2b02      	cmp	r3, #2
    5f6a:	d108      	bne.n	5f7e <grid_port_receive_decode+0x342>
					rotated_dx  -= received_dx;
    5f6c:	693b      	ldr	r3, [r7, #16]
    5f6e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
    5f72:	fa4f f983 	sxtb.w	r9, r3
					rotated_dy  -= received_dy;
    5f76:	f1c8 047f 	rsb	r4, r8, #127	; 0x7f
    5f7a:	b264      	sxtb	r4, r4
    5f7c:	e77f      	b.n	5e7e <grid_port_receive_decode+0x242>
				else if(por->partner_fi == 3){ // 270 deg
    5f7e:	2b03      	cmp	r3, #3
    5f80:	d002      	beq.n	5f88 <grid_port_receive_decode+0x34c>
				int8_t rotated_dy = 0;
    5f82:	2400      	movs	r4, #0
				int8_t rotated_dx = 0;
    5f84:	46a1      	mov	r9, r4
    5f86:	e77a      	b.n	5e7e <grid_port_receive_decode+0x242>
					rotated_dy  -= received_dx;
    5f88:	693b      	ldr	r3, [r7, #16]
    5f8a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dx  += received_dy;
    5f8e:	46a1      	mov	r9, r4
					rotated_dy  -= received_dx;
    5f90:	b25c      	sxtb	r4, r3
    5f92:	e774      	b.n	5e7e <grid_port_receive_decode+0x242>
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    5f94:	68bb      	ldr	r3, [r7, #8]
    5f96:	2b81      	cmp	r3, #129	; 0x81
    5f98:	d186      	bne.n	5ea8 <grid_port_receive_decode+0x26c>
    5f9a:	e7ab      	b.n	5ef4 <grid_port_receive_decode+0x2b8>
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    5f9c:	4819      	ldr	r0, [pc, #100]	; (6004 <grid_port_receive_decode+0x3c8>)
    5f9e:	4b1e      	ldr	r3, [pc, #120]	; (6018 <grid_port_receive_decode+0x3dc>)
    5fa0:	4798      	blx	r3
    5fa2:	f000 027f 	and.w	r2, r0, #127	; 0x7f
    5fa6:	f642 7331 	movw	r3, #12081	; 0x2f31
    5faa:	54ea      	strb	r2, [r5, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    5fac:	2102      	movs	r1, #2
    5fae:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    5fb2:	3039      	adds	r0, #57	; 0x39
    5fb4:	4b10      	ldr	r3, [pc, #64]	; (5ff8 <grid_port_receive_decode+0x3bc>)
    5fb6:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    5fb8:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    5fbc:	3433      	adds	r4, #51	; 0x33
    5fbe:	f642 7347 	movw	r3, #12103	; 0x2f47
    5fc2:	f815 a003 	ldrb.w	sl, [r5, r3]
    5fc6:	4651      	mov	r1, sl
    5fc8:	4620      	mov	r0, r4
    5fca:	4b07      	ldr	r3, [pc, #28]	; (5fe8 <grid_port_receive_decode+0x3ac>)
    5fcc:	4798      	blx	r3
    5fce:	4602      	mov	r2, r0
    5fd0:	4651      	mov	r1, sl
    5fd2:	4620      	mov	r0, r4
    5fd4:	4b09      	ldr	r3, [pc, #36]	; (5ffc <grid_port_receive_decode+0x3c0>)
    5fd6:	4798      	blx	r3
    5fd8:	e6e5      	b.n	5da6 <grid_port_receive_decode+0x16a>
    5fda:	bf00      	nop
    5fdc:	d1b71759 	.word	0xd1b71759
    5fe0:	00013f24 	.word	0x00013f24
    5fe4:	00009de1 	.word	0x00009de1
    5fe8:	00009dc5 	.word	0x00009dc5
    5fec:	00013f78 	.word	0x00013f78
    5ff0:	00012b95 	.word	0x00012b95
    5ff4:	00009c31 	.word	0x00009c31
    5ff8:	00009c71 	.word	0x00009c71
    5ffc:	00009e01 	.word	0x00009e01
    6000:	00009e29 	.word	0x00009e29
    6004:	20007260 	.word	0x20007260
    6008:	00009e3d 	.word	0x00009e3d
    600c:	00005bb9 	.word	0x00005bb9
    6010:	00005c15 	.word	0x00005c15
    6014:	00009e67 	.word	0x00009e67
    6018:	00009b6d 	.word	0x00009b6d
    601c:	00013e40 	.word	0x00013e40
    6020:	00012aad 	.word	0x00012aad
    6024:	00009e15 	.word	0x00009e15
    6028:	00005bf5 	.word	0x00005bf5
							por->partner_fi = (message[3] - por->direction + 6)%4;
    602c:	f89b 3003 	ldrb.w	r3, [fp, #3]
    6030:	7a6a      	ldrb	r2, [r5, #9]
    6032:	1a9b      	subs	r3, r3, r2
    6034:	3306      	adds	r3, #6
    6036:	425a      	negs	r2, r3
    6038:	f003 0303 	and.w	r3, r3, #3
    603c:	f002 0203 	and.w	r2, r2, #3
    6040:	bf58      	it	pl
    6042:	4253      	negpl	r3, r2
    6044:	f642 7230 	movw	r2, #12080	; 0x2f30
    6048:	54ab      	strb	r3, [r5, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    604a:	69fb      	ldr	r3, [r7, #28]
    604c:	f1a3 000a 	sub.w	r0, r3, #10
    6050:	2200      	movs	r2, #0
    6052:	2102      	movs	r1, #2
    6054:	4458      	add	r0, fp
    6056:	4b48      	ldr	r3, [pc, #288]	; (6178 <grid_port_receive_decode+0x53c>)
    6058:	4798      	blx	r3
    605a:	f642 732c 	movw	r3, #12076	; 0x2f2c
    605e:	50e8      	str	r0, [r5, r3]
							por->partner_status = 1;
    6060:	2201      	movs	r2, #1
    6062:	f642 734b 	movw	r3, #12107	; 0x2f4b
    6066:	54ea      	strb	r2, [r5, r3]
							grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    6068:	4c44      	ldr	r4, [pc, #272]	; (617c <grid_port_receive_decode+0x540>)
    606a:	4620      	mov	r0, r4
    606c:	4b44      	ldr	r3, [pc, #272]	; (6180 <grid_port_receive_decode+0x544>)
    606e:	4798      	blx	r3
    6070:	b2c0      	uxtb	r0, r0
    6072:	7160      	strb	r0, [r4, #5]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    6074:	4943      	ldr	r1, [pc, #268]	; (6184 <grid_port_receive_decode+0x548>)
    6076:	4844      	ldr	r0, [pc, #272]	; (6188 <grid_port_receive_decode+0x54c>)
    6078:	4b44      	ldr	r3, [pc, #272]	; (618c <grid_port_receive_decode+0x550>)
    607a:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    607c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    6080:	9301      	str	r3, [sp, #4]
    6082:	2100      	movs	r1, #0
    6084:	9100      	str	r1, [sp, #0]
    6086:	460b      	mov	r3, r1
    6088:	22ff      	movs	r2, #255	; 0xff
    608a:	4620      	mov	r0, r4
    608c:	4c40      	ldr	r4, [pc, #256]	; (6190 <grid_port_receive_decode+0x554>)
    608e:	47a0      	blx	r4
    6090:	e6ae      	b.n	5df0 <grid_port_receive_decode+0x1b4>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    6092:	f89b 3003 	ldrb.w	r3, [fp, #3]
    6096:	7a6a      	ldrb	r2, [r5, #9]
    6098:	1a9b      	subs	r3, r3, r2
    609a:	3306      	adds	r3, #6
    609c:	425a      	negs	r2, r3
    609e:	f003 0303 	and.w	r3, r3, #3
    60a2:	f002 0203 	and.w	r2, r2, #3
    60a6:	bf58      	it	pl
    60a8:	4253      	negpl	r3, r2
    60aa:	f642 7230 	movw	r2, #12080	; 0x2f30
    60ae:	5caa      	ldrb	r2, [r5, r2]
						validator &= local_token_received == por->ping_local_token;
    60b0:	f642 7131 	movw	r1, #12081	; 0x2f31
    60b4:	5c6c      	ldrb	r4, [r5, r1]
						validator &= partner_token_received == por->ping_partner_token;
    60b6:	f642 7132 	movw	r1, #12082	; 0x2f32
    60ba:	5c69      	ldrb	r1, [r5, r1]
    60bc:	4544      	cmp	r4, r8
    60be:	bf08      	it	eq
    60c0:	42b1      	cmpeq	r1, r6
    60c2:	bf0c      	ite	eq
    60c4:	2401      	moveq	r4, #1
    60c6:	2400      	movne	r4, #0
    60c8:	4293      	cmp	r3, r2
    60ca:	bf14      	ite	ne
    60cc:	2400      	movne	r4, #0
    60ce:	f004 0401 	andeq.w	r4, r4, #1
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    60d2:	f642 732c 	movw	r3, #12076	; 0x2f2c
    60d6:	58ee      	ldr	r6, [r5, r3]
    60d8:	69fb      	ldr	r3, [r7, #28]
    60da:	f1a3 000a 	sub.w	r0, r3, #10
    60de:	2200      	movs	r2, #0
    60e0:	2102      	movs	r1, #2
    60e2:	4458      	add	r0, fp
    60e4:	4b24      	ldr	r3, [pc, #144]	; (6178 <grid_port_receive_decode+0x53c>)
    60e6:	4798      	blx	r3
						if (validator == 1){
    60e8:	42b0      	cmp	r0, r6
    60ea:	d101      	bne.n	60f0 <grid_port_receive_decode+0x4b4>
    60ec:	2c00      	cmp	r4, #0
    60ee:	d13f      	bne.n	6170 <grid_port_receive_decode+0x534>
							por->partner_status = 0;
    60f0:	2200      	movs	r2, #0
    60f2:	f642 734b 	movw	r3, #12107	; 0x2f4b
    60f6:	54ea      	strb	r2, [r5, r3]
							por->ping_partner_token = 255;
    60f8:	22ff      	movs	r2, #255	; 0xff
    60fa:	f642 7332 	movw	r3, #12082	; 0x2f32
    60fe:	54ea      	strb	r2, [r5, r3]
							por->ping_local_token = 255;
    6100:	f642 7631 	movw	r6, #12081	; 0x2f31
    6104:	55aa      	strb	r2, [r5, r6]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    6106:	2102      	movs	r1, #2
    6108:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    610c:	303b      	adds	r0, #59	; 0x3b
    610e:	4c21      	ldr	r4, [pc, #132]	; (6194 <grid_port_receive_decode+0x558>)
    6110:	47a0      	blx	r4
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    6112:	5daa      	ldrb	r2, [r5, r6]
    6114:	2102      	movs	r1, #2
    6116:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    611a:	3039      	adds	r0, #57	; 0x39
    611c:	47a0      	blx	r4
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    611e:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    6122:	3433      	adds	r4, #51	; 0x33
    6124:	f642 7347 	movw	r3, #12103	; 0x2f47
    6128:	5ced      	ldrb	r5, [r5, r3]
    612a:	4629      	mov	r1, r5
    612c:	4620      	mov	r0, r4
    612e:	4b1a      	ldr	r3, [pc, #104]	; (6198 <grid_port_receive_decode+0x55c>)
    6130:	4798      	blx	r3
    6132:	4602      	mov	r2, r0
    6134:	4629      	mov	r1, r5
    6136:	4620      	mov	r0, r4
    6138:	4b18      	ldr	r3, [pc, #96]	; (619c <grid_port_receive_decode+0x560>)
    613a:	4798      	blx	r3
    613c:	e018      	b.n	6170 <grid_port_receive_decode+0x534>
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    613e:	4818      	ldr	r0, [pc, #96]	; (61a0 <grid_port_receive_decode+0x564>)
    6140:	4b18      	ldr	r3, [pc, #96]	; (61a4 <grid_port_receive_decode+0x568>)
    6142:	4798      	blx	r3
    6144:	e014      	b.n	6170 <grid_port_receive_decode+0x534>
	message = &buffer[0];
    6146:	f8d7 b01c 	ldr.w	fp, [r7, #28]
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    614a:	6a82      	ldr	r2, [r0, #40]	; 0x28
    614c:	4432      	add	r2, r6
    614e:	4b16      	ldr	r3, [pc, #88]	; (61a8 <grid_port_receive_decode+0x56c>)
    6150:	fba3 1302 	umull	r1, r3, r3, r2
    6154:	0b1b      	lsrs	r3, r3, #12
    6156:	f241 3188 	movw	r1, #5000	; 0x1388
    615a:	fb01 2313 	mls	r3, r1, r3, r2
    615e:	6283      	str	r3, [r0, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    6160:	6243      	str	r3, [r0, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    6162:	2300      	movs	r3, #0
    6164:	6203      	str	r3, [r0, #32]
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    6166:	f89b 3000 	ldrb.w	r3, [fp]
    616a:	2b01      	cmp	r3, #1
    616c:	f43f addd 	beq.w	5d2a <grid_port_receive_decode+0xee>
}
    6170:	372c      	adds	r7, #44	; 0x2c
    6172:	46bd      	mov	sp, r7
    6174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6178:	00009c31 	.word	0x00009c31
    617c:	20007260 	.word	0x20007260
    6180:	00009b6d 	.word	0x00009b6d
    6184:	00013f38 	.word	0x00013f38
    6188:	00013e40 	.word	0x00013e40
    618c:	00012aad 	.word	0x00012aad
    6190:	00009bdd 	.word	0x00009bdd
    6194:	00009c71 	.word	0x00009c71
    6198:	00009dc5 	.word	0x00009dc5
    619c:	00009e01 	.word	0x00009e01
    61a0:	00013f40 	.word	0x00013f40
    61a4:	00012b95 	.word	0x00012b95
    61a8:	d1b71759 	.word	0xd1b71759

000061ac <grid_port_receive_task>:
void grid_port_receive_task(struct grid_port* por){
    61ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    61b0:	b083      	sub	sp, #12
    61b2:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    61b4:	7e03      	ldrb	r3, [r0, #24]
    61b6:	2b01      	cmp	r3, #1
    61b8:	d01c      	beq.n	61f4 <grid_port_receive_task+0x48>
	if	(por->rx_double_buffer_status == 0){
    61ba:	6a23      	ldr	r3, [r4, #32]
    61bc:	2b00      	cmp	r3, #0
    61be:	f040 809f 	bne.w	6300 <grid_port_receive_task+0x154>
		if (por->usart!=NULL){ // His is GRID usart port
    61c2:	6863      	ldr	r3, [r4, #4]
    61c4:	2b00      	cmp	r3, #0
    61c6:	d039      	beq.n	623c <grid_port_receive_task+0x90>
			if (por->rx_double_buffer_timeout > 1000){
    61c8:	69e3      	ldr	r3, [r4, #28]
    61ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    61ce:	d933      	bls.n	6238 <grid_port_receive_task+0x8c>
				if (por->partner_status == 1){
    61d0:	f642 734b 	movw	r3, #12107	; 0x2f4b
    61d4:	5ce3      	ldrb	r3, [r4, r3]
    61d6:	2b01      	cmp	r3, #1
    61d8:	d01b      	beq.n	6212 <grid_port_receive_task+0x66>
					if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    61da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    61dc:	b913      	cbnz	r3, 61e4 <grid_port_receive_task+0x38>
    61de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    61e0:	2b00      	cmp	r3, #0
    61e2:	d02b      	beq.n	623c <grid_port_receive_task+0x90>
						GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    61e4:	4950      	ldr	r1, [pc, #320]	; (6328 <grid_port_receive_task+0x17c>)
    61e6:	4851      	ldr	r0, [pc, #324]	; (632c <grid_port_receive_task+0x180>)
    61e8:	4b51      	ldr	r3, [pc, #324]	; (6330 <grid_port_receive_task+0x184>)
    61ea:	4798      	blx	r3
						grid_port_reset_receiver(por);
    61ec:	4620      	mov	r0, r4
    61ee:	4b51      	ldr	r3, [pc, #324]	; (6334 <grid_port_receive_task+0x188>)
    61f0:	4798      	blx	r3
    61f2:	e023      	b.n	623c <grid_port_receive_task+0x90>
		por->usart_error_flag = 0;
    61f4:	2500      	movs	r5, #0
    61f6:	7605      	strb	r5, [r0, #24]
		grid_port_reset_receiver(por);
    61f8:	4b4e      	ldr	r3, [pc, #312]	; (6334 <grid_port_receive_task+0x188>)
    61fa:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500); // White triangle
    61fc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    6200:	9301      	str	r3, [sp, #4]
    6202:	9500      	str	r5, [sp, #0]
    6204:	23ff      	movs	r3, #255	; 0xff
    6206:	461a      	mov	r2, r3
    6208:	4619      	mov	r1, r3
    620a:	484b      	ldr	r0, [pc, #300]	; (6338 <grid_port_receive_task+0x18c>)
    620c:	4d4b      	ldr	r5, [pc, #300]	; (633c <grid_port_receive_task+0x190>)
    620e:	47a8      	blx	r5
    6210:	e7d3      	b.n	61ba <grid_port_receive_task+0xe>
					GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    6212:	494b      	ldr	r1, [pc, #300]	; (6340 <grid_port_receive_task+0x194>)
    6214:	4845      	ldr	r0, [pc, #276]	; (632c <grid_port_receive_task+0x180>)
    6216:	4b46      	ldr	r3, [pc, #280]	; (6330 <grid_port_receive_task+0x184>)
    6218:	4798      	blx	r3
					grid_port_reset_receiver(por);
    621a:	4620      	mov	r0, r4
    621c:	4b45      	ldr	r3, [pc, #276]	; (6334 <grid_port_receive_task+0x188>)
    621e:	4798      	blx	r3
					grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500);
    6220:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    6224:	9301      	str	r3, [sp, #4]
    6226:	2300      	movs	r3, #0
    6228:	9300      	str	r3, [sp, #0]
    622a:	23ff      	movs	r3, #255	; 0xff
    622c:	461a      	mov	r2, r3
    622e:	4619      	mov	r1, r3
    6230:	4841      	ldr	r0, [pc, #260]	; (6338 <grid_port_receive_task+0x18c>)
    6232:	4d42      	ldr	r5, [pc, #264]	; (633c <grid_port_receive_task+0x190>)
    6234:	47a8      	blx	r5
    6236:	e001      	b.n	623c <grid_port_receive_task+0x90>
				por->rx_double_buffer_timeout++;
    6238:	3301      	adds	r3, #1
    623a:	61e3      	str	r3, [r4, #28]
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    623c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    623e:	18e1      	adds	r1, r4, r3
    6240:	f241 32b4 	movw	r2, #5044	; 0x13b4
    6244:	5c8a      	ldrb	r2, [r1, r2]
    6246:	2a0a      	cmp	r2, #10
    6248:	d013      	beq.n	6272 <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    624a:	2a00      	cmp	r2, #0
    624c:	d068      	beq.n	6320 <grid_port_receive_task+0x174>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    624e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    6250:	1e51      	subs	r1, r2, #1
    6252:	428b      	cmp	r3, r1
    6254:	d01f      	beq.n	6296 <grid_port_receive_task+0xea>
    6256:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    625a:	f241 3087 	movw	r0, #4999	; 0x1387
				por->rx_double_buffer_timeout = 0;
    625e:	2600      	movs	r6, #0
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    6260:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 634c <grid_port_receive_task+0x1a0>
    6264:	f241 3788 	movw	r7, #5000	; 0x1388
    6268:	f241 35b4 	movw	r5, #5044	; 0x13b4
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    626c:	f241 3c86 	movw	ip, #4998	; 0x1386
    6270:	e034      	b.n	62dc <grid_port_receive_task+0x130>
				por->rx_double_buffer_status = 1;
    6272:	2301      	movs	r3, #1
    6274:	6223      	str	r3, [r4, #32]
				por->rx_double_buffer_timeout = 0;
    6276:	2300      	movs	r3, #0
    6278:	61e3      	str	r3, [r4, #28]
				return;
    627a:	e051      	b.n	6320 <grid_port_receive_task+0x174>
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    627c:	b15a      	cbz	r2, 6296 <grid_port_receive_task+0xea>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    627e:	4402      	add	r2, r0
    6280:	fbae 8302 	umull	r8, r3, lr, r2
    6284:	0b1b      	lsrs	r3, r3, #12
    6286:	fb07 2213 	mls	r2, r7, r3, r2
    628a:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    628c:	5d53      	ldrb	r3, [r2, r5]
    628e:	b913      	cbnz	r3, 6296 <grid_port_receive_task+0xea>
				por->rx_double_buffer_timeout = 0;
    6290:	61e6      	str	r6, [r4, #28]
				por->rx_double_buffer_seek_start_index=0;
    6292:	6266      	str	r6, [r4, #36]	; 0x24
    6294:	e014      	b.n	62c0 <grid_port_receive_task+0x114>
				GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun");
    6296:	492b      	ldr	r1, [pc, #172]	; (6344 <grid_port_receive_task+0x198>)
    6298:	4824      	ldr	r0, [pc, #144]	; (632c <grid_port_receive_task+0x180>)
    629a:	4b25      	ldr	r3, [pc, #148]	; (6330 <grid_port_receive_task+0x184>)
    629c:	4798      	blx	r3
				grid_port_reset_receiver(por);
    629e:	4620      	mov	r0, r4
    62a0:	4b24      	ldr	r3, [pc, #144]	; (6334 <grid_port_receive_task+0x188>)
    62a2:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED
    62a4:	23c8      	movs	r3, #200	; 0xc8
    62a6:	9301      	str	r3, [sp, #4]
    62a8:	2302      	movs	r3, #2
    62aa:	9300      	str	r3, [sp, #0]
    62ac:	2300      	movs	r3, #0
    62ae:	461a      	mov	r2, r3
    62b0:	21ff      	movs	r1, #255	; 0xff
    62b2:	4821      	ldr	r0, [pc, #132]	; (6338 <grid_port_receive_task+0x18c>)
    62b4:	4c21      	ldr	r4, [pc, #132]	; (633c <grid_port_receive_task+0x190>)
    62b6:	47a0      	blx	r4
				return;
    62b8:	e032      	b.n	6320 <grid_port_receive_task+0x174>
				por->rx_double_buffer_timeout = 0;
    62ba:	61e6      	str	r6, [r4, #28]
				por->rx_double_buffer_seek_start_index++;
    62bc:	3301      	adds	r3, #1
    62be:	6263      	str	r3, [r4, #36]	; 0x24
    62c0:	3901      	subs	r1, #1
    62c2:	b289      	uxth	r1, r1
		for(uint16_t i = 0; i<490; i++){
    62c4:	b1d1      	cbz	r1, 62fc <grid_port_receive_task+0x150>
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    62c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    62c8:	18e2      	adds	r2, r4, r3
    62ca:	5d52      	ldrb	r2, [r2, r5]
    62cc:	2a0a      	cmp	r2, #10
    62ce:	d0d0      	beq.n	6272 <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    62d0:	b332      	cbz	r2, 6320 <grid_port_receive_task+0x174>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    62d2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    62d4:	f102 38ff 	add.w	r8, r2, #4294967295
    62d8:	4543      	cmp	r3, r8
    62da:	d0dc      	beq.n	6296 <grid_port_receive_task+0xea>
    62dc:	4283      	cmp	r3, r0
    62de:	d0cd      	beq.n	627c <grid_port_receive_task+0xd0>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    62e0:	4402      	add	r2, r0
    62e2:	fbae 9802 	umull	r9, r8, lr, r2
    62e6:	ea4f 3818 	mov.w	r8, r8, lsr #12
    62ea:	fb07 2218 	mls	r2, r7, r8, r2
    62ee:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    62f0:	5d52      	ldrb	r2, [r2, r5]
    62f2:	2a00      	cmp	r2, #0
    62f4:	d1cf      	bne.n	6296 <grid_port_receive_task+0xea>
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    62f6:	4563      	cmp	r3, ip
    62f8:	d9df      	bls.n	62ba <grid_port_receive_task+0x10e>
    62fa:	e7c9      	b.n	6290 <grid_port_receive_task+0xe4>
	if (por->rx_double_buffer_status == 0){
    62fc:	6a23      	ldr	r3, [r4, #32]
    62fe:	b17b      	cbz	r3, 6320 <grid_port_receive_task+0x174>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    6300:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    6302:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6304:	4299      	cmp	r1, r3
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    6306:	bf32      	itee	cc
    6308:	3301      	addcc	r3, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    630a:	f503 539c 	addcs.w	r3, r3, #4992	; 0x1380
    630e:	3309      	addcs	r3, #9
    6310:	1a5a      	subs	r2, r3, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    6312:	b292      	uxth	r2, r2
    6314:	b289      	uxth	r1, r1
    6316:	4620      	mov	r0, r4
    6318:	4b0b      	ldr	r3, [pc, #44]	; (6348 <grid_port_receive_task+0x19c>)
    631a:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    631c:	2300      	movs	r3, #0
    631e:	6223      	str	r3, [r4, #32]
}
    6320:	b003      	add	sp, #12
    6322:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6326:	bf00      	nop
    6328:	00013fd0 	.word	0x00013fd0
    632c:	00013e40 	.word	0x00013e40
    6330:	00012aad 	.word	0x00012aad
    6334:	00005aa9 	.word	0x00005aa9
    6338:	20007260 	.word	0x20007260
    633c:	00009bdd 	.word	0x00009bdd
    6340:	00013fac 	.word	0x00013fac
    6344:	00013fec 	.word	0x00013fec
    6348:	00005c3d 	.word	0x00005c3d
    634c:	d1b71759 	.word	0xd1b71759

00006350 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    6350:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    6354:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    6358:	429a      	cmp	r2, r3
    635a:	d000      	beq.n	635e <grid_buffer_read_size+0xe>
    635c:	e7fe      	b.n	635c <grid_buffer_read_size+0xc>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    635e:	f8b0 23ea 	ldrh.w	r2, [r0, #1002]	; 0x3ea
    6362:	429a      	cmp	r2, r3
    6364:	d000      	beq.n	6368 <grid_buffer_read_size+0x18>
    6366:	e7fe      	b.n	6366 <grid_buffer_read_size+0x16>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    6368:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    636a:	f8b0 53f2 	ldrh.w	r5, [r0, #1010]	; 0x3f2
    636e:	42ab      	cmp	r3, r5
    6370:	d028      	beq.n	63c4 <grid_buffer_read_size+0x74>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    6372:	8804      	ldrh	r4, [r0, #0]
    6374:	b314      	cbz	r4, 63bc <grid_buffer_read_size+0x6c>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    6376:	4626      	mov	r6, r4
    6378:	fb93 f2f4 	sdiv	r2, r3, r4
    637c:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    6380:	b291      	uxth	r1, r2
    6382:	428d      	cmp	r5, r1
    6384:	d020      	beq.n	63c8 <grid_buffer_read_size+0x78>
		
		if (buf->buffer_storage[index] == '\n'){
    6386:	fa10 f282 	uxtah	r2, r0, r2
    638a:	7892      	ldrb	r2, [r2, #2]
    638c:	2a0a      	cmp	r2, #10
    638e:	d116      	bne.n	63be <grid_buffer_read_size+0x6e>
    6390:	2300      	movs	r3, #0
						
			return i+1; // packet length
    6392:	3301      	adds	r3, #1
    6394:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    6396:	bcf0      	pop	{r4, r5, r6, r7}
    6398:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    639a:	fb92 f1f6 	sdiv	r1, r2, r6
    639e:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    63a2:	b28f      	uxth	r7, r1
    63a4:	42bd      	cmp	r5, r7
    63a6:	d011      	beq.n	63cc <grid_buffer_read_size+0x7c>
    63a8:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    63aa:	fa10 f181 	uxtah	r1, r0, r1
    63ae:	7889      	ldrb	r1, [r1, #2]
    63b0:	290a      	cmp	r1, #10
    63b2:	d0ee      	beq.n	6392 <grid_buffer_read_size+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    63b4:	3301      	adds	r3, #1
    63b6:	b29b      	uxth	r3, r3
    63b8:	42a3      	cmp	r3, r4
    63ba:	d1ee      	bne.n	639a <grid_buffer_read_size+0x4a>
    63bc:	e7fe      	b.n	63bc <grid_buffer_read_size+0x6c>
    63be:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    63c0:	2300      	movs	r3, #0
    63c2:	e7f7      	b.n	63b4 <grid_buffer_read_size+0x64>
		return 0;
    63c4:	2000      	movs	r0, #0
    63c6:	e7e6      	b.n	6396 <grid_buffer_read_size+0x46>
		if (index == buf->write_start) return 0;
    63c8:	2000      	movs	r0, #0
    63ca:	e7e4      	b.n	6396 <grid_buffer_read_size+0x46>
    63cc:	2000      	movs	r0, #0
    63ce:	e7e2      	b.n	6396 <grid_buffer_read_size+0x46>

000063d0 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    63d0:	f8b0 23ee 	ldrh.w	r2, [r0, #1006]	; 0x3ee
    63d4:	f8b0 33ec 	ldrh.w	r3, [r0, #1004]	; 0x3ec
    63d8:	4293      	cmp	r3, r2
    63da:	d000      	beq.n	63de <grid_buffer_read_init+0xe>
    63dc:	e7fe      	b.n	63dc <grid_buffer_read_init+0xc>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    63de:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    63e2:	4293      	cmp	r3, r2
    63e4:	d000      	beq.n	63e8 <grid_buffer_read_init+0x18>
    63e6:	e7fe      	b.n	63e6 <grid_buffer_read_init+0x16>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    63e8:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    63ea:	f8b0 53f2 	ldrh.w	r5, [r0, #1010]	; 0x3f2
    63ee:	42aa      	cmp	r2, r5
    63f0:	d032      	beq.n	6458 <grid_buffer_read_init+0x88>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    63f2:	8804      	ldrh	r4, [r0, #0]
    63f4:	b364      	cbz	r4, 6450 <grid_buffer_read_init+0x80>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    63f6:	4626      	mov	r6, r4
    63f8:	fb92 f3f4 	sdiv	r3, r2, r4
    63fc:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    6400:	b299      	uxth	r1, r3
    6402:	428d      	cmp	r5, r1
    6404:	d02a      	beq.n	645c <grid_buffer_read_init+0x8c>
    6406:	460b      	mov	r3, r1
					
		if (buf->buffer_storage[index] == '\n'){
    6408:	1841      	adds	r1, r0, r1
    640a:	7889      	ldrb	r1, [r1, #2]
    640c:	290a      	cmp	r1, #10
    640e:	d120      	bne.n	6452 <grid_buffer_read_init+0x82>
    6410:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    6412:	3301      	adds	r3, #1
    6414:	fb93 f2f4 	sdiv	r2, r3, r4
    6418:	fb04 3312 	mls	r3, r4, r2, r3
    641c:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
					
			buf->read_length = i+1;
    6420:	1c4b      	adds	r3, r1, #1
    6422:	b29b      	uxth	r3, r3
    6424:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    6428:	4618      	mov	r0, r3
    642a:	bcf0      	pop	{r4, r5, r6, r7}
    642c:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    642e:	fb92 f3f6 	sdiv	r3, r2, r6
    6432:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    6436:	b29f      	uxth	r7, r3
    6438:	42bd      	cmp	r5, r7
    643a:	d011      	beq.n	6460 <grid_buffer_read_init+0x90>
    643c:	463b      	mov	r3, r7
    643e:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    6440:	19c7      	adds	r7, r0, r7
    6442:	78bf      	ldrb	r7, [r7, #2]
    6444:	2f0a      	cmp	r7, #10
    6446:	d0e4      	beq.n	6412 <grid_buffer_read_init+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    6448:	3101      	adds	r1, #1
    644a:	b289      	uxth	r1, r1
    644c:	42a1      	cmp	r1, r4
    644e:	d1ee      	bne.n	642e <grid_buffer_read_init+0x5e>
    6450:	e7fe      	b.n	6450 <grid_buffer_read_init+0x80>
    6452:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    6454:	2100      	movs	r1, #0
    6456:	e7f7      	b.n	6448 <grid_buffer_read_init+0x78>
		return 0;
    6458:	2300      	movs	r3, #0
    645a:	e7e5      	b.n	6428 <grid_buffer_read_init+0x58>
		if (index == buf->write_start) return 0;	
    645c:	2300      	movs	r3, #0
    645e:	e7e3      	b.n	6428 <grid_buffer_read_init+0x58>
    6460:	2300      	movs	r3, #0
    6462:	e7e1      	b.n	6428 <grid_buffer_read_init+0x58>

00006464 <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    6464:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    6468:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    646c:	4299      	cmp	r1, r3
    646e:	d00f      	beq.n	6490 <grid_buffer_read_character+0x2c>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    6470:	b410      	push	{r4}
    6472:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    6474:	18c1      	adds	r1, r0, r3
    6476:	7888      	ldrb	r0, [r1, #2]
		
		buf->read_active++;
    6478:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    647a:	b29b      	uxth	r3, r3
    647c:	8814      	ldrh	r4, [r2, #0]
    647e:	fbb3 f1f4 	udiv	r1, r3, r4
    6482:	fb04 3311 	mls	r3, r4, r1, r3
    6486:	f8a2 33ee 	strh.w	r3, [r2, #1006]	; 0x3ee
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    648a:	f85d 4b04 	ldr.w	r4, [sp], #4
    648e:	4770      	bx	lr
    6490:	e7fe      	b.n	6490 <grid_buffer_read_character+0x2c>

00006492 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    6492:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    6496:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    649a:	429a      	cmp	r2, r3
    649c:	d000      	beq.n	64a0 <grid_buffer_read_acknowledge+0xe>
    649e:	e7fe      	b.n	649e <grid_buffer_read_acknowledge+0xc>
		buf->read_start = buf->read_stop;
    64a0:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    64a4:	2001      	movs	r0, #1
    64a6:	4770      	bx	lr

000064a8 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    64a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    64ac:	b086      	sub	sp, #24
    64ae:	4604      	mov	r4, r0
    64b0:	460f      	mov	r7, r1
    64b2:	4615      	mov	r5, r2
    64b4:	4698      	mov	r8, r3
	
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    64b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    64ba:	f500 501c 	add.w	r0, r0, #9984	; 0x2700
    64be:	303c      	adds	r0, #60	; 0x3c
    64c0:	4e53      	ldr	r6, [pc, #332]	; (6610 <grid_port_init+0x168>)
    64c2:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, GRID_BUFFER_SIZE);
    64c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    64c8:	f504 502c 	add.w	r0, r4, #11008	; 0x2b00
    64cc:	3034      	adds	r0, #52	; 0x34
    64ce:	47b0      	blx	r6
	
	
	por->cooldown = 0;
    64d0:	2300      	movs	r3, #0
    64d2:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    64d4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    64d8:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    64da:	f884 8009 	strb.w	r8, [r4, #9]
	
	por->usart	= usart;
    64de:	6067      	str	r7, [r4, #4]
	por->type		= type;
    64e0:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    64e2:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    64e4:	6223      	str	r3, [r4, #32]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    64e6:	4618      	mov	r0, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    64e8:	f241 3188 	movw	r1, #5000	; 0x1388
		por->tx_double_buffer[i] = 0;		
    64ec:	18e2      	adds	r2, r4, r3
    64ee:	f882 002c 	strb.w	r0, [r2, #44]	; 0x2c
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    64f2:	3301      	adds	r3, #1
    64f4:	428b      	cmp	r3, r1
    64f6:	d1f9      	bne.n	64ec <grid_port_init+0x44>
    64f8:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    64fa:	f241 36b4 	movw	r6, #5044	; 0x13b4
    64fe:	4618      	mov	r0, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    6500:	f241 3188 	movw	r1, #5000	; 0x1388
		por->rx_double_buffer[i] = 0;
    6504:	18e2      	adds	r2, r4, r3
    6506:	5590      	strb	r0, [r2, r6]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    6508:	3301      	adds	r3, #1
    650a:	428b      	cmp	r3, r1
    650c:	d1fa      	bne.n	6504 <grid_port_init+0x5c>
	}
	
	por->partner_fi = 0;
    650e:	2300      	movs	r3, #0
    6510:	f642 7230 	movw	r2, #12080	; 0x2f30
    6514:	54a3      	strb	r3, [r4, r2]
	
	por->partner_hwcfg = 0;
    6516:	f642 722c 	movw	r2, #12076	; 0x2f2c
    651a:	50a3      	str	r3, [r4, r2]
	por->partner_status = 1;
    651c:	2101      	movs	r1, #1
    651e:	f642 724b 	movw	r2, #12107	; 0x2f4b
    6522:	54a1      	strb	r1, [r4, r2]
	
	por->ping_local_token = 255;
    6524:	22ff      	movs	r2, #255	; 0xff
    6526:	f642 7131 	movw	r1, #12081	; 0x2f31
    652a:	5462      	strb	r2, [r4, r1]
	por->ping_partner_token = 255;
    652c:	f642 7132 	movw	r1, #12082	; 0x2f32
    6530:	5462      	strb	r2, [r4, r1]
	
	por->ping_flag = 0;
    6532:	f642 7248 	movw	r2, #12104	; 0x2f48
    6536:	54a3      	strb	r3, [r4, r2]
	
	if (type == GRID_PORT_TYPE_USART){	
    6538:	2d01      	cmp	r5, #1
    653a:	d006      	beq.n	654a <grid_port_init+0xa2>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    653c:	2201      	movs	r2, #1
    653e:	f642 734b 	movw	r3, #12107	; 0x2f4b
    6542:	54e2      	strb	r2, [r4, r3]
	}
	
}
    6544:	b006      	add	sp, #24
    6546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    654a:	f642 724b 	movw	r2, #12107	; 0x2f4b
    654e:	54a3      	strb	r3, [r4, r2]
		por->partner_fi = 0;
    6550:	f642 7230 	movw	r2, #12080	; 0x2f30
    6554:	54a3      	strb	r3, [r4, r2]
		sprintf(por->ping_packet, "%c%c%c%c%02x%02x%02x%c00\n", GRID_CONST_SOH, GRID_CONST_DCT, GRID_CONST_BELL, por->direction, grid_sys_get_hwcfg(), 255, 255, GRID_CONST_EOT);
    6556:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    655a:	3533      	adds	r5, #51	; 0x33
    655c:	7a66      	ldrb	r6, [r4, #9]
    655e:	b2f6      	uxtb	r6, r6
    6560:	4b2c      	ldr	r3, [pc, #176]	; (6614 <grid_port_init+0x16c>)
    6562:	4798      	blx	r3
    6564:	2304      	movs	r3, #4
    6566:	9305      	str	r3, [sp, #20]
    6568:	23ff      	movs	r3, #255	; 0xff
    656a:	9304      	str	r3, [sp, #16]
    656c:	9303      	str	r3, [sp, #12]
    656e:	9002      	str	r0, [sp, #8]
    6570:	9601      	str	r6, [sp, #4]
    6572:	2307      	movs	r3, #7
    6574:	9300      	str	r3, [sp, #0]
    6576:	230e      	movs	r3, #14
    6578:	2201      	movs	r2, #1
    657a:	4927      	ldr	r1, [pc, #156]	; (6618 <grid_port_init+0x170>)
    657c:	4628      	mov	r0, r5
    657e:	4e27      	ldr	r6, [pc, #156]	; (661c <grid_port_init+0x174>)
    6580:	47b0      	blx	r6
		por->ping_packet_length = strlen(por->ping_packet);	
    6582:	4628      	mov	r0, r5
    6584:	4b26      	ldr	r3, [pc, #152]	; (6620 <grid_port_init+0x178>)
    6586:	4798      	blx	r3
    6588:	b2c0      	uxtb	r0, r0
    658a:	f642 7347 	movw	r3, #12103	; 0x2f47
    658e:	54e0      	strb	r0, [r4, r3]
		grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    6590:	5ce6      	ldrb	r6, [r4, r3]
    6592:	b2f6      	uxtb	r6, r6
    6594:	5ce1      	ldrb	r1, [r4, r3]
    6596:	4628      	mov	r0, r5
    6598:	4b22      	ldr	r3, [pc, #136]	; (6624 <grid_port_init+0x17c>)
    659a:	4798      	blx	r3
    659c:	4602      	mov	r2, r0
    659e:	4631      	mov	r1, r6
    65a0:	4628      	mov	r0, r5
    65a2:	4b21      	ldr	r3, [pc, #132]	; (6628 <grid_port_init+0x180>)
    65a4:	4798      	blx	r3
		if (por->direction == GRID_CONST_NORTH){
    65a6:	7a63      	ldrb	r3, [r4, #9]
    65a8:	b2db      	uxtb	r3, r3
    65aa:	2b11      	cmp	r3, #17
    65ac:	d014      	beq.n	65d8 <grid_port_init+0x130>
		else if (por->direction == GRID_CONST_EAST){
    65ae:	7a63      	ldrb	r3, [r4, #9]
    65b0:	b2db      	uxtb	r3, r3
    65b2:	2b12      	cmp	r3, #18
    65b4:	d019      	beq.n	65ea <grid_port_init+0x142>
		else if (por->direction == GRID_CONST_SOUTH){
    65b6:	7a63      	ldrb	r3, [r4, #9]
    65b8:	b2db      	uxtb	r3, r3
    65ba:	2b13      	cmp	r3, #19
    65bc:	d01e      	beq.n	65fc <grid_port_init+0x154>
		else if (por->direction == GRID_CONST_WEST){
    65be:	7a63      	ldrb	r3, [r4, #9]
    65c0:	b2db      	uxtb	r3, r3
    65c2:	2b14      	cmp	r3, #20
    65c4:	d1be      	bne.n	6544 <grid_port_init+0x9c>
			por->dx = -1;
    65c6:	22ff      	movs	r2, #255	; 0xff
    65c8:	f642 7349 	movw	r3, #12105	; 0x2f49
    65cc:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    65ce:	2200      	movs	r2, #0
    65d0:	f642 734a 	movw	r3, #12106	; 0x2f4a
    65d4:	54e2      	strb	r2, [r4, r3]
    65d6:	e7b5      	b.n	6544 <grid_port_init+0x9c>
			por->dx = 0;
    65d8:	2200      	movs	r2, #0
    65da:	f642 7349 	movw	r3, #12105	; 0x2f49
    65de:	54e2      	strb	r2, [r4, r3]
			por->dy = 1;
    65e0:	2201      	movs	r2, #1
    65e2:	f642 734a 	movw	r3, #12106	; 0x2f4a
    65e6:	54e2      	strb	r2, [r4, r3]
    65e8:	e7ac      	b.n	6544 <grid_port_init+0x9c>
			por->dx = 1;
    65ea:	2201      	movs	r2, #1
    65ec:	f642 7349 	movw	r3, #12105	; 0x2f49
    65f0:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    65f2:	2200      	movs	r2, #0
    65f4:	f642 734a 	movw	r3, #12106	; 0x2f4a
    65f8:	54e2      	strb	r2, [r4, r3]
    65fa:	e7a3      	b.n	6544 <grid_port_init+0x9c>
			por->dx = 0;
    65fc:	2200      	movs	r2, #0
    65fe:	f642 7349 	movw	r3, #12105	; 0x2f49
    6602:	54e2      	strb	r2, [r4, r3]
			por->dy = -1;
    6604:	22ff      	movs	r2, #255	; 0xff
    6606:	f642 734a 	movw	r3, #12106	; 0x2f4a
    660a:	54e2      	strb	r2, [r4, r3]
    660c:	e79a      	b.n	6544 <grid_port_init+0x9c>
    660e:	bf00      	nop
    6610:	00005b45 	.word	0x00005b45
    6614:	00009cd5 	.word	0x00009cd5
    6618:	00014008 	.word	0x00014008
    661c:	00012d99 	.word	0x00012d99
    6620:	00012de1 	.word	0x00012de1
    6624:	00009dc5 	.word	0x00009dc5
    6628:	00009e01 	.word	0x00009e01

0000662c <grid_port_init_all>:

void grid_port_init_all(void){
    662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6630:	b082      	sub	sp, #8
	
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    6632:	2600      	movs	r6, #0
    6634:	9600      	str	r6, [sp, #0]
    6636:	2311      	movs	r3, #17
    6638:	2201      	movs	r2, #1
    663a:	491b      	ldr	r1, [pc, #108]	; (66a8 <grid_port_init_all+0x7c>)
    663c:	481b      	ldr	r0, [pc, #108]	; (66ac <grid_port_init_all+0x80>)
    663e:	4d1c      	ldr	r5, [pc, #112]	; (66b0 <grid_port_init_all+0x84>)
    6640:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    6642:	2401      	movs	r4, #1
    6644:	9400      	str	r4, [sp, #0]
    6646:	2312      	movs	r3, #18
    6648:	4622      	mov	r2, r4
    664a:	491a      	ldr	r1, [pc, #104]	; (66b4 <grid_port_init_all+0x88>)
    664c:	481a      	ldr	r0, [pc, #104]	; (66b8 <grid_port_init_all+0x8c>)
    664e:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    6650:	f04f 0902 	mov.w	r9, #2
    6654:	f8cd 9000 	str.w	r9, [sp]
    6658:	2313      	movs	r3, #19
    665a:	4622      	mov	r2, r4
    665c:	4917      	ldr	r1, [pc, #92]	; (66bc <grid_port_init_all+0x90>)
    665e:	4818      	ldr	r0, [pc, #96]	; (66c0 <grid_port_init_all+0x94>)
    6660:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    6662:	2703      	movs	r7, #3
    6664:	9700      	str	r7, [sp, #0]
    6666:	2314      	movs	r3, #20
    6668:	4622      	mov	r2, r4
    666a:	4916      	ldr	r1, [pc, #88]	; (66c4 <grid_port_init_all+0x98>)
    666c:	4816      	ldr	r0, [pc, #88]	; (66c8 <grid_port_init_all+0x9c>)
    666e:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    6670:	f8df 805c 	ldr.w	r8, [pc, #92]	; 66d0 <grid_port_init_all+0xa4>
    6674:	f04f 0aff 	mov.w	sl, #255	; 0xff
    6678:	f8cd a000 	str.w	sl, [sp]
    667c:	4633      	mov	r3, r6
    667e:	463a      	mov	r2, r7
    6680:	4631      	mov	r1, r6
    6682:	4640      	mov	r0, r8
    6684:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    6686:	4f11      	ldr	r7, [pc, #68]	; (66cc <grid_port_init_all+0xa0>)
    6688:	f8cd a000 	str.w	sl, [sp]
    668c:	4633      	mov	r3, r6
    668e:	464a      	mov	r2, r9
    6690:	4631      	mov	r1, r6
    6692:	4638      	mov	r0, r7
    6694:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    6696:	f642 734b 	movw	r3, #12107	; 0x2f4b
    669a:	f808 4003 	strb.w	r4, [r8, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    669e:	54fc      	strb	r4, [r7, r3]
	
	
}
    66a0:	b002      	add	sp, #8
    66a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    66a6:	bf00      	nop
    66a8:	200011d4 	.word	0x200011d4
    66ac:	200013a8 	.word	0x200013a8
    66b0:	000064a9 	.word	0x000064a9
    66b4:	20001180 	.word	0x20001180
    66b8:	20010f38 	.word	0x20010f38
    66bc:	200012d8 	.word	0x200012d8
    66c0:	2000af9c 	.word	0x2000af9c
    66c4:	20001288 	.word	0x20001288
    66c8:	20007b9c 	.word	0x20007b9c
    66cc:	2000deec 	.word	0x2000deec
    66d0:	20004308 	.word	0x20004308

000066d4 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    66d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    66d8:	b095      	sub	sp, #84	; 0x54
    66da:	af02      	add	r7, sp, #8
    66dc:	4605      	mov	r5, r0
    66de:	60f9      	str	r1, [r7, #12]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    66e0:	f500 532c 	add.w	r3, r0, #11008	; 0x2b00
    66e4:	3334      	adds	r3, #52	; 0x34
    66e6:	613b      	str	r3, [r7, #16]
    66e8:	4618      	mov	r0, r3
    66ea:	4b60      	ldr	r3, [pc, #384]	; (686c <grid_port_process_inbound+0x198>)
    66ec:	4798      	blx	r3
	
	if (!packet_size){
    66ee:	b920      	cbnz	r0, 66fa <grid_port_process_inbound+0x26>
		
		// NO PACKET IN RX BUFFER
		return 0;
    66f0:	2000      	movs	r0, #0
		}	

		return 1;
	}
		
}
    66f2:	374c      	adds	r7, #76	; 0x4c
    66f4:	46bd      	mov	sp, r7
    66f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    66fa:	4680      	mov	r8, r0
	}else{
    66fc:	f8c7 d004 	str.w	sp, [r7, #4]
		port_array_default[0] = &GRID_PORT_N;
    6700:	4b5b      	ldr	r3, [pc, #364]	; (6870 <grid_port_process_inbound+0x19c>)
    6702:	61bb      	str	r3, [r7, #24]
		port_array_default[1] = &GRID_PORT_E;
    6704:	4b5b      	ldr	r3, [pc, #364]	; (6874 <grid_port_process_inbound+0x1a0>)
    6706:	61fb      	str	r3, [r7, #28]
		port_array_default[2] = &GRID_PORT_S;
    6708:	4b5b      	ldr	r3, [pc, #364]	; (6878 <grid_port_process_inbound+0x1a4>)
    670a:	623b      	str	r3, [r7, #32]
		port_array_default[3] = &GRID_PORT_W;
    670c:	4b5b      	ldr	r3, [pc, #364]	; (687c <grid_port_process_inbound+0x1a8>)
    670e:	627b      	str	r3, [r7, #36]	; 0x24
		port_array_default[4] = &GRID_PORT_U;
    6710:	4b5b      	ldr	r3, [pc, #364]	; (6880 <grid_port_process_inbound+0x1ac>)
    6712:	62bb      	str	r3, [r7, #40]	; 0x28
		port_array_default[5] = &GRID_PORT_H;
    6714:	4b5b      	ldr	r3, [pc, #364]	; (6884 <grid_port_process_inbound+0x1b0>)
    6716:	62fb      	str	r3, [r7, #44]	; 0x2c
    6718:	f107 0318 	add.w	r3, r7, #24
    671c:	f107 0030 	add.w	r0, r7, #48	; 0x30
		uint8_t j=0;
    6720:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    6722:	f642 714b 	movw	r1, #12107	; 0x2f4b
    6726:	e001      	b.n	672c <grid_port_process_inbound+0x58>
		for(uint8_t i=0; i<port_count; i++){
    6728:	4283      	cmp	r3, r0
    672a:	d00d      	beq.n	6748 <grid_port_process_inbound+0x74>
			if (port_array_default[i]->partner_status != 0){
    672c:	f853 2b04 	ldr.w	r2, [r3], #4
    6730:	5c56      	ldrb	r6, [r2, r1]
    6732:	2e00      	cmp	r6, #0
    6734:	d0f8      	beq.n	6728 <grid_port_process_inbound+0x54>
				port_array[j] = port_array_default[i];
    6736:	f107 0648 	add.w	r6, r7, #72	; 0x48
    673a:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    673e:	f846 2c18 	str.w	r2, [r6, #-24]
				j++;
    6742:	3401      	adds	r4, #1
    6744:	b2e4      	uxtb	r4, r4
    6746:	e7ef      	b.n	6728 <grid_port_process_inbound+0x54>
		for (uint8_t i=0; i<port_count; i++)
    6748:	2c00      	cmp	r4, #0
    674a:	d07d      	beq.n	6848 <grid_port_process_inbound+0x174>
    674c:	f107 0930 	add.w	r9, r7, #48	; 0x30
    6750:	1e66      	subs	r6, r4, #1
    6752:	b2f6      	uxtb	r6, r6
    6754:	3601      	adds	r6, #1
    6756:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    675a:	f242 7b3c 	movw	fp, #10044	; 0x273c
    675e:	f8df a144 	ldr.w	sl, [pc, #324]	; 68a4 <grid_port_process_inbound+0x1d0>
    6762:	f8c7 9014 	str.w	r9, [r7, #20]
    6766:	e006      	b.n	6776 <grid_port_process_inbound+0xa2>
    6768:	4458      	add	r0, fp
    676a:	47d0      	blx	sl
    676c:	4580      	cmp	r8, r0
    676e:	d80c      	bhi.n	678a <grid_port_process_inbound+0xb6>
		for (uint8_t i=0; i<port_count; i++)
    6770:	697b      	ldr	r3, [r7, #20]
    6772:	42b3      	cmp	r3, r6
    6774:	d017      	beq.n	67a6 <grid_port_process_inbound+0xd2>
			if (port_array[i] != por || loopback){
    6776:	697b      	ldr	r3, [r7, #20]
    6778:	f853 0b04 	ldr.w	r0, [r3], #4
    677c:	617b      	str	r3, [r7, #20]
    677e:	4285      	cmp	r5, r0
    6780:	d1f2      	bne.n	6768 <grid_port_process_inbound+0x94>
    6782:	68fb      	ldr	r3, [r7, #12]
    6784:	2b00      	cmp	r3, #0
    6786:	d0f3      	beq.n	6770 <grid_port_process_inbound+0x9c>
    6788:	e7ee      	b.n	6768 <grid_port_process_inbound+0x94>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    678a:	23c8      	movs	r3, #200	; 0xc8
    678c:	9301      	str	r3, [sp, #4]
    678e:	2302      	movs	r3, #2
    6790:	9300      	str	r3, [sp, #0]
    6792:	2300      	movs	r3, #0
    6794:	2264      	movs	r2, #100	; 0x64
    6796:	4611      	mov	r1, r2
    6798:	483b      	ldr	r0, [pc, #236]	; (6888 <grid_port_process_inbound+0x1b4>)
    679a:	4c3c      	ldr	r4, [pc, #240]	; (688c <grid_port_process_inbound+0x1b8>)
    679c:	47a0      	blx	r4
					return 0;
    679e:	2000      	movs	r0, #0
    67a0:	f8d7 d004 	ldr.w	sp, [r7, #4]
    67a4:	e7a5      	b.n	66f2 <grid_port_process_inbound+0x1e>
    67a6:	469b      	mov	fp, r3
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    67a8:	6938      	ldr	r0, [r7, #16]
    67aa:	4b39      	ldr	r3, [pc, #228]	; (6890 <grid_port_process_inbound+0x1bc>)
    67ac:	4798      	blx	r3
    67ae:	4580      	cmp	r8, r0
    67b0:	d000      	beq.n	67b4 <grid_port_process_inbound+0xe0>
    67b2:	e7fe      	b.n	67b2 <grid_port_process_inbound+0xde>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    67b4:	f242 7a3c 	movw	sl, #10044	; 0x273c
    67b8:	4e36      	ldr	r6, [pc, #216]	; (6894 <grid_port_process_inbound+0x1c0>)
    67ba:	e003      	b.n	67c4 <grid_port_process_inbound+0xf0>
			if (port_array[i] != por || loopback){
    67bc:	68fb      	ldr	r3, [r7, #12]
    67be:	b92b      	cbnz	r3, 67cc <grid_port_process_inbound+0xf8>
		for (uint8_t i=0; i<port_count; i++)
    67c0:	45d9      	cmp	r9, fp
    67c2:	d046      	beq.n	6852 <grid_port_process_inbound+0x17e>
			if (port_array[i] != por || loopback){
    67c4:	f859 0b04 	ldr.w	r0, [r9], #4
    67c8:	4285      	cmp	r5, r0
    67ca:	d0f7      	beq.n	67bc <grid_port_process_inbound+0xe8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    67cc:	4641      	mov	r1, r8
    67ce:	4450      	add	r0, sl
    67d0:	47b0      	blx	r6
    67d2:	e7f5      	b.n	67c0 <grid_port_process_inbound+0xec>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    67d4:	68b9      	ldr	r1, [r7, #8]
    67d6:	4448      	add	r0, r9
    67d8:	47d0      	blx	sl
			for (uint8_t i=0; i<port_count; i++){
    67da:	697b      	ldr	r3, [r7, #20]
    67dc:	42b3      	cmp	r3, r6
    67de:	d007      	beq.n	67f0 <grid_port_process_inbound+0x11c>
				if (port_array[i] != por || loopback){
    67e0:	f856 0b04 	ldr.w	r0, [r6], #4
    67e4:	4285      	cmp	r5, r0
    67e6:	d1f5      	bne.n	67d4 <grid_port_process_inbound+0x100>
    67e8:	68fb      	ldr	r3, [r7, #12]
    67ea:	2b00      	cmp	r3, #0
    67ec:	d0f5      	beq.n	67da <grid_port_process_inbound+0x106>
    67ee:	e7f1      	b.n	67d4 <grid_port_process_inbound+0x100>
    67f0:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t j=0; j<packet_size; j++)
    67f4:	fa1f f38b 	uxth.w	r3, fp
    67f8:	4543      	cmp	r3, r8
    67fa:	d20a      	bcs.n	6812 <grid_port_process_inbound+0x13e>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    67fc:	6938      	ldr	r0, [r7, #16]
    67fe:	4b26      	ldr	r3, [pc, #152]	; (6898 <grid_port_process_inbound+0x1c4>)
    6800:	4798      	blx	r3
    6802:	60b8      	str	r0, [r7, #8]
			for (uint8_t i=0; i<port_count; i++){
    6804:	2c00      	cmp	r4, #0
    6806:	d0f3      	beq.n	67f0 <grid_port_process_inbound+0x11c>
    6808:	f107 0630 	add.w	r6, r7, #48	; 0x30
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    680c:	f242 793c 	movw	r9, #10044	; 0x273c
    6810:	e7e6      	b.n	67e0 <grid_port_process_inbound+0x10c>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    6812:	6938      	ldr	r0, [r7, #16]
    6814:	4b21      	ldr	r3, [pc, #132]	; (689c <grid_port_process_inbound+0x1c8>)
    6816:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    6818:	b1a4      	cbz	r4, 6844 <grid_port_process_inbound+0x170>
    681a:	f107 0430 	add.w	r4, r7, #48	; 0x30
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    681e:	f242 783c 	movw	r8, #10044	; 0x273c
    6822:	4e1f      	ldr	r6, [pc, #124]	; (68a0 <grid_port_process_inbound+0x1cc>)
    6824:	697b      	ldr	r3, [r7, #20]
    6826:	4699      	mov	r9, r3
    6828:	e003      	b.n	6832 <grid_port_process_inbound+0x15e>
			if (port_array[i] != por || loopback){
    682a:	68fb      	ldr	r3, [r7, #12]
    682c:	b92b      	cbnz	r3, 683a <grid_port_process_inbound+0x166>
		for (uint8_t i=0; i<port_count; i++)
    682e:	45a1      	cmp	r9, r4
    6830:	d006      	beq.n	6840 <grid_port_process_inbound+0x16c>
			if (port_array[i] != por || loopback){
    6832:	f854 0b04 	ldr.w	r0, [r4], #4
    6836:	4285      	cmp	r5, r0
    6838:	d0f7      	beq.n	682a <grid_port_process_inbound+0x156>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    683a:	4440      	add	r0, r8
    683c:	47b0      	blx	r6
    683e:	e7f6      	b.n	682e <grid_port_process_inbound+0x15a>
		return 1;
    6840:	2001      	movs	r0, #1
    6842:	e7ad      	b.n	67a0 <grid_port_process_inbound+0xcc>
    6844:	2001      	movs	r0, #1
    6846:	e7ab      	b.n	67a0 <grid_port_process_inbound+0xcc>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    6848:	6938      	ldr	r0, [r7, #16]
    684a:	4b11      	ldr	r3, [pc, #68]	; (6890 <grid_port_process_inbound+0x1bc>)
    684c:	4798      	blx	r3
    684e:	4540      	cmp	r0, r8
    6850:	d1af      	bne.n	67b2 <grid_port_process_inbound+0xde>
    6852:	1e63      	subs	r3, r4, #1
    6854:	b2db      	uxtb	r3, r3
    6856:	f107 0248 	add.w	r2, r7, #72	; 0x48
    685a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    685e:	3b14      	subs	r3, #20
		for (uint8_t i=0; i<port_count; i++)
    6860:	f04f 0b00 	mov.w	fp, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    6864:	f8df a040 	ldr.w	sl, [pc, #64]	; 68a8 <grid_port_process_inbound+0x1d4>
    6868:	617b      	str	r3, [r7, #20]
    686a:	e7c7      	b.n	67fc <grid_port_process_inbound+0x128>
    686c:	00006351 	.word	0x00006351
    6870:	200013a8 	.word	0x200013a8
    6874:	20010f38 	.word	0x20010f38
    6878:	2000af9c 	.word	0x2000af9c
    687c:	20007b9c 	.word	0x20007b9c
    6880:	20004308 	.word	0x20004308
    6884:	2000deec 	.word	0x2000deec
    6888:	20007260 	.word	0x20007260
    688c:	00009bdd 	.word	0x00009bdd
    6890:	000063d1 	.word	0x000063d1
    6894:	00005bb9 	.word	0x00005bb9
    6898:	00006465 	.word	0x00006465
    689c:	00006493 	.word	0x00006493
    68a0:	00005c15 	.word	0x00005c15
    68a4:	00005b89 	.word	0x00005b89
    68a8:	00005bf5 	.word	0x00005bf5

000068ac <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    68ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    68b0:	b0ed      	sub	sp, #436	; 0x1b4
    68b2:	9001      	str	r0, [sp, #4]
			

	// OLD DEBUG IMPLEMENTATION
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    68b4:	f500 591c 	add.w	r9, r0, #9984	; 0x2700
    68b8:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    68bc:	4648      	mov	r0, r9
    68be:	4b81      	ldr	r3, [pc, #516]	; (6ac4 <grid_port_process_outbound_usb+0x218>)
    68c0:	4798      	blx	r3
	
	if (!length){		
    68c2:	2800      	cmp	r0, #0
    68c4:	f000 80fa 	beq.w	6abc <grid_port_process_outbound_usb+0x210>
    68c8:	4680      	mov	r8, r0
    68ca:	9a01      	ldr	r2, [sp, #4]
    68cc:	f102 042b 	add.w	r4, r2, #43	; 0x2b
    68d0:	f502 529d 	add.w	r2, r2, #5024	; 0x13a0
    68d4:	3213      	adds	r2, #19
    68d6:	4623      	mov	r3, r4
	}
	
	
	// Clear the tx double buffer	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;
    68d8:	2100      	movs	r1, #0
    68da:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    68de:	4293      	cmp	r3, r2
    68e0:	d1fb      	bne.n	68da <grid_port_process_outbound_usb+0x2e>
	}
		
	struct grid_msg message;
	grid_msg_init(&message);
    68e2:	a805      	add	r0, sp, #20
    68e4:	4b78      	ldr	r3, [pc, #480]	; (6ac8 <grid_port_process_outbound_usb+0x21c>)
    68e6:	4798      	blx	r3
		

	// Let's transfer the packet to local memory
	grid_buffer_read_init(&por->tx_buffer);
    68e8:	4648      	mov	r0, r9
    68ea:	4b78      	ldr	r3, [pc, #480]	; (6acc <grid_port_process_outbound_usb+0x220>)
    68ec:	4798      	blx	r3
    68ee:	f108 38ff 	add.w	r8, r8, #4294967295
    68f2:	fa1f f888 	uxth.w	r8, r8
    68f6:	f108 082c 	add.w	r8, r8, #44	; 0x2c
    68fa:	9b01      	ldr	r3, [sp, #4]
    68fc:	4498      	add	r8, r3
    68fe:	4625      	mov	r5, r4
		
	for (uint16_t i = 0; i<length; i++){
			
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    6900:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 6afc <grid_port_process_outbound_usb+0x250>
		
		grid_msg_packet_receive_char(&message, nextchar);
    6904:	4f72      	ldr	r7, [pc, #456]	; (6ad0 <grid_port_process_outbound_usb+0x224>)
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    6906:	4648      	mov	r0, r9
    6908:	47d8      	blx	fp
    690a:	4606      	mov	r6, r0
		grid_msg_packet_receive_char(&message, nextchar);
    690c:	4601      	mov	r1, r0
    690e:	a805      	add	r0, sp, #20
    6910:	47b8      	blx	r7
		por->tx_double_buffer[i] = nextchar;	
    6912:	f805 6f01 	strb.w	r6, [r5, #1]!
	for (uint16_t i = 0; i<length; i++){
    6916:	4545      	cmp	r5, r8
    6918:	d1f5      	bne.n	6906 <grid_port_process_outbound_usb+0x5a>
			
	}
				
	// Let's acknowledge the transactions	(should wait for partner to send ack)
	grid_buffer_read_acknowledge(&por->tx_buffer);
    691a:	4648      	mov	r0, r9
    691c:	4b6d      	ldr	r3, [pc, #436]	; (6ad4 <grid_port_process_outbound_usb+0x228>)
    691e:	4798      	blx	r3

	// GRID-2-HOST TRANSLATOR
		
	uint8_t error=0;
			
	int8_t dx = grid_msg_header_get_dx(&message) - GRID_SYS_DEFAULT_POSITION;
    6920:	a805      	add	r0, sp, #20
    6922:	4b6d      	ldr	r3, [pc, #436]	; (6ad8 <grid_port_process_outbound_usb+0x22c>)
    6924:	4798      	blx	r3
    6926:	387f      	subs	r0, #127	; 0x7f
    6928:	fa4f f980 	sxtb.w	r9, r0
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    692c:	a805      	add	r0, sp, #20
    692e:	4b6b      	ldr	r3, [pc, #428]	; (6adc <grid_port_process_outbound_usb+0x230>)
    6930:	4798      	blx	r3
    6932:	387f      	subs	r0, #127	; 0x7f
    6934:	b246      	sxtb	r6, r0
	uint8_t current_stop		= 0;
		
		
	uint8_t error_flag = 0;
							
	for (uint16_t i=0; i<message.body_length; i++){
    6936:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
    6938:	2b00      	cmp	r3, #0
    693a:	f000 80ab 	beq.w	6a94 <grid_port_process_outbound_usb+0x1e8>
				// Relative midi translation magic
			//	midi_channel = ((256-dy*2)%8+grid_sys_state.bank_active*8)%16;		  2bank			
						
						
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    693e:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
    6942:	4273      	negs	r3, r6
    6944:	f006 0603 	and.w	r6, r6, #3
    6948:	f003 0303 	and.w	r3, r3, #3
    694c:	bf58      	it	pl
    694e:	425e      	negpl	r6, r3
					
					
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    6950:	ea4f 1909 	mov.w	r9, r9, lsl #4
    6954:	2500      	movs	r5, #0
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    6956:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 6b00 <grid_port_process_outbound_usb+0x254>
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    695a:	4f61      	ldr	r7, [pc, #388]	; (6ae0 <grid_port_process_outbound_usb+0x234>)
    695c:	46b3      	mov	fp, r6
    695e:	462e      	mov	r6, r5
    6960:	e006      	b.n	6970 <grid_port_process_outbound_usb+0xc4>
			current_start = i;
    6962:	b2ee      	uxtb	r6, r5
	for (uint16_t i=0; i<message.body_length; i++){
    6964:	3501      	adds	r5, #1
    6966:	b2ad      	uxth	r5, r5
    6968:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
    696a:	429d      	cmp	r5, r3
    696c:	f080 8092 	bcs.w	6a94 <grid_port_process_outbound_usb+0x1e8>
		if (message.body[i] == GRID_CONST_STX){
    6970:	ab05      	add	r3, sp, #20
    6972:	442b      	add	r3, r5
    6974:	7d1b      	ldrb	r3, [r3, #20]
    6976:	2b02      	cmp	r3, #2
    6978:	d0f3      	beq.n	6962 <grid_port_process_outbound_usb+0xb6>
		else if (message.body[i] == GRID_CONST_ETX && current_start!=0){
    697a:	2b03      	cmp	r3, #3
    697c:	d1f2      	bne.n	6964 <grid_port_process_outbound_usb+0xb8>
    697e:	2e00      	cmp	r6, #0
    6980:	d0f0      	beq.n	6964 <grid_port_process_outbound_usb+0xb8>
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    6982:	46b2      	mov	sl, r6
    6984:	9602      	str	r6, [sp, #8]
    6986:	2201      	movs	r2, #1
    6988:	4631      	mov	r1, r6
    698a:	a805      	add	r0, sp, #20
    698c:	47c0      	blx	r8
    698e:	b2c6      	uxtb	r6, r0
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    6990:	2301      	movs	r3, #1
    6992:	2204      	movs	r2, #4
    6994:	4651      	mov	r1, sl
    6996:	a805      	add	r0, sp, #20
    6998:	47c0      	blx	r8
    699a:	b2c0      	uxtb	r0, r0
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    699c:	2e00      	cmp	r6, #0
    699e:	d146      	bne.n	6a2e <grid_port_process_outbound_usb+0x182>
    69a0:	280e      	cmp	r0, #14
    69a2:	d1df      	bne.n	6964 <grid_port_process_outbound_usb+0xb8>
				uint8_t midi_cablecommand = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_offset,		GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_length);
    69a4:	2302      	movs	r3, #2
    69a6:	2205      	movs	r2, #5
    69a8:	f8dd a008 	ldr.w	sl, [sp, #8]
    69ac:	4651      	mov	r1, sl
    69ae:	a805      	add	r0, sp, #20
    69b0:	47c0      	blx	r8
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    69b2:	2302      	movs	r3, #2
    69b4:	2207      	movs	r2, #7
    69b6:	f8cd a008 	str.w	sl, [sp, #8]
    69ba:	4651      	mov	r1, sl
    69bc:	a805      	add	r0, sp, #20
    69be:	47c0      	blx	r8
    69c0:	4682      	mov	sl, r0
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    69c2:	2302      	movs	r3, #2
    69c4:	2209      	movs	r2, #9
    69c6:	9902      	ldr	r1, [sp, #8]
    69c8:	a805      	add	r0, sp, #20
    69ca:	47c0      	blx	r8
    69cc:	9003      	str	r0, [sp, #12]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    69ce:	2302      	movs	r3, #2
    69d0:	220b      	movs	r2, #11
    69d2:	9902      	ldr	r1, [sp, #8]
    69d4:	a805      	add	r0, sp, #20
    69d6:	47c0      	blx	r8
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
    69d8:	f3ca 1a03 	ubfx	sl, sl, #4, #4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    69dc:	4b41      	ldr	r3, [pc, #260]	; (6ae4 <grid_port_process_outbound_usb+0x238>)
    69de:	7bdb      	ldrb	r3, [r3, #15]
				
				//grid_keyboard_keychange(&grid_keyboard_state, &key);
				
				struct grid_midi_event_desc midievent;
								
				midievent.byte0 = 0<<4|midi_command;
    69e0:	f88d a010 	strb.w	sl, [sp, #16]
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    69e4:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
    69e8:	425a      	negs	r2, r3
    69ea:	f003 030f 	and.w	r3, r3, #15
    69ee:	f002 020f 	and.w	r2, r2, #15
    69f2:	bf58      	it	pl
    69f4:	4253      	negpl	r3, r2
				midievent.byte1 = midi_command<<4|midi_channel;
    69f6:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
    69fa:	f88d 3011 	strb.w	r3, [sp, #17]
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    69fe:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6a02:	33e0      	adds	r3, #224	; 0xe0
    6a04:	444b      	add	r3, r9
    6a06:	fb87 2103 	smull	r2, r1, r7, r3
    6a0a:	17da      	asrs	r2, r3, #31
    6a0c:	ebc2 1221 	rsb	r2, r2, r1, asr #4
    6a10:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    6a14:	eba3 1342 	sub.w	r3, r3, r2, lsl #5
    6a18:	f88d 3012 	strb.w	r3, [sp, #18]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    6a1c:	f88d 0013 	strb.w	r0, [sp, #19]
				midievent.byte2 = midi_param1;
				midievent.byte3 = midi_param2;
				
				grid_midi_tx_push(midievent);
    6a20:	9804      	ldr	r0, [sp, #16]
    6a22:	4b31      	ldr	r3, [pc, #196]	; (6ae8 <grid_port_process_outbound_usb+0x23c>)
    6a24:	4798      	blx	r3
				grid_midi_tx_pop(midievent);				
    6a26:	9804      	ldr	r0, [sp, #16]
    6a28:	4b30      	ldr	r3, [pc, #192]	; (6aec <grid_port_process_outbound_usb+0x240>)
    6a2a:	4798      	blx	r3
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    6a2c:	e79a      	b.n	6964 <grid_port_process_outbound_usb+0xb8>
// 				
// 				audiodf_midi_write(0<<4|midi_command, midi_command<<4|midi_channel, midi_param1, midi_param2);	
				
													
			}
			else if (msg_class == GRID_CLASS_MIDIABSOLUTE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    6a2e:	2e01      	cmp	r6, #1
    6a30:	d12e      	bne.n	6a90 <grid_port_process_outbound_usb+0x1e4>
    6a32:	280e      	cmp	r0, #14
    6a34:	d001      	beq.n	6a3a <grid_port_process_outbound_usb+0x18e>
// 					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
// 					
// 					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
			}
				
			current_start = 0;
    6a36:	2600      	movs	r6, #0
    6a38:	e794      	b.n	6964 <grid_port_process_outbound_usb+0xb8>
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    6a3a:	2302      	movs	r3, #2
    6a3c:	2205      	movs	r2, #5
    6a3e:	9e02      	ldr	r6, [sp, #8]
    6a40:	4631      	mov	r1, r6
    6a42:	a805      	add	r0, sp, #20
    6a44:	47c0      	blx	r8
    6a46:	9003      	str	r0, [sp, #12]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    6a48:	2302      	movs	r3, #2
    6a4a:	2207      	movs	r2, #7
    6a4c:	4631      	mov	r1, r6
    6a4e:	a805      	add	r0, sp, #20
    6a50:	47c0      	blx	r8
    6a52:	4682      	mov	sl, r0
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    6a54:	2302      	movs	r3, #2
    6a56:	2209      	movs	r2, #9
    6a58:	9602      	str	r6, [sp, #8]
    6a5a:	4631      	mov	r1, r6
    6a5c:	a805      	add	r0, sp, #20
    6a5e:	47c0      	blx	r8
    6a60:	4606      	mov	r6, r0
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    6a62:	2302      	movs	r3, #2
    6a64:	220b      	movs	r2, #11
    6a66:	9902      	ldr	r1, [sp, #8]
    6a68:	a805      	add	r0, sp, #20
    6a6a:	47c0      	blx	r8
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    6a6c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6a70:	f88d 3010 	strb.w	r3, [sp, #16]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    6a74:	f88d a011 	strb.w	sl, [sp, #17]
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    6a78:	f88d 6012 	strb.w	r6, [sp, #18]
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    6a7c:	f88d 0013 	strb.w	r0, [sp, #19]
				grid_midi_tx_push(midievent);
    6a80:	9804      	ldr	r0, [sp, #16]
    6a82:	4b19      	ldr	r3, [pc, #100]	; (6ae8 <grid_port_process_outbound_usb+0x23c>)
    6a84:	4798      	blx	r3
				grid_midi_tx_pop(midievent);	
    6a86:	9804      	ldr	r0, [sp, #16]
    6a88:	4b18      	ldr	r3, [pc, #96]	; (6aec <grid_port_process_outbound_usb+0x240>)
    6a8a:	4798      	blx	r3
			current_start = 0;
    6a8c:	2600      	movs	r6, #0
    6a8e:	e769      	b.n	6964 <grid_port_process_outbound_usb+0xb8>
    6a90:	2600      	movs	r6, #0
    6a92:	e767      	b.n	6964 <grid_port_process_outbound_usb+0xb8>
			
						
	}		
		
		
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    6a94:	a805      	add	r0, sp, #20
    6a96:	4b16      	ldr	r3, [pc, #88]	; (6af0 <grid_port_process_outbound_usb+0x244>)
    6a98:	4798      	blx	r3
	
	for (uint32_t i=0; i<packet_length; i++){
    6a9a:	4606      	mov	r6, r0
    6a9c:	b148      	cbz	r0, 6ab2 <grid_port_process_outbound_usb+0x206>
    6a9e:	2500      	movs	r5, #0
		
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    6aa0:	4f14      	ldr	r7, [pc, #80]	; (6af4 <grid_port_process_outbound_usb+0x248>)
    6aa2:	4629      	mov	r1, r5
    6aa4:	a805      	add	r0, sp, #20
    6aa6:	47b8      	blx	r7
    6aa8:	f804 0f01 	strb.w	r0, [r4, #1]!
	for (uint32_t i=0; i<packet_length; i++){
    6aac:	3501      	adds	r5, #1
    6aae:	42ae      	cmp	r6, r5
    6ab0:	d1f7      	bne.n	6aa2 <grid_port_process_outbound_usb+0x1f6>

	}
			
	// Let's send the packet through USB
	cdcdf_acm_write(por->tx_double_buffer, packet_length);
    6ab2:	4631      	mov	r1, r6
    6ab4:	9801      	ldr	r0, [sp, #4]
    6ab6:	302c      	adds	r0, #44	; 0x2c
    6ab8:	4b0f      	ldr	r3, [pc, #60]	; (6af8 <grid_port_process_outbound_usb+0x24c>)
    6aba:	4798      	blx	r3

	
}
    6abc:	b06d      	add	sp, #436	; 0x1b4
    6abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ac2:	bf00      	nop
    6ac4:	00006351 	.word	0x00006351
    6ac8:	00005351 	.word	0x00005351
    6acc:	000063d1 	.word	0x000063d1
    6ad0:	00005405 	.word	0x00005405
    6ad4:	00006493 	.word	0x00006493
    6ad8:	000051e9 	.word	0x000051e9
    6adc:	00005229 	.word	0x00005229
    6ae0:	2aaaaaab 	.word	0x2aaaaaab
    6ae4:	20007260 	.word	0x20007260
    6ae8:	0000b931 	.word	0x0000b931
    6aec:	0000b96d 	.word	0x0000b96d
    6af0:	00005289 	.word	0x00005289
    6af4:	0000545b 	.word	0x0000545b
    6af8:	00010f45 	.word	0x00010f45
    6afc:	00006465 	.word	0x00006465
    6b00:	00005321 	.word	0x00005321

00006b04 <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    6b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6b08:	f5ad 7d79 	sub.w	sp, sp, #996	; 0x3e4
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    6b0c:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    6b10:	353c      	adds	r5, #60	; 0x3c
    6b12:	4628      	mov	r0, r5
    6b14:	4b92      	ldr	r3, [pc, #584]	; (6d60 <grid_port_process_outbound_ui+0x25c>)
    6b16:	4798      	blx	r3
	
	if (!length){
    6b18:	b918      	cbnz	r0, 6b22 <grid_port_process_outbound_ui+0x1e>

		
	}
	
	
}
    6b1a:	f50d 7d79 	add.w	sp, sp, #996	; 0x3e4
    6b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6b22:	4682      	mov	sl, r0
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    6b24:	f44f 72c8 	mov.w	r2, #400	; 0x190
    6b28:	2100      	movs	r1, #0
    6b2a:	a82d      	add	r0, sp, #180	; 0xb4
    6b2c:	4b8d      	ldr	r3, [pc, #564]	; (6d64 <grid_port_process_outbound_ui+0x260>)
    6b2e:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    6b30:	4628      	mov	r0, r5
    6b32:	4b8d      	ldr	r3, [pc, #564]	; (6d68 <grid_port_process_outbound_ui+0x264>)
    6b34:	4798      	blx	r3
    6b36:	f10d 09b3 	add.w	r9, sp, #179	; 0xb3
    6b3a:	f10a 36ff 	add.w	r6, sl, #4294967295
    6b3e:	ab2d      	add	r3, sp, #180	; 0xb4
    6b40:	fa13 f686 	uxtah	r6, r3, r6
    6b44:	464c      	mov	r4, r9
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    6b46:	4f89      	ldr	r7, [pc, #548]	; (6d6c <grid_port_process_outbound_ui+0x268>)
    6b48:	4628      	mov	r0, r5
    6b4a:	47b8      	blx	r7
    6b4c:	f804 0f01 	strb.w	r0, [r4, #1]!
		for (uint16_t i = 0; i<length; i++){
    6b50:	42b4      	cmp	r4, r6
    6b52:	d1f9      	bne.n	6b48 <grid_port_process_outbound_ui+0x44>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    6b54:	4628      	mov	r0, r5
    6b56:	4b86      	ldr	r3, [pc, #536]	; (6d70 <grid_port_process_outbound_ui+0x26c>)
    6b58:	4798      	blx	r3
		uint8_t error=0;
    6b5a:	2300      	movs	r3, #0
    6b5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    6b60:	f10d 032a 	add.w	r3, sp, #42	; 0x2a
    6b64:	2202      	movs	r2, #2
    6b66:	2106      	movs	r1, #6
    6b68:	a82d      	add	r0, sp, #180	; 0xb4
    6b6a:	4c82      	ldr	r4, [pc, #520]	; (6d74 <grid_port_process_outbound_ui+0x270>)
    6b6c:	47a0      	blx	r4
    6b6e:	fa5f fb80 	uxtb.w	fp, r0
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    6b72:	f10d 032a 	add.w	r3, sp, #42	; 0x2a
    6b76:	2202      	movs	r2, #2
    6b78:	2108      	movs	r1, #8
    6b7a:	a82d      	add	r0, sp, #180	; 0xb4
    6b7c:	47a0      	blx	r4
    6b7e:	b2c0      	uxtb	r0, r0
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    6b80:	f1bb 0f7f 	cmp.w	fp, #127	; 0x7f
    6b84:	d00e      	beq.n	6ba4 <grid_port_process_outbound_ui+0xa0>
		else if (dx == GRID_SYS_GLOBAL_POSITION && dy==GRID_SYS_GLOBAL_POSITION){
    6b86:	f1bb 0f00 	cmp.w	fp, #0
    6b8a:	d115      	bne.n	6bb8 <grid_port_process_outbound_ui+0xb4>
		uint8_t position_is_global = 0;
    6b8c:	fab0 f380 	clz	r3, r0
    6b90:	095b      	lsrs	r3, r3, #5
    6b92:	9303      	str	r3, [sp, #12]
		uint8_t position_is_local = 0;
    6b94:	f8cd b010 	str.w	fp, [sp, #16]
		uint8_t error_flag = 0;	
    6b98:	2500      	movs	r5, #0
    6b9a:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
    6b9e:	462c      	mov	r4, r5
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    6ba0:	465e      	mov	r6, fp
    6ba2:	e01f      	b.n	6be4 <grid_port_process_outbound_ui+0xe0>
			position_is_me = 1;
    6ba4:	287f      	cmp	r0, #127	; 0x7f
    6ba6:	bf14      	ite	ne
    6ba8:	f04f 0b00 	movne.w	fp, #0
    6bac:	f04f 0b01 	moveq.w	fp, #1
		uint8_t position_is_local = 0;
    6bb0:	2300      	movs	r3, #0
    6bb2:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    6bb4:	9303      	str	r3, [sp, #12]
    6bb6:	e7ef      	b.n	6b98 <grid_port_process_outbound_ui+0x94>
		else if (dx == GRID_SYS_LOCAL_POSITION && dy==GRID_SYS_LOCAL_POSITION){
    6bb8:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
    6bbc:	d108      	bne.n	6bd0 <grid_port_process_outbound_ui+0xcc>
		uint8_t position_is_local = 0;
    6bbe:	28ff      	cmp	r0, #255	; 0xff
    6bc0:	bf14      	ite	ne
    6bc2:	2300      	movne	r3, #0
    6bc4:	2301      	moveq	r3, #1
    6bc6:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    6bc8:	2300      	movs	r3, #0
    6bca:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    6bcc:	469b      	mov	fp, r3
    6bce:	e7e3      	b.n	6b98 <grid_port_process_outbound_ui+0x94>
		uint8_t position_is_local = 0;
    6bd0:	2300      	movs	r3, #0
    6bd2:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    6bd4:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    6bd6:	469b      	mov	fp, r3
    6bd8:	e7de      	b.n	6b98 <grid_port_process_outbound_ui+0x94>
				current_start = i;
    6bda:	b2e5      	uxtb	r5, r4
		for (uint16_t i=0; i<length; i++){
    6bdc:	3401      	adds	r4, #1
    6bde:	b2a4      	uxth	r4, r4
    6be0:	45a2      	cmp	sl, r4
    6be2:	d09a      	beq.n	6b1a <grid_port_process_outbound_ui+0x16>
			if (message[i] == GRID_CONST_STX){
    6be4:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    6be8:	2b02      	cmp	r3, #2
    6bea:	d0f6      	beq.n	6bda <grid_port_process_outbound_ui+0xd6>
			else if (message[i] == GRID_CONST_ETX && current_start!=0){
    6bec:	2b03      	cmp	r3, #3
    6bee:	d1f5      	bne.n	6bdc <grid_port_process_outbound_ui+0xd8>
    6bf0:	2d00      	cmp	r5, #0
    6bf2:	d0f3      	beq.n	6bdc <grid_port_process_outbound_ui+0xd8>
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    6bf4:	462f      	mov	r7, r5
    6bf6:	1c68      	adds	r0, r5, #1
    6bf8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6bfc:	2103      	movs	r1, #3
    6bfe:	ab2d      	add	r3, sp, #180	; 0xb4
    6c00:	4418      	add	r0, r3
    6c02:	4b5d      	ldr	r3, [pc, #372]	; (6d78 <grid_port_process_outbound_ui+0x274>)
    6c04:	4798      	blx	r3
    6c06:	fa5f f880 	uxtb.w	r8, r0
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    6c0a:	1d28      	adds	r0, r5, #4
    6c0c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6c10:	2101      	movs	r1, #1
    6c12:	ab2d      	add	r3, sp, #180	; 0xb4
    6c14:	4418      	add	r0, r3
    6c16:	4b58      	ldr	r3, [pc, #352]	; (6d78 <grid_port_process_outbound_ui+0x274>)
    6c18:	4798      	blx	r3
    6c1a:	fa5f fb80 	uxtb.w	fp, r0
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    6c1e:	f1b8 0f30 	cmp.w	r8, #48	; 0x30
    6c22:	d018      	beq.n	6c56 <grid_port_process_outbound_ui+0x152>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    6c24:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
    6c28:	d045      	beq.n	6cb6 <grid_port_process_outbound_ui+0x1b2>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    6c2a:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    6c2e:	f000 8092 	beq.w	6d56 <grid_port_process_outbound_ui+0x252>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6c32:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    6c36:	f000 8100 	beq.w	6e3a <grid_port_process_outbound_ui+0x336>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6c3a:	f1b8 0f41 	cmp.w	r8, #65	; 0x41
    6c3e:	f000 812a 	beq.w	6e96 <grid_port_process_outbound_ui+0x392>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    6c42:	f1b8 0f11 	cmp.w	r8, #17
    6c46:	f040 81c9 	bne.w	6fdc <grid_port_process_outbound_ui+0x4d8>
    6c4a:	f1bb 0f0f 	cmp.w	fp, #15
    6c4e:	f000 816a 	beq.w	6f26 <grid_port_process_outbound_ui+0x422>
				current_start = 0;
    6c52:	2500      	movs	r5, #0
    6c54:	e7c2      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    6c56:	abf8      	add	r3, sp, #992	; 0x3e0
    6c58:	1958      	adds	r0, r3, r5
    6c5a:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6c5e:	2102      	movs	r1, #2
    6c60:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    6c64:	4b44      	ldr	r3, [pc, #272]	; (6d78 <grid_port_process_outbound_ui+0x274>)
    6c66:	4798      	blx	r3
    6c68:	4605      	mov	r5, r0
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    6c6a:	f1bb 0f0e 	cmp.w	fp, #14
    6c6e:	d004      	beq.n	6c7a <grid_port_process_outbound_ui+0x176>
					else if (msg_instr == GRID_INSTR_FETCH_code){ //GET BANK
    6c70:	f1bb 0f0f 	cmp.w	fp, #15
    6c74:	d011      	beq.n	6c9a <grid_port_process_outbound_ui+0x196>
				current_start = 0;
    6c76:	2500      	movs	r5, #0
    6c78:	e7b0      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_valid(&grid_sys_state) == 0){
    6c7a:	4840      	ldr	r0, [pc, #256]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6c7c:	4b40      	ldr	r3, [pc, #256]	; (6d80 <grid_port_process_outbound_ui+0x27c>)
    6c7e:	4798      	blx	r3
    6c80:	b928      	cbnz	r0, 6c8e <grid_port_process_outbound_ui+0x18a>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    6c82:	230c      	movs	r3, #12
    6c84:	2200      	movs	r2, #0
    6c86:	4611      	mov	r1, r2
    6c88:	483e      	ldr	r0, [pc, #248]	; (6d84 <grid_port_process_outbound_ui+0x280>)
    6c8a:	4f3f      	ldr	r7, [pc, #252]	; (6d88 <grid_port_process_outbound_ui+0x284>)
    6c8c:	47b8      	blx	r7
						grid_sys_set_bank(&grid_sys_state, banknumber);
    6c8e:	b2e9      	uxtb	r1, r5
    6c90:	483a      	ldr	r0, [pc, #232]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6c92:	4b3e      	ldr	r3, [pc, #248]	; (6d8c <grid_port_process_outbound_ui+0x288>)
    6c94:	4798      	blx	r3
				current_start = 0;
    6c96:	2500      	movs	r5, #0
    6c98:	e7a0      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_valid(&grid_sys_state) != 0){
    6c9a:	4838      	ldr	r0, [pc, #224]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6c9c:	4b38      	ldr	r3, [pc, #224]	; (6d80 <grid_port_process_outbound_ui+0x27c>)
    6c9e:	4798      	blx	r3
    6ca0:	4605      	mov	r5, r0
    6ca2:	2800      	cmp	r0, #0
    6ca4:	d09a      	beq.n	6bdc <grid_port_process_outbound_ui+0xd8>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    6ca6:	2309      	movs	r3, #9
    6ca8:	2200      	movs	r2, #0
    6caa:	4611      	mov	r1, r2
    6cac:	4835      	ldr	r0, [pc, #212]	; (6d84 <grid_port_process_outbound_ui+0x280>)
    6cae:	4d36      	ldr	r5, [pc, #216]	; (6d88 <grid_port_process_outbound_ui+0x284>)
    6cb0:	47a8      	blx	r5
				current_start = 0;
    6cb2:	2500      	movs	r5, #0
    6cb4:	e792      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    6cb6:	f1bb 0f0e 	cmp.w	fp, #14
    6cba:	d001      	beq.n	6cc0 <grid_port_process_outbound_ui+0x1bc>
				current_start = 0;
    6cbc:	2500      	movs	r5, #0
    6cbe:	e78d      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    6cc0:	9b03      	ldr	r3, [sp, #12]
    6cc2:	b923      	cbnz	r3, 6cce <grid_port_process_outbound_ui+0x1ca>
    6cc4:	b91e      	cbnz	r6, 6cce <grid_port_process_outbound_ui+0x1ca>
    6cc6:	9b04      	ldr	r3, [sp, #16]
    6cc8:	2b00      	cmp	r3, #0
    6cca:	f000 8416 	beq.w	74fa <grid_port_process_outbound_ui+0x9f6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_BANKNUMBER_offset], GRID_CLASS_BANKENABLED_BANKNUMBER_length, &error_flag);
    6cce:	1d78      	adds	r0, r7, #5
    6cd0:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6cd4:	2102      	movs	r1, #2
    6cd6:	ab2d      	add	r3, sp, #180	; 0xb4
    6cd8:	4418      	add	r0, r3
    6cda:	4b27      	ldr	r3, [pc, #156]	; (6d78 <grid_port_process_outbound_ui+0x274>)
    6cdc:	4798      	blx	r3
    6cde:	fa5f f880 	uxtb.w	r8, r0
					uint8_t isenabled  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_ISENABLED_offset], GRID_CLASS_BANKENABLED_ISENABLED_length, &error_flag);
    6ce2:	1df8      	adds	r0, r7, #7
    6ce4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6ce8:	2102      	movs	r1, #2
    6cea:	ab2d      	add	r3, sp, #180	; 0xb4
    6cec:	4418      	add	r0, r3
    6cee:	4b22      	ldr	r3, [pc, #136]	; (6d78 <grid_port_process_outbound_ui+0x274>)
    6cf0:	4798      	blx	r3
    6cf2:	b2c5      	uxtb	r5, r0
					if (isenabled == 1){
    6cf4:	2d01      	cmp	r5, #1
    6cf6:	d002      	beq.n	6cfe <grid_port_process_outbound_ui+0x1fa>
					}else if (isenabled == 0){	
    6cf8:	b1cd      	cbz	r5, 6d2e <grid_port_process_outbound_ui+0x22a>
				current_start = 0;
    6cfa:	2500      	movs	r5, #0
    6cfc:	e76e      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
						grid_sys_bank_enable(&grid_sys_state, banknumber);
    6cfe:	4d1f      	ldr	r5, [pc, #124]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6d00:	4641      	mov	r1, r8
    6d02:	4628      	mov	r0, r5
    6d04:	4b22      	ldr	r3, [pc, #136]	; (6d90 <grid_port_process_outbound_ui+0x28c>)
    6d06:	4798      	blx	r3
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    6d08:	4628      	mov	r0, r5
    6d0a:	4b22      	ldr	r3, [pc, #136]	; (6d94 <grid_port_process_outbound_ui+0x290>)
    6d0c:	4798      	blx	r3
    6d0e:	4580      	cmp	r8, r0
    6d10:	d001      	beq.n	6d16 <grid_port_process_outbound_ui+0x212>
				current_start = 0;
    6d12:	2500      	movs	r5, #0
    6d14:	e762      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
							if (grid_sys_state.bank_activebank_valid == 1){
    6d16:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
    6d1a:	b2db      	uxtb	r3, r3
    6d1c:	2b01      	cmp	r3, #1
    6d1e:	f040 83ef 	bne.w	7500 <grid_port_process_outbound_ui+0x9fc>
								grid_sys_set_bank(&grid_sys_state, banknumber);
    6d22:	4641      	mov	r1, r8
    6d24:	4628      	mov	r0, r5
    6d26:	4b19      	ldr	r3, [pc, #100]	; (6d8c <grid_port_process_outbound_ui+0x288>)
    6d28:	4798      	blx	r3
				current_start = 0;
    6d2a:	2500      	movs	r5, #0
    6d2c:	e756      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    6d2e:	4813      	ldr	r0, [pc, #76]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6d30:	4b18      	ldr	r3, [pc, #96]	; (6d94 <grid_port_process_outbound_ui+0x290>)
    6d32:	4798      	blx	r3
    6d34:	4580      	cmp	r8, r0
    6d36:	d109      	bne.n	6d4c <grid_port_process_outbound_ui+0x248>
							if (grid_sys_state.bank_activebank_valid == 1){
    6d38:	4b10      	ldr	r3, [pc, #64]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6d3a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    6d3e:	b2db      	uxtb	r3, r3
    6d40:	2b01      	cmp	r3, #1
    6d42:	d103      	bne.n	6d4c <grid_port_process_outbound_ui+0x248>
								grid_sys_set_bank(&grid_sys_state, 255);
    6d44:	21ff      	movs	r1, #255	; 0xff
    6d46:	480d      	ldr	r0, [pc, #52]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6d48:	4b10      	ldr	r3, [pc, #64]	; (6d8c <grid_port_process_outbound_ui+0x288>)
    6d4a:	4798      	blx	r3
						grid_sys_bank_disable(&grid_sys_state, banknumber);
    6d4c:	4641      	mov	r1, r8
    6d4e:	480b      	ldr	r0, [pc, #44]	; (6d7c <grid_port_process_outbound_ui+0x278>)
    6d50:	4b11      	ldr	r3, [pc, #68]	; (6d98 <grid_port_process_outbound_ui+0x294>)
    6d52:	4798      	blx	r3
    6d54:	e742      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    6d56:	f1bb 0f0e 	cmp.w	fp, #14
    6d5a:	d01f      	beq.n	6d9c <grid_port_process_outbound_ui+0x298>
				current_start = 0;
    6d5c:	2500      	movs	r5, #0
    6d5e:	e73d      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
    6d60:	00006351 	.word	0x00006351
    6d64:	00012943 	.word	0x00012943
    6d68:	000063d1 	.word	0x000063d1
    6d6c:	00006465 	.word	0x00006465
    6d70:	00006493 	.word	0x00006493
    6d74:	00009e15 	.word	0x00009e15
    6d78:	00009c31 	.word	0x00009c31
    6d7c:	20007260 	.word	0x20007260
    6d80:	00009a8f 	.word	0x00009a8f
    6d84:	20013e88 	.word	0x20013e88
    6d88:	0000b231 	.word	0x0000b231
    6d8c:	00009b1d 	.word	0x00009b1d
    6d90:	00009a5d 	.word	0x00009a5d
    6d94:	00009a8b 	.word	0x00009a8b
    6d98:	00009a69 	.word	0x00009a69
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    6d9c:	9b03      	ldr	r3, [sp, #12]
    6d9e:	b923      	cbnz	r3, 6daa <grid_port_process_outbound_ui+0x2a6>
    6da0:	b91e      	cbnz	r6, 6daa <grid_port_process_outbound_ui+0x2a6>
    6da2:	9b04      	ldr	r3, [sp, #16]
    6da4:	2b00      	cmp	r3, #0
    6da6:	f000 83ae 	beq.w	7506 <grid_port_process_outbound_ui+0xa02>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    6daa:	1d78      	adds	r0, r7, #5
    6dac:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6db0:	2102      	movs	r1, #2
    6db2:	ab2d      	add	r3, sp, #180	; 0xb4
    6db4:	4418      	add	r0, r3
    6db6:	4b8d      	ldr	r3, [pc, #564]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6db8:	4798      	blx	r3
    6dba:	fa5f fb80 	uxtb.w	fp, r0
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    6dbe:	1df8      	adds	r0, r7, #7
    6dc0:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6dc4:	2102      	movs	r1, #2
    6dc6:	ab2d      	add	r3, sp, #180	; 0xb4
    6dc8:	4418      	add	r0, r3
    6dca:	4b88      	ldr	r3, [pc, #544]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6dcc:	4798      	blx	r3
    6dce:	4605      	mov	r5, r0
					uint8_t green	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_GRE_offset], GRID_CLASS_BANKCOLOR_GRE_length, &error_flag);
    6dd0:	f107 0009 	add.w	r0, r7, #9
    6dd4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6dd8:	2102      	movs	r1, #2
    6dda:	ab2d      	add	r3, sp, #180	; 0xb4
    6ddc:	4418      	add	r0, r3
    6dde:	4b83      	ldr	r3, [pc, #524]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6de0:	4798      	blx	r3
    6de2:	4680      	mov	r8, r0
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    6de4:	f107 000b 	add.w	r0, r7, #11
    6de8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6dec:	2102      	movs	r1, #2
    6dee:	ab2d      	add	r3, sp, #180	; 0xb4
    6df0:	4418      	add	r0, r3
    6df2:	4b7e      	ldr	r3, [pc, #504]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6df4:	4798      	blx	r3
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    6df6:	042a      	lsls	r2, r5, #16
    6df8:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
    6dfc:	ea4f 2308 	mov.w	r3, r8, lsl #8
    6e00:	b29b      	uxth	r3, r3
    6e02:	431a      	orrs	r2, r3
    6e04:	4d7a      	ldr	r5, [pc, #488]	; (6ff0 <grid_port_process_outbound_ui+0x4ec>)
    6e06:	fa52 f280 	uxtab	r2, r2, r0
    6e0a:	4659      	mov	r1, fp
    6e0c:	4628      	mov	r0, r5
    6e0e:	4b79      	ldr	r3, [pc, #484]	; (6ff4 <grid_port_process_outbound_ui+0x4f0>)
    6e10:	4798      	blx	r3
					if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    6e12:	4628      	mov	r0, r5
    6e14:	4b78      	ldr	r3, [pc, #480]	; (6ff8 <grid_port_process_outbound_ui+0x4f4>)
    6e16:	4798      	blx	r3
    6e18:	4583      	cmp	fp, r0
    6e1a:	d001      	beq.n	6e20 <grid_port_process_outbound_ui+0x31c>
				current_start = 0;
    6e1c:	2500      	movs	r5, #0
    6e1e:	e6dd      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_state.bank_activebank_valid == 1){
    6e20:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
    6e24:	b2db      	uxtb	r3, r3
    6e26:	2b01      	cmp	r3, #1
    6e28:	d001      	beq.n	6e2e <grid_port_process_outbound_ui+0x32a>
				current_start = 0;
    6e2a:	2500      	movs	r5, #0
    6e2c:	e6d6      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
							grid_sys_set_bank(&grid_sys_state, banknumber);
    6e2e:	4659      	mov	r1, fp
    6e30:	4628      	mov	r0, r5
    6e32:	4b72      	ldr	r3, [pc, #456]	; (6ffc <grid_port_process_outbound_ui+0x4f8>)
    6e34:	4798      	blx	r3
				current_start = 0;
    6e36:	2500      	movs	r5, #0
    6e38:	e6d0      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6e3a:	f1bb 0f0e 	cmp.w	fp, #14
    6e3e:	d001      	beq.n	6e44 <grid_port_process_outbound_ui+0x340>
				current_start = 0;
    6e40:	2500      	movs	r5, #0
    6e42:	e6cb      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6e44:	9b04      	ldr	r3, [sp, #16]
    6e46:	b913      	cbnz	r3, 6e4e <grid_port_process_outbound_ui+0x34a>
    6e48:	2e00      	cmp	r6, #0
    6e4a:	f000 835f 	beq.w	750c <grid_port_process_outbound_ui+0xa08>
					uint8_t led_num  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_NUM_offset], GRID_CLASS_LEDPHASE_NUM_length, &error_flag);
    6e4e:	1d78      	adds	r0, r7, #5
    6e50:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6e54:	2102      	movs	r1, #2
    6e56:	ab2d      	add	r3, sp, #180	; 0xb4
    6e58:	4418      	add	r0, r3
    6e5a:	4b64      	ldr	r3, [pc, #400]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6e5c:	4798      	blx	r3
    6e5e:	4605      	mov	r5, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_LAY_offset], GRID_CLASS_LEDPHASE_LAY_length, &error_flag);
    6e60:	1df8      	adds	r0, r7, #7
    6e62:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6e66:	2102      	movs	r1, #2
    6e68:	ab2d      	add	r3, sp, #180	; 0xb4
    6e6a:	4418      	add	r0, r3
    6e6c:	4b5f      	ldr	r3, [pc, #380]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6e6e:	4798      	blx	r3
    6e70:	4680      	mov	r8, r0
					uint8_t led_pha  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_PHA_offset], GRID_CLASS_LEDPHASE_PHA_length, &error_flag);
    6e72:	f107 0009 	add.w	r0, r7, #9
    6e76:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6e7a:	2102      	movs	r1, #2
    6e7c:	ab2d      	add	r3, sp, #180	; 0xb4
    6e7e:	4418      	add	r0, r3
    6e80:	4b5a      	ldr	r3, [pc, #360]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6e82:	4798      	blx	r3
					grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha);
    6e84:	b2c3      	uxtb	r3, r0
    6e86:	fa5f f288 	uxtb.w	r2, r8
    6e8a:	b2e9      	uxtb	r1, r5
    6e8c:	485c      	ldr	r0, [pc, #368]	; (7000 <grid_port_process_outbound_ui+0x4fc>)
    6e8e:	4d5d      	ldr	r5, [pc, #372]	; (7004 <grid_port_process_outbound_ui+0x500>)
    6e90:	47a8      	blx	r5
				current_start = 0;
    6e92:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6e94:	e6a2      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6e96:	f1bb 0f0e 	cmp.w	fp, #14
    6e9a:	d001      	beq.n	6ea0 <grid_port_process_outbound_ui+0x39c>
				current_start = 0;
    6e9c:	2500      	movs	r5, #0
    6e9e:	e69d      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6ea0:	9b04      	ldr	r3, [sp, #16]
    6ea2:	b913      	cbnz	r3, 6eaa <grid_port_process_outbound_ui+0x3a6>
    6ea4:	2e00      	cmp	r6, #0
    6ea6:	f000 8334 	beq.w	7512 <grid_port_process_outbound_ui+0xa0e>
					uint8_t led_num = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_NUM_offset], GRID_CLASS_LEDCOLOR_NUM_length, &error_flag);
    6eaa:	1d78      	adds	r0, r7, #5
    6eac:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6eb0:	2102      	movs	r1, #2
    6eb2:	ab2d      	add	r3, sp, #180	; 0xb4
    6eb4:	4418      	add	r0, r3
    6eb6:	4b4d      	ldr	r3, [pc, #308]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6eb8:	4798      	blx	r3
    6eba:	9005      	str	r0, [sp, #20]
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_LAY_offset], GRID_CLASS_LEDCOLOR_LAY_length, &error_flag);
    6ebc:	1df8      	adds	r0, r7, #7
    6ebe:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6ec2:	2102      	movs	r1, #2
    6ec4:	ab2d      	add	r3, sp, #180	; 0xb4
    6ec6:	4418      	add	r0, r3
    6ec8:	4b48      	ldr	r3, [pc, #288]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6eca:	4798      	blx	r3
    6ecc:	4680      	mov	r8, r0
					uint8_t led_red	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_RED_offset], GRID_CLASS_LEDCOLOR_RED_length, &error_flag);
    6ece:	f107 0009 	add.w	r0, r7, #9
    6ed2:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6ed6:	2102      	movs	r1, #2
    6ed8:	ab2d      	add	r3, sp, #180	; 0xb4
    6eda:	4418      	add	r0, r3
    6edc:	4b43      	ldr	r3, [pc, #268]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6ede:	4798      	blx	r3
    6ee0:	4683      	mov	fp, r0
					uint8_t led_gre	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_GRE_offset], GRID_CLASS_LEDCOLOR_GRE_length, &error_flag);
    6ee2:	f107 000b 	add.w	r0, r7, #11
    6ee6:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6eea:	2102      	movs	r1, #2
    6eec:	ab2d      	add	r3, sp, #180	; 0xb4
    6eee:	4418      	add	r0, r3
    6ef0:	4b3e      	ldr	r3, [pc, #248]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6ef2:	4798      	blx	r3
    6ef4:	4605      	mov	r5, r0
					uint8_t led_blu	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_BLU_offset], GRID_CLASS_LEDCOLOR_BLU_length, &error_flag);
    6ef6:	f107 000d 	add.w	r0, r7, #13
    6efa:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    6efe:	2102      	movs	r1, #2
    6f00:	ab2d      	add	r3, sp, #180	; 0xb4
    6f02:	4418      	add	r0, r3
    6f04:	4b39      	ldr	r3, [pc, #228]	; (6fec <grid_port_process_outbound_ui+0x4e8>)
    6f06:	4798      	blx	r3
					grid_led_set_color(&grid_led_state, led_num, led_lay, led_red, led_gre, led_blu);
    6f08:	b2c0      	uxtb	r0, r0
    6f0a:	9001      	str	r0, [sp, #4]
    6f0c:	b2ed      	uxtb	r5, r5
    6f0e:	9500      	str	r5, [sp, #0]
    6f10:	fa5f f38b 	uxtb.w	r3, fp
    6f14:	fa5f f288 	uxtb.w	r2, r8
    6f18:	f89d 1014 	ldrb.w	r1, [sp, #20]
    6f1c:	4838      	ldr	r0, [pc, #224]	; (7000 <grid_port_process_outbound_ui+0x4fc>)
    6f1e:	4d3a      	ldr	r5, [pc, #232]	; (7008 <grid_port_process_outbound_ui+0x504>)
    6f20:	47a8      	blx	r5
				current_start = 0;
    6f22:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    6f24:	e65a      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    6f26:	b91e      	cbnz	r6, 6f30 <grid_port_process_outbound_ui+0x42c>
    6f28:	9b03      	ldr	r3, [sp, #12]
    6f2a:	2b00      	cmp	r3, #0
    6f2c:	f000 82f4 	beq.w	7518 <grid_port_process_outbound_ui+0xa14>
					uint32_t uniqueid[4] = {0};
    6f30:	2500      	movs	r5, #0
    6f32:	950b      	str	r5, [sp, #44]	; 0x2c
    6f34:	950c      	str	r5, [sp, #48]	; 0x30
    6f36:	950d      	str	r5, [sp, #52]	; 0x34
    6f38:	950e      	str	r5, [sp, #56]	; 0x38
					grid_sys_get_id(uniqueid);					
    6f3a:	a80b      	add	r0, sp, #44	; 0x2c
    6f3c:	4b33      	ldr	r3, [pc, #204]	; (700c <grid_port_process_outbound_ui+0x508>)
    6f3e:	4798      	blx	r3
					grid_msg_init(&response);
    6f40:	a891      	add	r0, sp, #580	; 0x244
    6f42:	4b33      	ldr	r3, [pc, #204]	; (7010 <grid_port_process_outbound_ui+0x50c>)
    6f44:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    6f46:	9500      	str	r5, [sp, #0]
    6f48:	462b      	mov	r3, r5
    6f4a:	227f      	movs	r2, #127	; 0x7f
    6f4c:	4611      	mov	r1, r2
    6f4e:	a891      	add	r0, sp, #580	; 0x244
    6f50:	4f30      	ldr	r7, [pc, #192]	; (7014 <grid_port_process_outbound_ui+0x510>)
    6f52:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    6f54:	2232      	movs	r2, #50	; 0x32
    6f56:	4629      	mov	r1, r5
    6f58:	a80f      	add	r0, sp, #60	; 0x3c
    6f5a:	4b2f      	ldr	r3, [pc, #188]	; (7018 <grid_port_process_outbound_ui+0x514>)
    6f5c:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_SERIALNUMBER_frame);
    6f5e:	2303      	movs	r3, #3
    6f60:	9301      	str	r3, [sp, #4]
    6f62:	2311      	movs	r3, #17
    6f64:	9300      	str	r3, [sp, #0]
    6f66:	2302      	movs	r3, #2
    6f68:	4a2c      	ldr	r2, [pc, #176]	; (701c <grid_port_process_outbound_ui+0x518>)
    6f6a:	2131      	movs	r1, #49	; 0x31
    6f6c:	a80f      	add	r0, sp, #60	; 0x3c
    6f6e:	4f2c      	ldr	r7, [pc, #176]	; (7020 <grid_port_process_outbound_ui+0x51c>)
    6f70:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6f72:	a80f      	add	r0, sp, #60	; 0x3c
    6f74:	4b2b      	ldr	r3, [pc, #172]	; (7024 <grid_port_process_outbound_ui+0x520>)
    6f76:	4798      	blx	r3
    6f78:	4602      	mov	r2, r0
    6f7a:	a90f      	add	r1, sp, #60	; 0x3c
    6f7c:	a891      	add	r0, sp, #580	; 0x244
    6f7e:	4b2a      	ldr	r3, [pc, #168]	; (7028 <grid_port_process_outbound_ui+0x524>)
    6f80:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    6f82:	f04f 080d 	mov.w	r8, #13
    6f86:	f8cd 8000 	str.w	r8, [sp]
    6f8a:	2301      	movs	r3, #1
    6f8c:	2204      	movs	r2, #4
    6f8e:	4629      	mov	r1, r5
    6f90:	a891      	add	r0, sp, #580	; 0x244
    6f92:	4f26      	ldr	r7, [pc, #152]	; (702c <grid_port_process_outbound_ui+0x528>)
    6f94:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD0_offset, GRID_CLASS_SERIALNUMBER_WORD0_length, uniqueid[0]);
    6f96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6f98:	9300      	str	r3, [sp, #0]
    6f9a:	2308      	movs	r3, #8
    6f9c:	2205      	movs	r2, #5
    6f9e:	4629      	mov	r1, r5
    6fa0:	a891      	add	r0, sp, #580	; 0x244
    6fa2:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD1_offset, GRID_CLASS_SERIALNUMBER_WORD1_length, uniqueid[1]);
    6fa4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6fa6:	9300      	str	r3, [sp, #0]
    6fa8:	2308      	movs	r3, #8
    6faa:	4642      	mov	r2, r8
    6fac:	4629      	mov	r1, r5
    6fae:	a891      	add	r0, sp, #580	; 0x244
    6fb0:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD2_offset, GRID_CLASS_SERIALNUMBER_WORD2_length, uniqueid[2]);
    6fb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6fb4:	9300      	str	r3, [sp, #0]
    6fb6:	2308      	movs	r3, #8
    6fb8:	2215      	movs	r2, #21
    6fba:	4629      	mov	r1, r5
    6fbc:	a891      	add	r0, sp, #580	; 0x244
    6fbe:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD3_offset, GRID_CLASS_SERIALNUMBER_WORD3_length, uniqueid[3]);
    6fc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6fc2:	9300      	str	r3, [sp, #0]
    6fc4:	2308      	movs	r3, #8
    6fc6:	221d      	movs	r2, #29
    6fc8:	4629      	mov	r1, r5
    6fca:	a891      	add	r0, sp, #580	; 0x244
    6fcc:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    6fce:	a891      	add	r0, sp, #580	; 0x244
    6fd0:	4b17      	ldr	r3, [pc, #92]	; (7030 <grid_port_process_outbound_ui+0x52c>)
    6fd2:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    6fd4:	a891      	add	r0, sp, #580	; 0x244
    6fd6:	4b17      	ldr	r3, [pc, #92]	; (7034 <grid_port_process_outbound_ui+0x530>)
    6fd8:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    6fda:	e5ff      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    6fdc:	f1b8 0f14 	cmp.w	r8, #20
    6fe0:	d16d      	bne.n	70be <grid_port_process_outbound_ui+0x5ba>
    6fe2:	f1bb 0f0f 	cmp.w	fp, #15
    6fe6:	d027      	beq.n	7038 <grid_port_process_outbound_ui+0x534>
				current_start = 0;
    6fe8:	2500      	movs	r5, #0
    6fea:	e5f7      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
    6fec:	00009c31 	.word	0x00009c31
    6ff0:	20007260 	.word	0x20007260
    6ff4:	00009a75 	.word	0x00009a75
    6ff8:	00009a8b 	.word	0x00009a8b
    6ffc:	00009b1d 	.word	0x00009b1d
    7000:	20013efc 	.word	0x20013efc
    7004:	00007951 	.word	0x00007951
    7008:	000078e1 	.word	0x000078e1
    700c:	00009ca9 	.word	0x00009ca9
    7010:	00005351 	.word	0x00005351
    7014:	00005399 	.word	0x00005399
    7018:	00012943 	.word	0x00012943
    701c:	00014024 	.word	0x00014024
    7020:	00012d31 	.word	0x00012d31
    7024:	00012de1 	.word	0x00012de1
    7028:	000052a1 	.word	0x000052a1
    702c:	00005339 	.word	0x00005339
    7030:	00005499 	.word	0x00005499
    7034:	0000557d 	.word	0x0000557d
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7038:	b91e      	cbnz	r6, 7042 <grid_port_process_outbound_ui+0x53e>
    703a:	9b03      	ldr	r3, [sp, #12]
    703c:	2b00      	cmp	r3, #0
    703e:	f000 826e 	beq.w	751e <grid_port_process_outbound_ui+0xa1a>
					grid_msg_init(&response);
    7042:	a891      	add	r0, sp, #580	; 0x244
    7044:	4b9a      	ldr	r3, [pc, #616]	; (72b0 <grid_port_process_outbound_ui+0x7ac>)
    7046:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    7048:	2500      	movs	r5, #0
    704a:	9500      	str	r5, [sp, #0]
    704c:	462b      	mov	r3, r5
    704e:	227f      	movs	r2, #127	; 0x7f
    7050:	4611      	mov	r1, r2
    7052:	a891      	add	r0, sp, #580	; 0x244
    7054:	4f97      	ldr	r7, [pc, #604]	; (72b4 <grid_port_process_outbound_ui+0x7b0>)
    7056:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    7058:	2232      	movs	r2, #50	; 0x32
    705a:	4629      	mov	r1, r5
    705c:	a80f      	add	r0, sp, #60	; 0x3c
    705e:	4b96      	ldr	r3, [pc, #600]	; (72b8 <grid_port_process_outbound_ui+0x7b4>)
    7060:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    7062:	2303      	movs	r3, #3
    7064:	9301      	str	r3, [sp, #4]
    7066:	2314      	movs	r3, #20
    7068:	9300      	str	r3, [sp, #0]
    706a:	2302      	movs	r3, #2
    706c:	4a93      	ldr	r2, [pc, #588]	; (72bc <grid_port_process_outbound_ui+0x7b8>)
    706e:	2131      	movs	r1, #49	; 0x31
    7070:	a80f      	add	r0, sp, #60	; 0x3c
    7072:	4f93      	ldr	r7, [pc, #588]	; (72c0 <grid_port_process_outbound_ui+0x7bc>)
    7074:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    7076:	a80f      	add	r0, sp, #60	; 0x3c
    7078:	4b92      	ldr	r3, [pc, #584]	; (72c4 <grid_port_process_outbound_ui+0x7c0>)
    707a:	4798      	blx	r3
    707c:	4602      	mov	r2, r0
    707e:	a90f      	add	r1, sp, #60	; 0x3c
    7080:	a891      	add	r0, sp, #580	; 0x244
    7082:	4b91      	ldr	r3, [pc, #580]	; (72c8 <grid_port_process_outbound_ui+0x7c4>)
    7084:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    7086:	230d      	movs	r3, #13
    7088:	9300      	str	r3, [sp, #0]
    708a:	2301      	movs	r3, #1
    708c:	2204      	movs	r2, #4
    708e:	4629      	mov	r1, r5
    7090:	a891      	add	r0, sp, #580	; 0x244
    7092:	f8df 8248 	ldr.w	r8, [pc, #584]	; 72dc <grid_port_process_outbound_ui+0x7d8>
    7096:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    7098:	4f8c      	ldr	r7, [pc, #560]	; (72cc <grid_port_process_outbound_ui+0x7c8>)
    709a:	683b      	ldr	r3, [r7, #0]
    709c:	9300      	str	r3, [sp, #0]
    709e:	2308      	movs	r3, #8
    70a0:	2205      	movs	r2, #5
    70a2:	4629      	mov	r1, r5
    70a4:	a891      	add	r0, sp, #580	; 0x244
    70a6:	47c0      	blx	r8
					uint32_t milliseconds = grid_sys_state.uptime/RTC1MS%1000;
    70a8:	683b      	ldr	r3, [r7, #0]
					uint32_t seconds =		grid_sys_state.uptime/RTC1MS/1000%60;
    70aa:	683b      	ldr	r3, [r7, #0]
					uint32_t minutes =		grid_sys_state.uptime/RTC1MS/1000/60%60;
    70ac:	683b      	ldr	r3, [r7, #0]
					uint32_t hours =		grid_sys_state.uptime/RTC1MS/1000/60/60%60;
    70ae:	683b      	ldr	r3, [r7, #0]
					grid_msg_packet_close(&response);
    70b0:	a891      	add	r0, sp, #580	; 0x244
    70b2:	4b87      	ldr	r3, [pc, #540]	; (72d0 <grid_port_process_outbound_ui+0x7cc>)
    70b4:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    70b6:	a891      	add	r0, sp, #580	; 0x244
    70b8:	4b86      	ldr	r3, [pc, #536]	; (72d4 <grid_port_process_outbound_ui+0x7d0>)
    70ba:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    70bc:	e58e      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    70be:	f1b8 0f12 	cmp.w	r8, #18
    70c2:	d142      	bne.n	714a <grid_port_process_outbound_ui+0x646>
    70c4:	f1bb 0f0f 	cmp.w	fp, #15
    70c8:	d001      	beq.n	70ce <grid_port_process_outbound_ui+0x5ca>
				current_start = 0;
    70ca:	2500      	movs	r5, #0
    70cc:	e586      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    70ce:	b91e      	cbnz	r6, 70d8 <grid_port_process_outbound_ui+0x5d4>
    70d0:	9b03      	ldr	r3, [sp, #12]
    70d2:	2b00      	cmp	r3, #0
    70d4:	f000 8226 	beq.w	7524 <grid_port_process_outbound_ui+0xa20>
					grid_msg_init(&response);
    70d8:	a891      	add	r0, sp, #580	; 0x244
    70da:	4b75      	ldr	r3, [pc, #468]	; (72b0 <grid_port_process_outbound_ui+0x7ac>)
    70dc:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    70de:	2500      	movs	r5, #0
    70e0:	9500      	str	r5, [sp, #0]
    70e2:	462b      	mov	r3, r5
    70e4:	227f      	movs	r2, #127	; 0x7f
    70e6:	4611      	mov	r1, r2
    70e8:	a891      	add	r0, sp, #580	; 0x244
    70ea:	4f72      	ldr	r7, [pc, #456]	; (72b4 <grid_port_process_outbound_ui+0x7b0>)
    70ec:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    70ee:	2232      	movs	r2, #50	; 0x32
    70f0:	4629      	mov	r1, r5
    70f2:	a80f      	add	r0, sp, #60	; 0x3c
    70f4:	4b70      	ldr	r3, [pc, #448]	; (72b8 <grid_port_process_outbound_ui+0x7b4>)
    70f6:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_RESETCAUSE_frame);
    70f8:	2303      	movs	r3, #3
    70fa:	9301      	str	r3, [sp, #4]
    70fc:	2312      	movs	r3, #18
    70fe:	9300      	str	r3, [sp, #0]
    7100:	2302      	movs	r3, #2
    7102:	4a75      	ldr	r2, [pc, #468]	; (72d8 <grid_port_process_outbound_ui+0x7d4>)
    7104:	2131      	movs	r1, #49	; 0x31
    7106:	a80f      	add	r0, sp, #60	; 0x3c
    7108:	4f6d      	ldr	r7, [pc, #436]	; (72c0 <grid_port_process_outbound_ui+0x7bc>)
    710a:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    710c:	a80f      	add	r0, sp, #60	; 0x3c
    710e:	4b6d      	ldr	r3, [pc, #436]	; (72c4 <grid_port_process_outbound_ui+0x7c0>)
    7110:	4798      	blx	r3
    7112:	4602      	mov	r2, r0
    7114:	a90f      	add	r1, sp, #60	; 0x3c
    7116:	a891      	add	r0, sp, #580	; 0x244
    7118:	4b6b      	ldr	r3, [pc, #428]	; (72c8 <grid_port_process_outbound_ui+0x7c4>)
    711a:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    711c:	230d      	movs	r3, #13
    711e:	9300      	str	r3, [sp, #0]
    7120:	2301      	movs	r3, #1
    7122:	2204      	movs	r2, #4
    7124:	4629      	mov	r1, r5
    7126:	a891      	add	r0, sp, #580	; 0x244
    7128:	4f6c      	ldr	r7, [pc, #432]	; (72dc <grid_port_process_outbound_ui+0x7d8>)
    712a:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_RESETCAUSE_CAUSE_offset, GRID_CLASS_RESETCAUSE_CAUSE_length,grid_sys_state.reset_cause);
    712c:	4b67      	ldr	r3, [pc, #412]	; (72cc <grid_port_process_outbound_ui+0x7c8>)
    712e:	791b      	ldrb	r3, [r3, #4]
    7130:	9300      	str	r3, [sp, #0]
    7132:	2302      	movs	r3, #2
    7134:	2205      	movs	r2, #5
    7136:	4629      	mov	r1, r5
    7138:	a891      	add	r0, sp, #580	; 0x244
    713a:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    713c:	a891      	add	r0, sp, #580	; 0x244
    713e:	4b64      	ldr	r3, [pc, #400]	; (72d0 <grid_port_process_outbound_ui+0x7cc>)
    7140:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    7142:	a891      	add	r0, sp, #580	; 0x244
    7144:	4b63      	ldr	r3, [pc, #396]	; (72d4 <grid_port_process_outbound_ui+0x7d0>)
    7146:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7148:	e548      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    714a:	f1b8 0f13 	cmp.w	r8, #19
    714e:	d114      	bne.n	717a <grid_port_process_outbound_ui+0x676>
    7150:	f1bb 0f0e 	cmp.w	fp, #14
    7154:	d001      	beq.n	715a <grid_port_process_outbound_ui+0x656>
				current_start = 0;
    7156:	2500      	movs	r5, #0
    7158:	e540      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    715a:	b90e      	cbnz	r6, 7160 <grid_port_process_outbound_ui+0x65c>
				current_start = 0;
    715c:	4635      	mov	r5, r6
    715e:	e53d      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
  __ASM volatile ("dsb 0xF":::"memory");
    7160:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    7164:	495e      	ldr	r1, [pc, #376]	; (72e0 <grid_port_process_outbound_ui+0x7dc>)
    7166:	68ca      	ldr	r2, [r1, #12]
    7168:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    716c:	4b5d      	ldr	r3, [pc, #372]	; (72e4 <grid_port_process_outbound_ui+0x7e0>)
    716e:	4313      	orrs	r3, r2
    7170:	60cb      	str	r3, [r1, #12]
    7172:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    7176:	bf00      	nop
    7178:	e7fd      	b.n	7176 <grid_port_process_outbound_ui+0x672>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    717a:	f1b8 0f61 	cmp.w	r8, #97	; 0x61
    717e:	d10f      	bne.n	71a0 <grid_port_process_outbound_ui+0x69c>
    7180:	f1bb 0f0e 	cmp.w	fp, #14
    7184:	d001      	beq.n	718a <grid_port_process_outbound_ui+0x686>
				current_start = 0;
    7186:	2500      	movs	r5, #0
    7188:	e528      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    718a:	b91e      	cbnz	r6, 7194 <grid_port_process_outbound_ui+0x690>
    718c:	9b03      	ldr	r3, [sp, #12]
    718e:	2b00      	cmp	r3, #0
    7190:	f000 81cb 	beq.w	752a <grid_port_process_outbound_ui+0xa26>
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    7194:	4954      	ldr	r1, [pc, #336]	; (72e8 <grid_port_process_outbound_ui+0x7e4>)
    7196:	484d      	ldr	r0, [pc, #308]	; (72cc <grid_port_process_outbound_ui+0x7c8>)
    7198:	4b54      	ldr	r3, [pc, #336]	; (72ec <grid_port_process_outbound_ui+0x7e8>)
    719a:	4798      	blx	r3
				current_start = 0;
    719c:	2500      	movs	r5, #0
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    719e:	e51d      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    71a0:	f1b8 0f60 	cmp.w	r8, #96	; 0x60
    71a4:	d10f      	bne.n	71c6 <grid_port_process_outbound_ui+0x6c2>
    71a6:	f1bb 0f0e 	cmp.w	fp, #14
    71aa:	d001      	beq.n	71b0 <grid_port_process_outbound_ui+0x6ac>
				current_start = 0;
    71ac:	2500      	movs	r5, #0
    71ae:	e515      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    71b0:	b91e      	cbnz	r6, 71ba <grid_port_process_outbound_ui+0x6b6>
    71b2:	9b03      	ldr	r3, [sp, #12]
    71b4:	2b00      	cmp	r3, #0
    71b6:	f000 81bb 	beq.w	7530 <grid_port_process_outbound_ui+0xa2c>
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    71ba:	494b      	ldr	r1, [pc, #300]	; (72e8 <grid_port_process_outbound_ui+0x7e4>)
    71bc:	4843      	ldr	r0, [pc, #268]	; (72cc <grid_port_process_outbound_ui+0x7c8>)
    71be:	4b4c      	ldr	r3, [pc, #304]	; (72f0 <grid_port_process_outbound_ui+0x7ec>)
    71c0:	4798      	blx	r3
				current_start = 0;
    71c2:	2500      	movs	r5, #0
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    71c4:	e50a      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    71c6:	f1b8 0f62 	cmp.w	r8, #98	; 0x62
    71ca:	d10f      	bne.n	71ec <grid_port_process_outbound_ui+0x6e8>
    71cc:	f1bb 0f0e 	cmp.w	fp, #14
    71d0:	d001      	beq.n	71d6 <grid_port_process_outbound_ui+0x6d2>
				current_start = 0;
    71d2:	2500      	movs	r5, #0
    71d4:	e502      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    71d6:	b91e      	cbnz	r6, 71e0 <grid_port_process_outbound_ui+0x6dc>
    71d8:	9b03      	ldr	r3, [sp, #12]
    71da:	2b00      	cmp	r3, #0
    71dc:	f000 81ab 	beq.w	7536 <grid_port_process_outbound_ui+0xa32>
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    71e0:	4941      	ldr	r1, [pc, #260]	; (72e8 <grid_port_process_outbound_ui+0x7e4>)
    71e2:	4844      	ldr	r0, [pc, #272]	; (72f4 <grid_port_process_outbound_ui+0x7f0>)
    71e4:	4b44      	ldr	r3, [pc, #272]	; (72f8 <grid_port_process_outbound_ui+0x7f4>)
    71e6:	4798      	blx	r3
				current_start = 0;
    71e8:	2500      	movs	r5, #0
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    71ea:	e4f7      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    71ec:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
    71f0:	d118      	bne.n	7224 <grid_port_process_outbound_ui+0x720>
    71f2:	f1bb 0f0e 	cmp.w	fp, #14
    71f6:	d001      	beq.n	71fc <grid_port_process_outbound_ui+0x6f8>
				current_start = 0;
    71f8:	2500      	movs	r5, #0
    71fa:	e4ef      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    71fc:	b91e      	cbnz	r6, 7206 <grid_port_process_outbound_ui+0x702>
    71fe:	9b03      	ldr	r3, [sp, #12]
    7200:	2b00      	cmp	r3, #0
    7202:	f000 819b 	beq.w	753c <grid_port_process_outbound_ui+0xa38>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_GLOBALRECALL_BANKNUMBER_offset], GRID_CLASS_GLOBALRECALL_BANKNUMBER_length	, &error_flag);
    7206:	abf8      	add	r3, sp, #992	; 0x3e0
    7208:	19d8      	adds	r0, r3, r7
    720a:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    720e:	2102      	movs	r1, #2
    7210:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    7214:	4b39      	ldr	r3, [pc, #228]	; (72fc <grid_port_process_outbound_ui+0x7f8>)
    7216:	4798      	blx	r3
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    7218:	b2c1      	uxtb	r1, r0
    721a:	482c      	ldr	r0, [pc, #176]	; (72cc <grid_port_process_outbound_ui+0x7c8>)
    721c:	4b38      	ldr	r3, [pc, #224]	; (7300 <grid_port_process_outbound_ui+0x7fc>)
    721e:	4798      	blx	r3
				current_start = 0;
    7220:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7222:	e4db      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7224:	f1b8 0f71 	cmp.w	r8, #113	; 0x71
    7228:	d10f      	bne.n	724a <grid_port_process_outbound_ui+0x746>
    722a:	f1bb 0f0e 	cmp.w	fp, #14
    722e:	d001      	beq.n	7234 <grid_port_process_outbound_ui+0x730>
				current_start = 0;
    7230:	2500      	movs	r5, #0
    7232:	e4d3      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7234:	b91e      	cbnz	r6, 723e <grid_port_process_outbound_ui+0x73a>
    7236:	9b03      	ldr	r3, [sp, #12]
    7238:	2b00      	cmp	r3, #0
    723a:	f000 8182 	beq.w	7542 <grid_port_process_outbound_ui+0xa3e>
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    723e:	492a      	ldr	r1, [pc, #168]	; (72e8 <grid_port_process_outbound_ui+0x7e4>)
    7240:	482c      	ldr	r0, [pc, #176]	; (72f4 <grid_port_process_outbound_ui+0x7f0>)
    7242:	4b30      	ldr	r3, [pc, #192]	; (7304 <grid_port_process_outbound_ui+0x800>)
    7244:	4798      	blx	r3
				current_start = 0;
    7246:	2500      	movs	r5, #0
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    7248:	e4c8      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    724a:	f1b8 0f70 	cmp.w	r8, #112	; 0x70
    724e:	d10f      	bne.n	7270 <grid_port_process_outbound_ui+0x76c>
    7250:	f1bb 0f0e 	cmp.w	fp, #14
    7254:	d001      	beq.n	725a <grid_port_process_outbound_ui+0x756>
				current_start = 0;
    7256:	2500      	movs	r5, #0
    7258:	e4c0      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    725a:	b91e      	cbnz	r6, 7264 <grid_port_process_outbound_ui+0x760>
    725c:	9b03      	ldr	r3, [sp, #12]
    725e:	2b00      	cmp	r3, #0
    7260:	f000 8172 	beq.w	7548 <grid_port_process_outbound_ui+0xa44>
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    7264:	4920      	ldr	r1, [pc, #128]	; (72e8 <grid_port_process_outbound_ui+0x7e4>)
    7266:	4823      	ldr	r0, [pc, #140]	; (72f4 <grid_port_process_outbound_ui+0x7f0>)
    7268:	4b27      	ldr	r3, [pc, #156]	; (7308 <grid_port_process_outbound_ui+0x804>)
    726a:	4798      	blx	r3
				current_start = 0;
    726c:	2500      	movs	r5, #0
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    726e:	e4b5      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7270:	f1b8 0f72 	cmp.w	r8, #114	; 0x72
    7274:	d10f      	bne.n	7296 <grid_port_process_outbound_ui+0x792>
    7276:	f1bb 0f0e 	cmp.w	fp, #14
    727a:	d001      	beq.n	7280 <grid_port_process_outbound_ui+0x77c>
				current_start = 0;
    727c:	2500      	movs	r5, #0
    727e:	e4ad      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7280:	b91e      	cbnz	r6, 728a <grid_port_process_outbound_ui+0x786>
    7282:	9b03      	ldr	r3, [sp, #12]
    7284:	2b00      	cmp	r3, #0
    7286:	f000 8162 	beq.w	754e <grid_port_process_outbound_ui+0xa4a>
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    728a:	4917      	ldr	r1, [pc, #92]	; (72e8 <grid_port_process_outbound_ui+0x7e4>)
    728c:	4819      	ldr	r0, [pc, #100]	; (72f4 <grid_port_process_outbound_ui+0x7f0>)
    728e:	4b1f      	ldr	r3, [pc, #124]	; (730c <grid_port_process_outbound_ui+0x808>)
    7290:	4798      	blx	r3
				current_start = 0;
    7292:	2500      	movs	r5, #0
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    7294:	e4a2      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7296:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
    729a:	f040 815b 	bne.w	7554 <grid_port_process_outbound_ui+0xa50>
    729e:	f1bb 0f0f 	cmp.w	fp, #15
    72a2:	d035      	beq.n	7310 <grid_port_process_outbound_ui+0x80c>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    72a4:	f1bb 0f0e 	cmp.w	fp, #14
    72a8:	d05b      	beq.n	7362 <grid_port_process_outbound_ui+0x85e>
				current_start = 0;
    72aa:	2500      	movs	r5, #0
    72ac:	e496      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
    72ae:	bf00      	nop
    72b0:	00005351 	.word	0x00005351
    72b4:	00005399 	.word	0x00005399
    72b8:	00012943 	.word	0x00012943
    72bc:	00014050 	.word	0x00014050
    72c0:	00012d31 	.word	0x00012d31
    72c4:	00012de1 	.word	0x00012de1
    72c8:	000052a1 	.word	0x000052a1
    72cc:	20007260 	.word	0x20007260
    72d0:	00005499 	.word	0x00005499
    72d4:	0000557d 	.word	0x0000557d
    72d8:	00014064 	.word	0x00014064
    72dc:	00005339 	.word	0x00005339
    72e0:	e000ed00 	.word	0xe000ed00
    72e4:	05fa0004 	.word	0x05fa0004
    72e8:	20007310 	.word	0x20007310
    72ec:	000093ad 	.word	0x000093ad
    72f0:	00009001 	.word	0x00009001
    72f4:	20007254 	.word	0x20007254
    72f8:	000094cd 	.word	0x000094cd
    72fc:	00009c31 	.word	0x00009c31
    7300:	00009255 	.word	0x00009255
    7304:	00009efd 	.word	0x00009efd
    7308:	0000a359 	.word	0x0000a359
    730c:	00009f11 	.word	0x00009f11
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7310:	b91e      	cbnz	r6, 731a <grid_port_process_outbound_ui+0x816>
    7312:	9b03      	ldr	r3, [sp, #12]
    7314:	2b00      	cmp	r3, #0
    7316:	f000 8120 	beq.w	755a <grid_port_process_outbound_ui+0xa56>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    731a:	1d78      	adds	r0, r7, #5
    731c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7320:	2102      	movs	r1, #2
    7322:	ab2d      	add	r3, sp, #180	; 0xb4
    7324:	4418      	add	r0, r3
    7326:	4b90      	ldr	r3, [pc, #576]	; (7568 <grid_port_process_outbound_ui+0xa64>)
    7328:	4798      	blx	r3
    732a:	4605      	mov	r5, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    732c:	1df8      	adds	r0, r7, #7
    732e:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7332:	2102      	movs	r1, #2
    7334:	ab2d      	add	r3, sp, #180	; 0xb4
    7336:	4418      	add	r0, r3
    7338:	4b8b      	ldr	r3, [pc, #556]	; (7568 <grid_port_process_outbound_ui+0xa64>)
    733a:	4798      	blx	r3
    733c:	4680      	mov	r8, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    733e:	f107 0009 	add.w	r0, r7, #9
    7342:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7346:	2102      	movs	r1, #2
    7348:	ab2d      	add	r3, sp, #180	; 0xb4
    734a:	4418      	add	r0, r3
    734c:	4b86      	ldr	r3, [pc, #536]	; (7568 <grid_port_process_outbound_ui+0xa64>)
    734e:	4798      	blx	r3
					grid_ui_recall_event_configuration(&grid_ui_state, banknumber, elementnumber, eventtype);
    7350:	b2c3      	uxtb	r3, r0
    7352:	fa5f f288 	uxtb.w	r2, r8
    7356:	b2e9      	uxtb	r1, r5
    7358:	4884      	ldr	r0, [pc, #528]	; (756c <grid_port_process_outbound_ui+0xa68>)
    735a:	4d85      	ldr	r5, [pc, #532]	; (7570 <grid_port_process_outbound_ui+0xa6c>)
    735c:	47a8      	blx	r5
				current_start = 0;
    735e:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7360:	e43c      	b.n	6bdc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    7362:	b91e      	cbnz	r6, 736c <grid_port_process_outbound_ui+0x868>
    7364:	9b04      	ldr	r3, [sp, #16]
    7366:	2b00      	cmp	r3, #0
    7368:	f000 80fa 	beq.w	7560 <grid_port_process_outbound_ui+0xa5c>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    736c:	1d78      	adds	r0, r7, #5
    736e:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7372:	2102      	movs	r1, #2
    7374:	ab2d      	add	r3, sp, #180	; 0xb4
    7376:	4418      	add	r0, r3
    7378:	4b7b      	ldr	r3, [pc, #492]	; (7568 <grid_port_process_outbound_ui+0xa64>)
    737a:	4798      	blx	r3
    737c:	9006      	str	r0, [sp, #24]
    737e:	fa5f f880 	uxtb.w	r8, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    7382:	1df8      	adds	r0, r7, #7
    7384:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7388:	2102      	movs	r1, #2
    738a:	ab2d      	add	r3, sp, #180	; 0xb4
    738c:	4418      	add	r0, r3
    738e:	4b76      	ldr	r3, [pc, #472]	; (7568 <grid_port_process_outbound_ui+0xa64>)
    7390:	4798      	blx	r3
    7392:	9007      	str	r0, [sp, #28]
    7394:	b2c3      	uxtb	r3, r0
    7396:	9308      	str	r3, [sp, #32]
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    7398:	f107 0009 	add.w	r0, r7, #9
    739c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    73a0:	2102      	movs	r1, #2
    73a2:	ab2d      	add	r3, sp, #180	; 0xb4
    73a4:	4418      	add	r0, r3
    73a6:	4b70      	ldr	r3, [pc, #448]	; (7568 <grid_port_process_outbound_ui+0xa64>)
    73a8:	4798      	blx	r3
    73aa:	9009      	str	r0, [sp, #36]	; 0x24
    73ac:	fa5f fb80 	uxtb.w	fp, r0
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    73b0:	2278      	movs	r2, #120	; 0x78
    73b2:	2100      	movs	r1, #0
    73b4:	a80f      	add	r0, sp, #60	; 0x3c
    73b6:	4b6f      	ldr	r3, [pc, #444]	; (7574 <grid_port_process_outbound_ui+0xa70>)
    73b8:	4798      	blx	r3
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    73ba:	b2e3      	uxtb	r3, r4
    73bc:	1bdf      	subs	r7, r3, r7
					for(uint32_t j = 0; j<actionstring_length; j++){
    73be:	f1b7 030b 	subs.w	r3, r7, #11
    73c2:	f000 80e7 	beq.w	7594 <grid_port_process_outbound_ui+0xa90>
    73c6:	f105 020a 	add.w	r2, r5, #10
    73ca:	a92d      	add	r1, sp, #180	; 0xb4
    73cc:	440a      	add	r2, r1
    73ce:	f10d 013b 	add.w	r1, sp, #59	; 0x3b
    73d2:	3d01      	subs	r5, #1
    73d4:	442f      	add	r7, r5
    73d6:	a82d      	add	r0, sp, #180	; 0xb4
    73d8:	19c5      	adds	r5, r0, r7
						actionstring[j] = message[current_start+GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset + j];
    73da:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    73de:	f801 0f01 	strb.w	r0, [r1, #1]!
					for(uint32_t j = 0; j<actionstring_length; j++){
    73e2:	42aa      	cmp	r2, r5
    73e4:	d1f9      	bne.n	73da <grid_port_process_outbound_ui+0x8d6>
						grid_ui_event_register_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype, actionstring, actionstring_length);
    73e6:	4a61      	ldr	r2, [pc, #388]	; (756c <grid_port_process_outbound_ui+0xa68>)
    73e8:	6852      	ldr	r2, [r2, #4]
    73ea:	f89d 5018 	ldrb.w	r5, [sp, #24]
    73ee:	0129      	lsls	r1, r5, #4
    73f0:	4608      	mov	r0, r1
    73f2:	9105      	str	r1, [sp, #20]
    73f4:	f89d 101c 	ldrb.w	r1, [sp, #28]
    73f8:	2764      	movs	r7, #100	; 0x64
    73fa:	fb07 f701 	mul.w	r7, r7, r1
    73fe:	4402      	add	r2, r0
    7400:	68d0      	ldr	r0, [r2, #12]
    7402:	aa0f      	add	r2, sp, #60	; 0x3c
    7404:	4659      	mov	r1, fp
    7406:	4438      	add	r0, r7
    7408:	4d5b      	ldr	r5, [pc, #364]	; (7578 <grid_port_process_outbound_ui+0xa74>)
    740a:	47a8      	blx	r5
						if (banknumber == grid_sys_state.bank_activebank_number){
    740c:	4b5b      	ldr	r3, [pc, #364]	; (757c <grid_port_process_outbound_ui+0xa78>)
    740e:	7bdb      	ldrb	r3, [r3, #15]
    7410:	b2db      	uxtb	r3, r3
    7412:	4598      	cmp	r8, r3
    7414:	d04a      	beq.n	74ac <grid_port_process_outbound_ui+0x9a8>
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    7416:	4b55      	ldr	r3, [pc, #340]	; (756c <grid_port_process_outbound_ui+0xa68>)
    7418:	685b      	ldr	r3, [r3, #4]
    741a:	9d05      	ldr	r5, [sp, #20]
    741c:	442b      	add	r3, r5
    741e:	68d8      	ldr	r0, [r3, #12]
    7420:	4659      	mov	r1, fp
    7422:	4438      	add	r0, r7
    7424:	4b56      	ldr	r3, [pc, #344]	; (7580 <grid_port_process_outbound_ui+0xa7c>)
    7426:	4798      	blx	r3
						if (event_index != 255){
    7428:	28ff      	cmp	r0, #255	; 0xff
    742a:	d04f      	beq.n	74cc <grid_port_process_outbound_ui+0x9c8>
							if (position_is_local){
    742c:	9b04      	ldr	r3, [sp, #16]
    742e:	b303      	cbz	r3, 7472 <grid_port_process_outbound_ui+0x96e>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    7430:	4b4e      	ldr	r3, [pc, #312]	; (756c <grid_port_process_outbound_ui+0xa68>)
    7432:	685a      	ldr	r2, [r3, #4]
    7434:	f44f 7386 	mov.w	r3, #268	; 0x10c
    7438:	fb03 f300 	mul.w	r3, r3, r0
    743c:	442a      	add	r2, r5
    743e:	68d2      	ldr	r2, [r2, #12]
    7440:	443a      	add	r2, r7
    7442:	6e12      	ldr	r2, [r2, #96]	; 0x60
    7444:	441a      	add	r2, r3
    7446:	2100      	movs	r1, #0
    7448:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    744c:	4a47      	ldr	r2, [pc, #284]	; (756c <grid_port_process_outbound_ui+0xa68>)
    744e:	6852      	ldr	r2, [r2, #4]
    7450:	9505      	str	r5, [sp, #20]
    7452:	442a      	add	r2, r5
    7454:	68d2      	ldr	r2, [r2, #12]
    7456:	443a      	add	r2, r7
    7458:	6e12      	ldr	r2, [r2, #96]	; 0x60
    745a:	441a      	add	r2, r3
    745c:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    7460:	4a42      	ldr	r2, [pc, #264]	; (756c <grid_port_process_outbound_ui+0xa68>)
    7462:	6852      	ldr	r2, [r2, #4]
    7464:	442a      	add	r2, r5
    7466:	68d2      	ldr	r2, [r2, #12]
    7468:	443a      	add	r2, r7
    746a:	6e12      	ldr	r2, [r2, #96]	; 0x60
    746c:	4413      	add	r3, r2
    746e:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
							if (position_is_me){
    7472:	b36e      	cbz	r6, 74d0 <grid_port_process_outbound_ui+0x9cc>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    7474:	4b3d      	ldr	r3, [pc, #244]	; (756c <grid_port_process_outbound_ui+0xa68>)
    7476:	685a      	ldr	r2, [r3, #4]
    7478:	f44f 7386 	mov.w	r3, #268	; 0x10c
    747c:	fb03 f300 	mul.w	r3, r3, r0
    7480:	9805      	ldr	r0, [sp, #20]
    7482:	4402      	add	r2, r0
    7484:	68d2      	ldr	r2, [r2, #12]
    7486:	443a      	add	r2, r7
    7488:	6e12      	ldr	r2, [r2, #96]	; 0x60
    748a:	441a      	add	r2, r3
    748c:	2101      	movs	r1, #1
    748e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    7492:	4a36      	ldr	r2, [pc, #216]	; (756c <grid_port_process_outbound_ui+0xa68>)
    7494:	6852      	ldr	r2, [r2, #4]
    7496:	4601      	mov	r1, r0
    7498:	4411      	add	r1, r2
    749a:	68ca      	ldr	r2, [r1, #12]
    749c:	4417      	add	r7, r2
    749e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    74a0:	4413      	add	r3, r2
    74a2:	2200      	movs	r2, #0
    74a4:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
						acknowledge = 1;
    74a8:	4637      	mov	r7, r6
    74aa:	e0ac      	b.n	7606 <grid_port_process_outbound_ui+0xb02>
							grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    74ac:	465b      	mov	r3, fp
    74ae:	9a08      	ldr	r2, [sp, #32]
    74b0:	4641      	mov	r1, r8
    74b2:	482e      	ldr	r0, [pc, #184]	; (756c <grid_port_process_outbound_ui+0xa68>)
    74b4:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 7590 <grid_port_process_outbound_ui+0xa8c>
    74b8:	47c0      	blx	r8
    74ba:	e7ac      	b.n	7416 <grid_port_process_outbound_ui+0x912>
							grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    74bc:	465b      	mov	r3, fp
    74be:	9a08      	ldr	r2, [sp, #32]
    74c0:	4641      	mov	r1, r8
    74c2:	482a      	ldr	r0, [pc, #168]	; (756c <grid_port_process_outbound_ui+0xa68>)
    74c4:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 7590 <grid_port_process_outbound_ui+0xa8c>
    74c8:	47c0      	blx	r8
    74ca:	e079      	b.n	75c0 <grid_port_process_outbound_ui+0xabc>
						acknowledge = 1;
    74cc:	2701      	movs	r7, #1
    74ce:	e09a      	b.n	7606 <grid_port_process_outbound_ui+0xb02>
    74d0:	2701      	movs	r7, #1
    74d2:	e098      	b.n	7606 <grid_port_process_outbound_ui+0xb02>
						acknowledge = 0;
    74d4:	2700      	movs	r7, #0
    74d6:	e096      	b.n	7606 <grid_port_process_outbound_ui+0xb02>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    74d8:	230b      	movs	r3, #11
    74da:	9300      	str	r3, [sp, #0]
    74dc:	2301      	movs	r3, #1
    74de:	2204      	movs	r2, #4
    74e0:	2100      	movs	r1, #0
    74e2:	a891      	add	r0, sp, #580	; 0x244
    74e4:	4d27      	ldr	r5, [pc, #156]	; (7584 <grid_port_process_outbound_ui+0xa80>)
    74e6:	47a8      	blx	r5
					grid_msg_packet_close(&response);
    74e8:	a891      	add	r0, sp, #580	; 0x244
    74ea:	4b27      	ldr	r3, [pc, #156]	; (7588 <grid_port_process_outbound_ui+0xa84>)
    74ec:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);	
    74ee:	a891      	add	r0, sp, #580	; 0x244
    74f0:	4b26      	ldr	r3, [pc, #152]	; (758c <grid_port_process_outbound_ui+0xa88>)
    74f2:	4798      	blx	r3
				current_start = 0;
    74f4:	2500      	movs	r5, #0
    74f6:	f7ff bb71 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    74fa:	9d04      	ldr	r5, [sp, #16]
    74fc:	f7ff bb6e 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7500:	2500      	movs	r5, #0
    7502:	f7ff bb6b 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7506:	9d04      	ldr	r5, [sp, #16]
    7508:	f7ff bb68 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    750c:	4635      	mov	r5, r6
    750e:	f7ff bb65 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7512:	4635      	mov	r5, r6
    7514:	f7ff bb62 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7518:	9d03      	ldr	r5, [sp, #12]
    751a:	f7ff bb5f 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    751e:	9d03      	ldr	r5, [sp, #12]
    7520:	f7ff bb5c 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7524:	9d03      	ldr	r5, [sp, #12]
    7526:	f7ff bb59 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    752a:	9d03      	ldr	r5, [sp, #12]
    752c:	f7ff bb56 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7530:	9d03      	ldr	r5, [sp, #12]
    7532:	f7ff bb53 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7536:	9d03      	ldr	r5, [sp, #12]
    7538:	f7ff bb50 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    753c:	9d03      	ldr	r5, [sp, #12]
    753e:	f7ff bb4d 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7542:	9d03      	ldr	r5, [sp, #12]
    7544:	f7ff bb4a 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7548:	9d03      	ldr	r5, [sp, #12]
    754a:	f7ff bb47 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    754e:	9d03      	ldr	r5, [sp, #12]
    7550:	f7ff bb44 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7554:	2500      	movs	r5, #0
    7556:	f7ff bb41 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    755a:	9d03      	ldr	r5, [sp, #12]
    755c:	f7ff bb3e 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7560:	9d04      	ldr	r5, [sp, #16]
    7562:	f7ff bb3b 	b.w	6bdc <grid_port_process_outbound_ui+0xd8>
    7566:	bf00      	nop
    7568:	00009c31 	.word	0x00009c31
    756c:	20007254 	.word	0x20007254
    7570:	00009f25 	.word	0x00009f25
    7574:	00012943 	.word	0x00012943
    7578:	0000aded 	.word	0x0000aded
    757c:	20007260 	.word	0x20007260
    7580:	0000a591 	.word	0x0000a591
    7584:	00005339 	.word	0x00005339
    7588:	00005499 	.word	0x00005499
    758c:	0000557d 	.word	0x0000557d
    7590:	0000b231 	.word	0x0000b231
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    7594:	4b3f      	ldr	r3, [pc, #252]	; (7694 <grid_port_process_outbound_ui+0xb90>)
    7596:	685b      	ldr	r3, [r3, #4]
    7598:	f89d 5018 	ldrb.w	r5, [sp, #24]
    759c:	012d      	lsls	r5, r5, #4
    759e:	f89d 201c 	ldrb.w	r2, [sp, #28]
    75a2:	2764      	movs	r7, #100	; 0x64
    75a4:	fb07 f702 	mul.w	r7, r7, r2
    75a8:	442b      	add	r3, r5
    75aa:	68d8      	ldr	r0, [r3, #12]
    75ac:	4659      	mov	r1, fp
    75ae:	4438      	add	r0, r7
    75b0:	4b39      	ldr	r3, [pc, #228]	; (7698 <grid_port_process_outbound_ui+0xb94>)
    75b2:	4798      	blx	r3
						if (banknumber == grid_sys_state.bank_activebank_number){
    75b4:	4b39      	ldr	r3, [pc, #228]	; (769c <grid_port_process_outbound_ui+0xb98>)
    75b6:	7bdb      	ldrb	r3, [r3, #15]
    75b8:	b2db      	uxtb	r3, r3
    75ba:	4598      	cmp	r8, r3
    75bc:	f43f af7e 	beq.w	74bc <grid_port_process_outbound_ui+0x9b8>
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    75c0:	4b34      	ldr	r3, [pc, #208]	; (7694 <grid_port_process_outbound_ui+0xb90>)
    75c2:	685b      	ldr	r3, [r3, #4]
    75c4:	442b      	add	r3, r5
    75c6:	68d8      	ldr	r0, [r3, #12]
    75c8:	4659      	mov	r1, fp
    75ca:	4438      	add	r0, r7
    75cc:	4b34      	ldr	r3, [pc, #208]	; (76a0 <grid_port_process_outbound_ui+0xb9c>)
    75ce:	4798      	blx	r3
						if (event_index != 255){
    75d0:	28ff      	cmp	r0, #255	; 0xff
    75d2:	f43f af7f 	beq.w	74d4 <grid_port_process_outbound_ui+0x9d0>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    75d6:	4b2f      	ldr	r3, [pc, #188]	; (7694 <grid_port_process_outbound_ui+0xb90>)
    75d8:	685a      	ldr	r2, [r3, #4]
    75da:	f44f 7386 	mov.w	r3, #268	; 0x10c
    75de:	fb03 f300 	mul.w	r3, r3, r0
    75e2:	442a      	add	r2, r5
    75e4:	68d2      	ldr	r2, [r2, #12]
    75e6:	443a      	add	r2, r7
    75e8:	6e12      	ldr	r2, [r2, #96]	; 0x60
    75ea:	441a      	add	r2, r3
    75ec:	2101      	movs	r1, #1
    75ee:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    75f2:	4a28      	ldr	r2, [pc, #160]	; (7694 <grid_port_process_outbound_ui+0xb90>)
    75f4:	6852      	ldr	r2, [r2, #4]
    75f6:	4415      	add	r5, r2
    75f8:	68ea      	ldr	r2, [r5, #12]
    75fa:	4417      	add	r7, r2
    75fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    75fe:	4413      	add	r3, r2
    7600:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
						acknowledge = 0;
    7604:	2700      	movs	r7, #0
					grid_msg_init(&response);
    7606:	a891      	add	r0, sp, #580	; 0x244
    7608:	4b26      	ldr	r3, [pc, #152]	; (76a4 <grid_port_process_outbound_ui+0xba0>)
    760a:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    760c:	2500      	movs	r5, #0
    760e:	9500      	str	r5, [sp, #0]
    7610:	462b      	mov	r3, r5
    7612:	227f      	movs	r2, #127	; 0x7f
    7614:	4611      	mov	r1, r2
    7616:	a891      	add	r0, sp, #580	; 0x244
    7618:	f8df 8098 	ldr.w	r8, [pc, #152]	; 76b4 <grid_port_process_outbound_ui+0xbb0>
    761c:	47c0      	blx	r8
					uint8_t response_payload[10] = {0};
    761e:	950b      	str	r5, [sp, #44]	; 0x2c
    7620:	950c      	str	r5, [sp, #48]	; 0x30
    7622:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    7626:	2303      	movs	r3, #3
    7628:	9300      	str	r3, [sp, #0]
    762a:	2380      	movs	r3, #128	; 0x80
    762c:	2202      	movs	r2, #2
    762e:	491e      	ldr	r1, [pc, #120]	; (76a8 <grid_port_process_outbound_ui+0xba4>)
    7630:	a80b      	add	r0, sp, #44	; 0x2c
    7632:	f8df 8084 	ldr.w	r8, [pc, #132]	; 76b8 <grid_port_process_outbound_ui+0xbb4>
    7636:	47c0      	blx	r8
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    7638:	a80b      	add	r0, sp, #44	; 0x2c
    763a:	4b1c      	ldr	r3, [pc, #112]	; (76ac <grid_port_process_outbound_ui+0xba8>)
    763c:	4798      	blx	r3
    763e:	4602      	mov	r2, r0
    7640:	a90b      	add	r1, sp, #44	; 0x2c
    7642:	a891      	add	r0, sp, #580	; 0x244
    7644:	4b1a      	ldr	r3, [pc, #104]	; (76b0 <grid_port_process_outbound_ui+0xbac>)
    7646:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    7648:	f89d 3018 	ldrb.w	r3, [sp, #24]
    764c:	9300      	str	r3, [sp, #0]
    764e:	2302      	movs	r3, #2
    7650:	2205      	movs	r2, #5
    7652:	4629      	mov	r1, r5
    7654:	a891      	add	r0, sp, #580	; 0x244
    7656:	f8df 8064 	ldr.w	r8, [pc, #100]	; 76bc <grid_port_process_outbound_ui+0xbb8>
    765a:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    765c:	f89d 301c 	ldrb.w	r3, [sp, #28]
    7660:	9300      	str	r3, [sp, #0]
    7662:	2302      	movs	r3, #2
    7664:	2207      	movs	r2, #7
    7666:	4629      	mov	r1, r5
    7668:	a891      	add	r0, sp, #580	; 0x244
    766a:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    766c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    7670:	9300      	str	r3, [sp, #0]
    7672:	2302      	movs	r3, #2
    7674:	2209      	movs	r2, #9
    7676:	4629      	mov	r1, r5
    7678:	a891      	add	r0, sp, #580	; 0x244
    767a:	47c0      	blx	r8
					if (acknowledge == 1){
    767c:	2f01      	cmp	r7, #1
    767e:	f47f af2b 	bne.w	74d8 <grid_port_process_outbound_ui+0x9d4>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    7682:	230a      	movs	r3, #10
    7684:	9300      	str	r3, [sp, #0]
    7686:	2301      	movs	r3, #1
    7688:	2204      	movs	r2, #4
    768a:	4629      	mov	r1, r5
    768c:	a891      	add	r0, sp, #580	; 0x244
    768e:	47c0      	blx	r8
    7690:	e72a      	b.n	74e8 <grid_port_process_outbound_ui+0x9e4>
    7692:	bf00      	nop
    7694:	20007254 	.word	0x20007254
    7698:	0000afd5 	.word	0x0000afd5
    769c:	20007260 	.word	0x20007260
    76a0:	0000a591 	.word	0x0000a591
    76a4:	00005351 	.word	0x00005351
    76a8:	00014070 	.word	0x00014070
    76ac:	00012de1 	.word	0x00012de1
    76b0:	000052a1 	.word	0x000052a1
    76b4:	00005399 	.word	0x00005399
    76b8:	00012d99 	.word	0x00012d99
    76bc:	00005339 	.word	0x00005339

000076c0 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    76c0:	8983      	ldrh	r3, [r0, #12]
    76c2:	b10b      	cbz	r3, 76c8 <grid_port_process_outbound_usart+0x8>
			return 1;
		}
		
	}
	
	return 0;
    76c4:	2000      	movs	r0, #0
    76c6:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    76c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    76cc:	4680      	mov	r8, r0
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    76ce:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    76d2:	353c      	adds	r5, #60	; 0x3c
    76d4:	4628      	mov	r0, r5
    76d6:	4b13      	ldr	r3, [pc, #76]	; (7724 <grid_port_process_outbound_usart+0x64>)
    76d8:	4798      	blx	r3
		if (!packet_size){
    76da:	4606      	mov	r6, r0
    76dc:	b910      	cbnz	r0, 76e4 <grid_port_process_outbound_usart+0x24>
			return 0;
    76de:	2000      	movs	r0, #0
}
    76e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			grid_buffer_read_init(&por->tx_buffer);
    76e4:	4628      	mov	r0, r5
    76e6:	4b10      	ldr	r3, [pc, #64]	; (7728 <grid_port_process_outbound_usart+0x68>)
    76e8:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    76ea:	f8a8 600c 	strh.w	r6, [r8, #12]
    76ee:	f108 042b 	add.w	r4, r8, #43	; 0x2b
    76f2:	3e01      	subs	r6, #1
    76f4:	b2b6      	uxth	r6, r6
    76f6:	362c      	adds	r6, #44	; 0x2c
    76f8:	4446      	add	r6, r8
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    76fa:	4f0c      	ldr	r7, [pc, #48]	; (772c <grid_port_process_outbound_usart+0x6c>)
    76fc:	4628      	mov	r0, r5
    76fe:	47b8      	blx	r7
				por->tx_double_buffer[i] = character;
    7700:	f804 0f01 	strb.w	r0, [r4, #1]!
			for (uint16_t i = 0; i<packet_size; i++){
    7704:	42b4      	cmp	r4, r6
    7706:	d1f9      	bne.n	76fc <grid_port_process_outbound_usart+0x3c>
			grid_buffer_read_acknowledge(&por->tx_buffer);
    7708:	4628      	mov	r0, r5
    770a:	4b09      	ldr	r3, [pc, #36]	; (7730 <grid_port_process_outbound_usart+0x70>)
    770c:	4798      	blx	r3
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    770e:	f8b8 200c 	ldrh.w	r2, [r8, #12]
    7712:	f108 012c 	add.w	r1, r8, #44	; 0x2c
    7716:	f8d8 0004 	ldr.w	r0, [r8, #4]
    771a:	4b06      	ldr	r3, [pc, #24]	; (7734 <grid_port_process_outbound_usart+0x74>)
    771c:	4798      	blx	r3
			return 1;
    771e:	2001      	movs	r0, #1
    7720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7724:	00006351 	.word	0x00006351
    7728:	000063d1 	.word	0x000063d1
    772c:	00006465 	.word	0x00006465
    7730:	00006493 	.word	0x00006493
    7734:	0000bec9 	.word	0x0000bec9

00007738 <grid_led_lowlevel_hardware_transfer_complete_cb>:


void grid_led_lowlevel_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    7738:	2201      	movs	r2, #1
    773a:	4b01      	ldr	r3, [pc, #4]	; (7740 <grid_led_lowlevel_hardware_transfer_complete_cb+0x8>)
    773c:	701a      	strb	r2, [r3, #0]
    773e:	4770      	bx	lr
    7740:	200013a4 	.word	0x200013a4

00007744 <grid_led_lowlevel_set_color>:
uint8_t grid_led_lowlevel_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    7744:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    7746:	7844      	ldrb	r4, [r0, #1]
    7748:	428c      	cmp	r4, r1
    774a:	d802      	bhi.n	7752 <grid_led_lowlevel_set_color+0xe>
		return -1;		
    774c:	20ff      	movs	r0, #255	; 0xff
}
    774e:	bc30      	pop	{r4, r5}
    7750:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    7752:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    7756:	0089      	lsls	r1, r1, #2
    7758:	4c0d      	ldr	r4, [pc, #52]	; (7790 <grid_led_lowlevel_set_color+0x4c>)
    775a:	2bff      	cmp	r3, #255	; 0xff
    775c:	bf28      	it	cs
    775e:	23ff      	movcs	r3, #255	; 0xff
    7760:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    7764:	68c3      	ldr	r3, [r0, #12]
    7766:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    7768:	2aff      	cmp	r2, #255	; 0xff
    776a:	bf28      	it	cs
    776c:	22ff      	movcs	r2, #255	; 0xff
    776e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    7772:	68c3      	ldr	r3, [r0, #12]
    7774:	440b      	add	r3, r1
    7776:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    7778:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    777c:	2bff      	cmp	r3, #255	; 0xff
    777e:	bf28      	it	cs
    7780:	23ff      	movcs	r3, #255	; 0xff
    7782:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    7786:	68c3      	ldr	r3, [r0, #12]
    7788:	4419      	add	r1, r3
    778a:	608a      	str	r2, [r1, #8]
		return 0;
    778c:	2000      	movs	r0, #0
    778e:	e7de      	b.n	774e <grid_led_lowlevel_set_color+0xa>
    7790:	2000774c 	.word	0x2000774c

00007794 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    7794:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    7796:	4c06      	ldr	r4, [pc, #24]	; (77b0 <grid_led_hardware_init+0x1c>)
    7798:	f100 0114 	add.w	r1, r0, #20
    779c:	4620      	mov	r0, r4
    779e:	4b05      	ldr	r3, [pc, #20]	; (77b4 <grid_led_hardware_init+0x20>)
    77a0:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    77a2:	4a05      	ldr	r2, [pc, #20]	; (77b8 <grid_led_hardware_init+0x24>)
    77a4:	2100      	movs	r1, #0
    77a6:	4620      	mov	r0, r4
    77a8:	4b04      	ldr	r3, [pc, #16]	; (77bc <grid_led_hardware_init+0x28>)
    77aa:	4798      	blx	r3
    77ac:	bd10      	pop	{r4, pc}
    77ae:	bf00      	nop
    77b0:	20001224 	.word	0x20001224
    77b4:	0000c201 	.word	0x0000c201
    77b8:	00007739 	.word	0x00007739
    77bc:	0000c1f1 	.word	0x0000c1f1

000077c0 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    77c0:	7840      	ldrb	r0, [r0, #1]
    77c2:	4770      	bx	lr

000077c4 <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    77c4:	7843      	ldrb	r3, [r0, #1]
    77c6:	b113      	cbz	r3, 77ce <grid_led_tick+0xa>
void grid_led_tick(struct grid_led_model* mod){
    77c8:	b430      	push	{r4, r5}
	for (uint8_t j=0; j<mod->led_number; j++){
    77ca:	2400      	movs	r4, #0
    77cc:	e005      	b.n	77da <grid_led_tick+0x16>
    77ce:	4770      	bx	lr
    77d0:	3401      	adds	r4, #1
    77d2:	b2e4      	uxtb	r4, r4
    77d4:	7843      	ldrb	r3, [r0, #1]
    77d6:	42a3      	cmp	r3, r4
    77d8:	d911      	bls.n	77fe <grid_led_tick+0x3a>
void grid_led_tick(struct grid_led_model* mod){
    77da:	2100      	movs	r1, #0
					
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    77dc:	7843      	ldrb	r3, [r0, #1]
    77de:	fb01 4303 	mla	r3, r1, r3, r4
    77e2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    77e6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    77ea:	6902      	ldr	r2, [r0, #16]
    77ec:	4413      	add	r3, r2
    77ee:	7ada      	ldrb	r2, [r3, #11]
    77f0:	7b1d      	ldrb	r5, [r3, #12]
    77f2:	442a      	add	r2, r5
    77f4:	72da      	strb	r2, [r3, #11]
    77f6:	3101      	adds	r1, #1
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    77f8:	2903      	cmp	r1, #3
    77fa:	d1ef      	bne.n	77dc <grid_led_tick+0x18>
    77fc:	e7e8      	b.n	77d0 <grid_led_tick+0xc>
		}	
	}
	/** END */
	
}
    77fe:	bc30      	pop	{r4, r5}
    7800:	4770      	bx	lr

00007802 <grid_led_set_min>:
	grid_led_set_max(mod, num, layer, r, g, b);

}


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    7802:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    7804:	7844      	ldrb	r4, [r0, #1]
    7806:	fb02 1404 	mla	r4, r2, r4, r1
    780a:	6905      	ldr	r5, [r0, #16]
    780c:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    7810:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    7814:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    7816:	7843      	ldrb	r3, [r0, #1]
    7818:	fb02 1303 	mla	r3, r2, r3, r1
    781c:	6904      	ldr	r4, [r0, #16]
    781e:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    7822:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    7826:	4423      	add	r3, r4
    7828:	f89d 400c 	ldrb.w	r4, [sp, #12]
    782c:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    782e:	7843      	ldrb	r3, [r0, #1]
    7830:	fb02 1203 	mla	r2, r2, r3, r1
    7834:	6903      	ldr	r3, [r0, #16]
    7836:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    783a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    783e:	441a      	add	r2, r3
    7840:	f89d 3010 	ldrb.w	r3, [sp, #16]
    7844:	7093      	strb	r3, [r2, #2]
}
    7846:	bc70      	pop	{r4, r5, r6}
    7848:	4770      	bx	lr

0000784a <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    784a:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    784c:	7844      	ldrb	r4, [r0, #1]
    784e:	fb02 1404 	mla	r4, r2, r4, r1
    7852:	6905      	ldr	r5, [r0, #16]
    7854:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    7858:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    785c:	442c      	add	r4, r5
    785e:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    7860:	7843      	ldrb	r3, [r0, #1]
    7862:	fb02 1303 	mla	r3, r2, r3, r1
    7866:	6904      	ldr	r4, [r0, #16]
    7868:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    786c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    7870:	4423      	add	r3, r4
    7872:	f89d 400c 	ldrb.w	r4, [sp, #12]
    7876:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    7878:	7843      	ldrb	r3, [r0, #1]
    787a:	fb02 1203 	mla	r2, r2, r3, r1
    787e:	6903      	ldr	r3, [r0, #16]
    7880:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    7884:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    7888:	441a      	add	r2, r3
    788a:	f89d 3010 	ldrb.w	r3, [sp, #16]
    788e:	7153      	strb	r3, [r2, #5]
}
    7890:	bc70      	pop	{r4, r5, r6}
    7892:	4770      	bx	lr

00007894 <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    7894:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    7896:	7844      	ldrb	r4, [r0, #1]
    7898:	fb02 1404 	mla	r4, r2, r4, r1
    789c:	6905      	ldr	r5, [r0, #16]
    789e:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    78a2:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    78a6:	442c      	add	r4, r5
    78a8:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    78aa:	7843      	ldrb	r3, [r0, #1]
    78ac:	fb02 1303 	mla	r3, r2, r3, r1
    78b0:	6904      	ldr	r4, [r0, #16]
    78b2:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    78b6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    78ba:	4423      	add	r3, r4
    78bc:	f89d 400c 	ldrb.w	r4, [sp, #12]
    78c0:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    78c2:	7843      	ldrb	r3, [r0, #1]
    78c4:	fb02 1203 	mla	r2, r2, r3, r1
    78c8:	6903      	ldr	r3, [r0, #16]
    78ca:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    78ce:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    78d2:	441a      	add	r2, r3
    78d4:	f89d 3010 	ldrb.w	r3, [sp, #16]
    78d8:	7213      	strb	r3, [r2, #8]
}
    78da:	bc70      	pop	{r4, r5, r6}
    78dc:	4770      	bx	lr
	...

000078e0 <grid_led_set_color>:
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    78e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    78e4:	b082      	sub	sp, #8
    78e6:	4680      	mov	r8, r0
    78e8:	4689      	mov	r9, r1
    78ea:	4692      	mov	sl, r2
    78ec:	461d      	mov	r5, r3
    78ee:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
    78f2:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    78f6:	4c12      	ldr	r4, [pc, #72]	; (7940 <grid_led_set_color+0x60>)
    78f8:	fba4 3e05 	umull	r3, lr, r4, r5
    78fc:	fba4 c307 	umull	ip, r3, r4, r7
    7900:	091b      	lsrs	r3, r3, #4
    7902:	9301      	str	r3, [sp, #4]
    7904:	fba4 3406 	umull	r3, r4, r4, r6
    7908:	0924      	lsrs	r4, r4, #4
    790a:	9400      	str	r4, [sp, #0]
    790c:	ea4f 131e 	mov.w	r3, lr, lsr #4
    7910:	4c0c      	ldr	r4, [pc, #48]	; (7944 <grid_led_set_color+0x64>)
    7912:	47a0      	blx	r4
	grid_led_set_mid(mod, num, layer, r/2, g/2, b/2);
    7914:	087b      	lsrs	r3, r7, #1
    7916:	9301      	str	r3, [sp, #4]
    7918:	0873      	lsrs	r3, r6, #1
    791a:	9300      	str	r3, [sp, #0]
    791c:	086b      	lsrs	r3, r5, #1
    791e:	4652      	mov	r2, sl
    7920:	4649      	mov	r1, r9
    7922:	4640      	mov	r0, r8
    7924:	4c08      	ldr	r4, [pc, #32]	; (7948 <grid_led_set_color+0x68>)
    7926:	47a0      	blx	r4
	grid_led_set_max(mod, num, layer, r, g, b);
    7928:	9701      	str	r7, [sp, #4]
    792a:	9600      	str	r6, [sp, #0]
    792c:	462b      	mov	r3, r5
    792e:	4652      	mov	r2, sl
    7930:	4649      	mov	r1, r9
    7932:	4640      	mov	r0, r8
    7934:	4c05      	ldr	r4, [pc, #20]	; (794c <grid_led_set_color+0x6c>)
    7936:	47a0      	blx	r4
}
    7938:	b002      	add	sp, #8
    793a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    793e:	bf00      	nop
    7940:	cccccccd 	.word	0xcccccccd
    7944:	00007803 	.word	0x00007803
    7948:	0000784b 	.word	0x0000784b
    794c:	00007895 	.word	0x00007895

00007950 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    7950:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    7952:	7844      	ldrb	r4, [r0, #1]
    7954:	fb02 1204 	mla	r2, r2, r4, r1
    7958:	6901      	ldr	r1, [r0, #16]
    795a:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    795e:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    7962:	440a      	add	r2, r1
    7964:	72d3      	strb	r3, [r2, #11]
}
    7966:	f85d 4b04 	ldr.w	r4, [sp], #4
    796a:	4770      	bx	lr

0000796c <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    796c:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    796e:	7844      	ldrb	r4, [r0, #1]
    7970:	fb02 1204 	mla	r2, r2, r4, r1
    7974:	6901      	ldr	r1, [r0, #16]
    7976:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    797a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    797e:	440a      	add	r2, r1
    7980:	7313      	strb	r3, [r2, #12]
}
    7982:	f85d 4b04 	ldr.w	r4, [sp], #4
    7986:	4770      	bx	lr

00007988 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    7988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    798c:	b083      	sub	sp, #12
    798e:	4605      	mov	r5, r0
	mod->led_number = length;
    7990:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    7992:	b2cc      	uxtb	r4, r1
    7994:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    7998:	0080      	lsls	r0, r0, #2
    799a:	3090      	adds	r0, #144	; 0x90
    799c:	6068      	str	r0, [r5, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    799e:	4f52      	ldr	r7, [pc, #328]	; (7ae8 <grid_led_buffer_init+0x160>)
    79a0:	47b8      	blx	r7
    79a2:	4606      	mov	r6, r0
    79a4:	60a8      	str	r0, [r5, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    79a6:	f100 0390 	add.w	r3, r0, #144	; 0x90
    79aa:	60eb      	str	r3, [r5, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    79ac:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    79b0:	ebc4 00c0 	rsb	r0, r4, r0, lsl #3
    79b4:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    79b6:	2e00      	cmp	r6, #0
    79b8:	f000 8094 	beq.w	7ae4 <grid_led_buffer_init+0x15c>
    79bc:	2800      	cmp	r0, #0
    79be:	f000 8091 	beq.w	7ae4 <grid_led_buffer_init+0x15c>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    79c2:	6128      	str	r0, [r5, #16]
    79c4:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    79c6:	4619      	mov	r1, r3
    79c8:	68aa      	ldr	r2, [r5, #8]
    79ca:	54d1      	strb	r1, [r2, r3]
    79cc:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    79ce:	2b90      	cmp	r3, #144	; 0x90
    79d0:	d1fa      	bne.n	79c8 <grid_led_buffer_init+0x40>
	for (uint32_t i = 0; i<mod->led_number; i++){
    79d2:	786b      	ldrb	r3, [r5, #1]
    79d4:	2b00      	cmp	r3, #0
    79d6:	f000 8082 	beq.w	7ade <grid_led_buffer_init+0x156>
    79da:	2400      	movs	r4, #0
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    79dc:	4626      	mov	r6, r4
    79de:	4f43      	ldr	r7, [pc, #268]	; (7aec <grid_led_buffer_init+0x164>)
    79e0:	9600      	str	r6, [sp, #0]
    79e2:	4633      	mov	r3, r6
    79e4:	4632      	mov	r2, r6
    79e6:	4621      	mov	r1, r4
    79e8:	4628      	mov	r0, r5
    79ea:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    79ec:	3401      	adds	r4, #1
    79ee:	786b      	ldrb	r3, [r5, #1]
    79f0:	42a3      	cmp	r3, r4
    79f2:	d8f5      	bhi.n	79e0 <grid_led_buffer_init+0x58>
	for(uint8_t i = 0; i<mod->led_number; i++){
    79f4:	2b00      	cmp	r3, #0
    79f6:	d072      	beq.n	7ade <grid_led_buffer_init+0x156>
    79f8:	f04f 0b00 	mov.w	fp, #0
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    79fc:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 7af8 <grid_led_buffer_init+0x170>
    7a00:	2400      	movs	r4, #0
    7a02:	9401      	str	r4, [sp, #4]
    7a04:	9400      	str	r4, [sp, #0]
    7a06:	4623      	mov	r3, r4
    7a08:	2201      	movs	r2, #1
    7a0a:	4659      	mov	r1, fp
    7a0c:	4628      	mov	r0, r5
    7a0e:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    7a10:	9401      	str	r4, [sp, #4]
    7a12:	237f      	movs	r3, #127	; 0x7f
    7a14:	9300      	str	r3, [sp, #0]
    7a16:	4623      	mov	r3, r4
    7a18:	2201      	movs	r2, #1
    7a1a:	4659      	mov	r1, fp
    7a1c:	4628      	mov	r0, r5
    7a1e:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 7afc <grid_led_buffer_init+0x174>
    7a22:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    7a24:	9401      	str	r4, [sp, #4]
    7a26:	23ff      	movs	r3, #255	; 0xff
    7a28:	9300      	str	r3, [sp, #0]
    7a2a:	4623      	mov	r3, r4
    7a2c:	2201      	movs	r2, #1
    7a2e:	4659      	mov	r1, fp
    7a30:	4628      	mov	r0, r5
    7a32:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 7b00 <grid_led_buffer_init+0x178>
    7a36:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    7a38:	4623      	mov	r3, r4
    7a3a:	2201      	movs	r2, #1
    7a3c:	4659      	mov	r1, fp
    7a3e:	4628      	mov	r0, r5
    7a40:	4f2b      	ldr	r7, [pc, #172]	; (7af0 <grid_led_buffer_init+0x168>)
    7a42:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    7a44:	4623      	mov	r3, r4
    7a46:	2201      	movs	r2, #1
    7a48:	4659      	mov	r1, fp
    7a4a:	4628      	mov	r0, r5
    7a4c:	4e29      	ldr	r6, [pc, #164]	; (7af4 <grid_led_buffer_init+0x16c>)
    7a4e:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    7a50:	9401      	str	r4, [sp, #4]
    7a52:	9400      	str	r4, [sp, #0]
    7a54:	4623      	mov	r3, r4
    7a56:	2202      	movs	r2, #2
    7a58:	4659      	mov	r1, fp
    7a5a:	4628      	mov	r0, r5
    7a5c:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    7a5e:	9401      	str	r4, [sp, #4]
    7a60:	237f      	movs	r3, #127	; 0x7f
    7a62:	9300      	str	r3, [sp, #0]
    7a64:	4623      	mov	r3, r4
    7a66:	2202      	movs	r2, #2
    7a68:	4659      	mov	r1, fp
    7a6a:	4628      	mov	r0, r5
    7a6c:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    7a6e:	9401      	str	r4, [sp, #4]
    7a70:	23ff      	movs	r3, #255	; 0xff
    7a72:	9300      	str	r3, [sp, #0]
    7a74:	4623      	mov	r3, r4
    7a76:	2202      	movs	r2, #2
    7a78:	4659      	mov	r1, fp
    7a7a:	4628      	mov	r0, r5
    7a7c:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    7a7e:	4623      	mov	r3, r4
    7a80:	2202      	movs	r2, #2
    7a82:	4659      	mov	r1, fp
    7a84:	4628      	mov	r0, r5
    7a86:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    7a88:	4623      	mov	r3, r4
    7a8a:	2202      	movs	r2, #2
    7a8c:	4659      	mov	r1, fp
    7a8e:	4628      	mov	r0, r5
    7a90:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    7a92:	9401      	str	r4, [sp, #4]
    7a94:	9400      	str	r4, [sp, #0]
    7a96:	4623      	mov	r3, r4
    7a98:	4622      	mov	r2, r4
    7a9a:	4659      	mov	r1, fp
    7a9c:	4628      	mov	r0, r5
    7a9e:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    7aa0:	9401      	str	r4, [sp, #4]
    7aa2:	9400      	str	r4, [sp, #0]
    7aa4:	4623      	mov	r3, r4
    7aa6:	4622      	mov	r2, r4
    7aa8:	4659      	mov	r1, fp
    7aaa:	4628      	mov	r0, r5
    7aac:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    7aae:	9401      	str	r4, [sp, #4]
    7ab0:	9400      	str	r4, [sp, #0]
    7ab2:	4623      	mov	r3, r4
    7ab4:	4622      	mov	r2, r4
    7ab6:	4659      	mov	r1, fp
    7ab8:	4628      	mov	r0, r5
    7aba:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    7abc:	4623      	mov	r3, r4
    7abe:	4622      	mov	r2, r4
    7ac0:	4659      	mov	r1, fp
    7ac2:	4628      	mov	r0, r5
    7ac4:	47b8      	blx	r7
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    7ac6:	4623      	mov	r3, r4
    7ac8:	4622      	mov	r2, r4
    7aca:	4659      	mov	r1, fp
    7acc:	4628      	mov	r0, r5
    7ace:	47b0      	blx	r6
	for(uint8_t i = 0; i<mod->led_number; i++){
    7ad0:	f10b 0b01 	add.w	fp, fp, #1
    7ad4:	fa5f fb8b 	uxtb.w	fp, fp
    7ad8:	786b      	ldrb	r3, [r5, #1]
    7ada:	455b      	cmp	r3, fp
    7adc:	d890      	bhi.n	7a00 <grid_led_buffer_init+0x78>
}
    7ade:	b003      	add	sp, #12
    7ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7ae4:	e7fe      	b.n	7ae4 <grid_led_buffer_init+0x15c>
    7ae6:	bf00      	nop
    7ae8:	0001291d 	.word	0x0001291d
    7aec:	00007745 	.word	0x00007745
    7af0:	0000796d 	.word	0x0000796d
    7af4:	00007951 	.word	0x00007951
    7af8:	00007803 	.word	0x00007803
    7afc:	0000784b 	.word	0x0000784b
    7b00:	00007895 	.word	0x00007895

00007b04 <grid_led_lowlevel_init>:
uint8_t grid_led_lowlevel_init(struct grid_led_model* mod, uint8_t num){
    7b04:	b570      	push	{r4, r5, r6, lr}
    7b06:	4604      	mov	r4, r0
    7b08:	4e29      	ldr	r6, [pc, #164]	; (7bb0 <grid_led_lowlevel_init+0xac>)
    7b0a:	2200      	movs	r2, #0
    7b0c:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    7b0e:	f003 0001 	and.w	r0, r3, #1
    7b12:	2800      	cmp	r0, #0
    7b14:	bf14      	ite	ne
    7b16:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    7b1a:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    7b1e:	f3c3 0540 	ubfx	r5, r3, #1, #1
    7b22:	2d00      	cmp	r5, #0
    7b24:	bf14      	ite	ne
    7b26:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    7b2a:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    7b2e:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    7b30:	f3c3 0080 	ubfx	r0, r3, #2, #1
    7b34:	2800      	cmp	r0, #0
    7b36:	bf14      	ite	ne
    7b38:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    7b3c:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    7b40:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    7b42:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    7b46:	2d00      	cmp	r5, #0
    7b48:	bf14      	ite	ne
    7b4a:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    7b4e:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    7b52:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    7b54:	f3c3 1500 	ubfx	r5, r3, #4, #1
    7b58:	2d00      	cmp	r5, #0
    7b5a:	bf14      	ite	ne
    7b5c:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    7b60:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    7b64:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    7b66:	f3c3 1040 	ubfx	r0, r3, #5, #1
    7b6a:	2800      	cmp	r0, #0
    7b6c:	bf14      	ite	ne
    7b6e:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    7b72:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    7b76:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    7b78:	f3c3 1080 	ubfx	r0, r3, #6, #1
    7b7c:	2800      	cmp	r0, #0
    7b7e:	bf14      	ite	ne
    7b80:	200e      	movne	r0, #14
    7b82:	2008      	moveq	r0, #8
    7b84:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    7b86:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    7b8a:	2b00      	cmp	r3, #0
    7b8c:	bf14      	ite	ne
    7b8e:	23e0      	movne	r3, #224	; 0xe0
    7b90:	2380      	moveq	r3, #128	; 0x80
    7b92:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    7b94:	f846 3f04 	str.w	r3, [r6, #4]!
    7b98:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    7b9a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    7b9e:	d1b5      	bne.n	7b0c <grid_led_lowlevel_init+0x8>
	grid_led_buffer_init(mod, num);		
    7ba0:	4620      	mov	r0, r4
    7ba2:	4b04      	ldr	r3, [pc, #16]	; (7bb4 <grid_led_lowlevel_init+0xb0>)
    7ba4:	4798      	blx	r3
	grid_led_hardware_init(mod);
    7ba6:	4620      	mov	r0, r4
    7ba8:	4b03      	ldr	r3, [pc, #12]	; (7bb8 <grid_led_lowlevel_init+0xb4>)
    7baa:	4798      	blx	r3
}
    7bac:	2000      	movs	r0, #0
    7bae:	bd70      	pop	{r4, r5, r6, pc}
    7bb0:	20007748 	.word	0x20007748
    7bb4:	00007989 	.word	0x00007989
    7bb8:	00007795 	.word	0x00007795

00007bbc <grid_led_lowlevel_render>:


void grid_led_lowlevel_render(struct grid_led_model* mod, uint32_t num){
    7bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7bc0:	b083      	sub	sp, #12
    7bc2:	f890 c001 	ldrb.w	ip, [r0, #1]
    7bc6:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    7bca:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    7bce:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    7bd2:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    7bd6:	6904      	ldr	r4, [r0, #16]
    7bd8:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    7bda:	2703      	movs	r7, #3
	uint32_t mix_b = 0;
    7bdc:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    7be0:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    7be2:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    7be4:	f8df 8084 	ldr.w	r8, [pc, #132]	; 7c6c <grid_led_lowlevel_render+0xb0>
    7be8:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    7bea:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    7bee:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    7bf0:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    7bf4:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    7bf8:	f894 a000 	ldrb.w	sl, [r4]
    7bfc:	f894 b003 	ldrb.w	fp, [r4, #3]
    7c00:	fb05 fb0b 	mul.w	fp, r5, fp
    7c04:	fb09 bb0a 	mla	fp, r9, sl, fp
    7c08:	f894 a006 	ldrb.w	sl, [r4, #6]
    7c0c:	fb06 ba0a 	mla	sl, r6, sl, fp
    7c10:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    7c12:	f894 a001 	ldrb.w	sl, [r4, #1]
    7c16:	f894 b004 	ldrb.w	fp, [r4, #4]
    7c1a:	fb05 fb0b 	mul.w	fp, r5, fp
    7c1e:	fb09 bb0a 	mla	fp, r9, sl, fp
    7c22:	f894 a007 	ldrb.w	sl, [r4, #7]
    7c26:	fb06 ba0a 	mla	sl, r6, sl, fp
    7c2a:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    7c2c:	f894 a002 	ldrb.w	sl, [r4, #2]
    7c30:	f894 b005 	ldrb.w	fp, [r4, #5]
    7c34:	fb05 f50b 	mul.w	r5, r5, fp
    7c38:	fb09 590a 	mla	r9, r9, sl, r5
    7c3c:	7a25      	ldrb	r5, [r4, #8]
    7c3e:	fb06 9505 	mla	r5, r6, r5, r9
    7c42:	44ae      	add	lr, r5
    7c44:	3f01      	subs	r7, #1
    7c46:	4464      	add	r4, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    7c48:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    7c4c:	d1cc      	bne.n	7be8 <grid_led_lowlevel_render+0x2c>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_lowlevel_set_color(mod, num, mix_r, mix_g, mix_b);
    7c4e:	f3ce 244f 	ubfx	r4, lr, #9, #16
    7c52:	9400      	str	r4, [sp, #0]
    7c54:	f3c3 234f 	ubfx	r3, r3, #9, #16
    7c58:	f3c2 224f 	ubfx	r2, r2, #9, #16
    7c5c:	4c02      	ldr	r4, [pc, #8]	; (7c68 <grid_led_lowlevel_render+0xac>)
    7c5e:	47a0      	blx	r4
	
}
    7c60:	b003      	add	sp, #12
    7c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c66:	bf00      	nop
    7c68:	00007745 	.word	0x00007745
    7c6c:	20000000 	.word	0x20000000

00007c70 <grid_led_lowlevel_render_all>:


void grid_led_lowlevel_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    7c70:	7843      	ldrb	r3, [r0, #1]
    7c72:	b15b      	cbz	r3, 7c8c <grid_led_lowlevel_render_all+0x1c>
void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    7c74:	b570      	push	{r4, r5, r6, lr}
    7c76:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    7c78:	2400      	movs	r4, #0
		
		grid_led_lowlevel_render(mod, i);
    7c7a:	4e05      	ldr	r6, [pc, #20]	; (7c90 <grid_led_lowlevel_render_all+0x20>)
    7c7c:	4621      	mov	r1, r4
    7c7e:	4628      	mov	r0, r5
    7c80:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    7c82:	3401      	adds	r4, #1
    7c84:	786b      	ldrb	r3, [r5, #1]
    7c86:	42a3      	cmp	r3, r4
    7c88:	d8f8      	bhi.n	7c7c <grid_led_lowlevel_render_all+0xc>
    7c8a:	bd70      	pop	{r4, r5, r6, pc}
    7c8c:	4770      	bx	lr
    7c8e:	bf00      	nop
    7c90:	00007bbd 	.word	0x00007bbd

00007c94 <grid_led_lowlevel_hardware_start_transfer>:
			
	}
	
}

void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    7c94:	b510      	push	{r4, lr}
    7c96:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    7c98:	2200      	movs	r2, #0
    7c9a:	4b05      	ldr	r3, [pc, #20]	; (7cb0 <grid_led_lowlevel_hardware_start_transfer+0x1c>)
    7c9c:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    7c9e:	4805      	ldr	r0, [pc, #20]	; (7cb4 <grid_led_lowlevel_hardware_start_transfer+0x20>)
    7ca0:	4b05      	ldr	r3, [pc, #20]	; (7cb8 <grid_led_lowlevel_hardware_start_transfer+0x24>)
    7ca2:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    7ca4:	88a2      	ldrh	r2, [r4, #4]
    7ca6:	68a1      	ldr	r1, [r4, #8]
    7ca8:	6960      	ldr	r0, [r4, #20]
    7caa:	4b04      	ldr	r3, [pc, #16]	; (7cbc <grid_led_lowlevel_hardware_start_transfer+0x28>)
    7cac:	4798      	blx	r3
    7cae:	bd10      	pop	{r4, pc}
    7cb0:	200013a4 	.word	0x200013a4
    7cb4:	20001224 	.word	0x20001224
    7cb8:	0000c1e1 	.word	0x0000c1e1
    7cbc:	0000bec9 	.word	0x0000bec9

00007cc0 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    7cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7cc4:	b0a3      	sub	sp, #140	; 0x8c

	grid_ui_model_init(&grid_core_state, 1);
    7cc6:	4c85      	ldr	r4, [pc, #532]	; (7edc <grid_module_common_init+0x21c>)
    7cc8:	2101      	movs	r1, #1
    7cca:	4620      	mov	r0, r4
    7ccc:	4b84      	ldr	r3, [pc, #528]	; (7ee0 <grid_module_common_init+0x220>)
    7cce:	4798      	blx	r3
	grid_ui_bank_init(&grid_core_state, 0, 1);
    7cd0:	2201      	movs	r2, #1
    7cd2:	2100      	movs	r1, #0
    7cd4:	4620      	mov	r0, r4
    7cd6:	4b83      	ldr	r3, [pc, #524]	; (7ee4 <grid_module_common_init+0x224>)
    7cd8:	4798      	blx	r3
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    7cda:	6860      	ldr	r0, [r4, #4]
    7cdc:	2200      	movs	r2, #0
    7cde:	4611      	mov	r1, r2
    7ce0:	4b81      	ldr	r3, [pc, #516]	; (7ee8 <grid_module_common_init+0x228>)
    7ce2:	4798      	blx	r3
	
		
	if (1){	// INIT CORE_STATE->hearbeat	
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    7ce4:	2278      	movs	r2, #120	; 0x78
    7ce6:	2100      	movs	r1, #0
    7ce8:	a804      	add	r0, sp, #16
    7cea:	f8df 8268 	ldr.w	r8, [pc, #616]	; 7f54 <grid_module_common_init+0x294>
    7cee:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
    7cf0:	4b7e      	ldr	r3, [pc, #504]	; (7eec <grid_module_common_init+0x22c>)
    7cf2:	ad04      	add	r5, sp, #16
    7cf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7cf6:	c507      	stmia	r5!, {r0, r1, r2}
    7cf8:	f825 3b02 	strh.w	r3, [r5], #2
    7cfc:	0c1b      	lsrs	r3, r3, #16
    7cfe:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    7d00:	a804      	add	r0, sp, #16
    7d02:	4e7b      	ldr	r6, [pc, #492]	; (7ef0 <grid_module_common_init+0x230>)
    7d04:	47b0      	blx	r6
	
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    7d06:	ab04      	add	r3, sp, #16
    7d08:	fa53 f780 	uxtab	r7, r3, r0
    7d0c:	2303      	movs	r3, #3
    7d0e:	9300      	str	r3, [sp, #0]
    7d10:	2310      	movs	r3, #16
    7d12:	2202      	movs	r2, #2
    7d14:	4977      	ldr	r1, [pc, #476]	; (7ef4 <grid_module_common_init+0x234>)
    7d16:	4638      	mov	r0, r7
    7d18:	4d77      	ldr	r5, [pc, #476]	; (7ef8 <grid_module_common_init+0x238>)
    7d1a:	47a8      	blx	r5
		uint8_t error = 0;
    7d1c:	f04f 0900 	mov.w	r9, #0
    7d20:	ad22      	add	r5, sp, #136	; 0x88
    7d22:	f805 9d79 	strb.w	r9, [r5, #-121]!
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    7d26:	9500      	str	r5, [sp, #0]
    7d28:	230e      	movs	r3, #14
    7d2a:	2201      	movs	r2, #1
    7d2c:	2104      	movs	r1, #4
    7d2e:	4638      	mov	r0, r7
    7d30:	f8df a224 	ldr.w	sl, [pc, #548]	; 7f58 <grid_module_common_init+0x298>
    7d34:	47d0      	blx	sl
	
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    7d36:	f8df b1dc 	ldr.w	fp, [pc, #476]	; 7f14 <grid_module_common_init+0x254>
    7d3a:	47d8      	blx	fp
    7d3c:	9500      	str	r5, [sp, #0]
    7d3e:	4603      	mov	r3, r0
    7d40:	2202      	movs	r2, #2
    7d42:	2105      	movs	r1, #5
    7d44:	4638      	mov	r0, r7
    7d46:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMAJOR_offset, GRID_CLASS_HEARTBEAT_VMAJOR_length , GRID_PROTOCOL_VERSION_MAJOR, &error);
    7d48:	9500      	str	r5, [sp, #0]
    7d4a:	2301      	movs	r3, #1
    7d4c:	2202      	movs	r2, #2
    7d4e:	2107      	movs	r1, #7
    7d50:	4638      	mov	r0, r7
    7d52:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMINOR_offset, GRID_CLASS_HEARTBEAT_VMINOR_length  , GRID_PROTOCOL_VERSION_MINOR, &error);
    7d54:	9500      	str	r5, [sp, #0]
    7d56:	2301      	movs	r3, #1
    7d58:	2202      	movs	r2, #2
    7d5a:	2109      	movs	r1, #9
    7d5c:	4638      	mov	r0, r7
    7d5e:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VPATCH_offset, GRID_CLASS_HEARTBEAT_VPATCH_length  , GRID_PROTOCOL_VERSION_PATCH, &error);
    7d60:	9500      	str	r5, [sp, #0]
    7d62:	2304      	movs	r3, #4
    7d64:	2202      	movs	r2, #2
    7d66:	210b      	movs	r1, #11
    7d68:	4638      	mov	r0, r7
    7d6a:	47d0      	blx	sl
	
		payload_length = strlen(payload_template);
    7d6c:	a804      	add	r0, sp, #16
    7d6e:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    7d70:	6865      	ldr	r5, [r4, #4]
    7d72:	b2c3      	uxtb	r3, r0
    7d74:	aa04      	add	r2, sp, #16
    7d76:	210c      	movs	r1, #12
    7d78:	68e8      	ldr	r0, [r5, #12]
    7d7a:	4f60      	ldr	r7, [pc, #384]	; (7efc <grid_module_common_init+0x23c>)
    7d7c:	47b8      	blx	r7
		
	}

	if (1){	// INIT CORE_STATE->mapmode press
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    7d7e:	2278      	movs	r2, #120	; 0x78
    7d80:	4649      	mov	r1, r9
    7d82:	a804      	add	r0, sp, #16
    7d84:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_PRESS GRID_ACTIONSTRING_MAPMODE_PRESS);
    7d86:	ad04      	add	r5, sp, #16
    7d88:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 7f5c <grid_module_common_init+0x29c>
    7d8c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7d90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    7d92:	e89e 0003 	ldmia.w	lr, {r0, r1}
    7d96:	f845 0b04 	str.w	r0, [r5], #4
    7d9a:	f825 1b02 	strh.w	r1, [r5], #2
    7d9e:	0c09      	lsrs	r1, r1, #16
    7da0:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    7da2:	a804      	add	r0, sp, #16
    7da4:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_PRESS, payload_template, payload_length);			
    7da6:	6865      	ldr	r5, [r4, #4]
    7da8:	b2c3      	uxtb	r3, r0
    7daa:	aa04      	add	r2, sp, #16
    7dac:	2107      	movs	r1, #7
    7dae:	68e8      	ldr	r0, [r5, #12]
    7db0:	47b8      	blx	r7
		
	}	

	if (1){ // INIT CORE_STATE->mapmode release
			
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    7db2:	2278      	movs	r2, #120	; 0x78
    7db4:	4649      	mov	r1, r9
    7db6:	a804      	add	r0, sp, #16
    7db8:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_RELEASE GRID_ACTIONSTRING_MAPMODE_RELEASE);
    7dba:	4b51      	ldr	r3, [pc, #324]	; (7f00 <grid_module_common_init+0x240>)
    7dbc:	ad04      	add	r5, sp, #16
    7dbe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7dc0:	c507      	stmia	r5!, {r0, r1, r2}
    7dc2:	f825 3b02 	strh.w	r3, [r5], #2
    7dc6:	0c1b      	lsrs	r3, r3, #16
    7dc8:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    7dca:	a804      	add	r0, sp, #16
    7dcc:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_RELEASE, payload_template, payload_length);
    7dce:	6865      	ldr	r5, [r4, #4]
    7dd0:	b2c3      	uxtb	r3, r0
    7dd2:	aa04      	add	r2, sp, #16
    7dd4:	2108      	movs	r1, #8
    7dd6:	68e8      	ldr	r0, [r5, #12]
    7dd8:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgresponse
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    7dda:	2278      	movs	r2, #120	; 0x78
    7ddc:	4649      	mov	r1, r9
    7dde:	a804      	add	r0, sp, #16
    7de0:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_RESPONES GRID_ACTIONSTRING_CFG_RESPONSE);
    7de2:	ad04      	add	r5, sp, #16
    7de4:	f8df e178 	ldr.w	lr, [pc, #376]	; 7f60 <grid_module_common_init+0x2a0>
    7de8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7dec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    7dee:	e89e 0003 	ldmia.w	lr, {r0, r1}
    7df2:	f845 0b04 	str.w	r0, [r5], #4
    7df6:	f825 1b02 	strh.w	r1, [r5], #2
    7dfa:	0c09      	lsrs	r1, r1, #16
    7dfc:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    7dfe:	a804      	add	r0, sp, #16
    7e00:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_RESPONSE, payload_template, payload_length);
    7e02:	6865      	ldr	r5, [r4, #4]
    7e04:	b2c3      	uxtb	r3, r0
    7e06:	aa04      	add	r2, sp, #16
    7e08:	2109      	movs	r1, #9
    7e0a:	68e8      	ldr	r0, [r5, #12]
    7e0c:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgrequest
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    7e0e:	2278      	movs	r2, #120	; 0x78
    7e10:	4649      	mov	r1, r9
    7e12:	a804      	add	r0, sp, #16
    7e14:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_REQUEST GRID_ACTIONSTRING_CFG_REQUEST);
    7e16:	ad04      	add	r5, sp, #16
    7e18:	f8df e148 	ldr.w	lr, [pc, #328]	; 7f64 <grid_module_common_init+0x2a4>
    7e1c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7e20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    7e22:	e89e 0003 	ldmia.w	lr, {r0, r1}
    7e26:	f845 0b04 	str.w	r0, [r5], #4
    7e2a:	f825 1b02 	strh.w	r1, [r5], #2
    7e2e:	0c09      	lsrs	r1, r1, #16
    7e30:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    7e32:	a804      	add	r0, sp, #16
    7e34:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    7e36:	6864      	ldr	r4, [r4, #4]
    7e38:	b2c3      	uxtb	r3, r0
    7e3a:	aa04      	add	r2, sp, #16
    7e3c:	210a      	movs	r1, #10
    7e3e:	68e0      	ldr	r0, [r4, #12]
    7e40:	47b8      	blx	r7
	}	
	
	
	//enable pwr!
	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    7e42:	4930      	ldr	r1, [pc, #192]	; (7f04 <grid_module_common_init+0x244>)
    7e44:	4830      	ldr	r0, [pc, #192]	; (7f08 <grid_module_common_init+0x248>)
    7e46:	4b31      	ldr	r3, [pc, #196]	; (7f0c <grid_module_common_init+0x24c>)
    7e48:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    7e4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    7e4e:	4b30      	ldr	r3, [pc, #192]	; (7f10 <grid_module_common_init+0x250>)
    7e50:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    7e54:	47d8      	blx	fp
    7e56:	b1d8      	cbz	r0, 7e90 <grid_module_common_init+0x1d0>
    7e58:	47d8      	blx	fp
    7e5a:	2808      	cmp	r0, #8
    7e5c:	d018      	beq.n	7e90 <grid_module_common_init+0x1d0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
		grid_module_po16_revb_init();
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    7e5e:	4b2d      	ldr	r3, [pc, #180]	; (7f14 <grid_module_common_init+0x254>)
    7e60:	4798      	blx	r3
    7e62:	2880      	cmp	r0, #128	; 0x80
    7e64:	d024      	beq.n	7eb0 <grid_module_common_init+0x1f0>
    7e66:	4b2b      	ldr	r3, [pc, #172]	; (7f14 <grid_module_common_init+0x254>)
    7e68:	4798      	blx	r3
    7e6a:	2888      	cmp	r0, #136	; 0x88
    7e6c:	d020      	beq.n	7eb0 <grid_module_common_init+0x1f0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
		grid_module_bu16_revb_init();
	
	}	
	else if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){
    7e6e:	4b29      	ldr	r3, [pc, #164]	; (7f14 <grid_module_common_init+0x254>)
    7e70:	4798      	blx	r3
    7e72:	2840      	cmp	r0, #64	; 0x40
    7e74:	d023      	beq.n	7ebe <grid_module_common_init+0x1fe>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
		grid_module_pbf4_reva_init();			
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){
    7e76:	4b27      	ldr	r3, [pc, #156]	; (7f14 <grid_module_common_init+0x254>)
    7e78:	4798      	blx	r3
    7e7a:	28c0      	cmp	r0, #192	; 0xc0
    7e7c:	d026      	beq.n	7ecc <grid_module_common_init+0x20c>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
		grid_module_en16_reva_init();	
	}	
	else{
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
    7e7e:	4d22      	ldr	r5, [pc, #136]	; (7f08 <grid_module_common_init+0x248>)
    7e80:	4925      	ldr	r1, [pc, #148]	; (7f18 <grid_module_common_init+0x258>)
    7e82:	4628      	mov	r0, r5
    7e84:	4c21      	ldr	r4, [pc, #132]	; (7f0c <grid_module_common_init+0x24c>)
    7e86:	47a0      	blx	r4
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
    7e88:	4924      	ldr	r1, [pc, #144]	; (7f1c <grid_module_common_init+0x25c>)
    7e8a:	4628      	mov	r0, r5
    7e8c:	47a0      	blx	r4
    7e8e:	e005      	b.n	7e9c <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
    7e90:	4923      	ldr	r1, [pc, #140]	; (7f20 <grid_module_common_init+0x260>)
    7e92:	481d      	ldr	r0, [pc, #116]	; (7f08 <grid_module_common_init+0x248>)
    7e94:	4b1d      	ldr	r3, [pc, #116]	; (7f0c <grid_module_common_init+0x24c>)
    7e96:	4798      	blx	r3
		grid_module_po16_revb_init();
    7e98:	4b22      	ldr	r3, [pc, #136]	; (7f24 <grid_module_common_init+0x264>)
    7e9a:	4798      	blx	r3
	}


	grid_sys_init(&grid_sys_state);
    7e9c:	4822      	ldr	r0, [pc, #136]	; (7f28 <grid_module_common_init+0x268>)
    7e9e:	4b23      	ldr	r3, [pc, #140]	; (7f2c <grid_module_common_init+0x26c>)
    7ea0:	4798      	blx	r3


	grid_nvm_init(&grid_nvm_state, &FLASH_0);
    7ea2:	4923      	ldr	r1, [pc, #140]	; (7f30 <grid_module_common_init+0x270>)
    7ea4:	4823      	ldr	r0, [pc, #140]	; (7f34 <grid_module_common_init+0x274>)
    7ea6:	4b24      	ldr	r3, [pc, #144]	; (7f38 <grid_module_common_init+0x278>)
    7ea8:	4798      	blx	r3
	
		
}
    7eaa:	b023      	add	sp, #140	; 0x8c
    7eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
    7eb0:	4922      	ldr	r1, [pc, #136]	; (7f3c <grid_module_common_init+0x27c>)
    7eb2:	4815      	ldr	r0, [pc, #84]	; (7f08 <grid_module_common_init+0x248>)
    7eb4:	4b15      	ldr	r3, [pc, #84]	; (7f0c <grid_module_common_init+0x24c>)
    7eb6:	4798      	blx	r3
		grid_module_bu16_revb_init();
    7eb8:	4b21      	ldr	r3, [pc, #132]	; (7f40 <grid_module_common_init+0x280>)
    7eba:	4798      	blx	r3
    7ebc:	e7ee      	b.n	7e9c <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
    7ebe:	4921      	ldr	r1, [pc, #132]	; (7f44 <grid_module_common_init+0x284>)
    7ec0:	4811      	ldr	r0, [pc, #68]	; (7f08 <grid_module_common_init+0x248>)
    7ec2:	4b12      	ldr	r3, [pc, #72]	; (7f0c <grid_module_common_init+0x24c>)
    7ec4:	4798      	blx	r3
		grid_module_pbf4_reva_init();			
    7ec6:	4b20      	ldr	r3, [pc, #128]	; (7f48 <grid_module_common_init+0x288>)
    7ec8:	4798      	blx	r3
    7eca:	e7e7      	b.n	7e9c <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
    7ecc:	491f      	ldr	r1, [pc, #124]	; (7f4c <grid_module_common_init+0x28c>)
    7ece:	480e      	ldr	r0, [pc, #56]	; (7f08 <grid_module_common_init+0x248>)
    7ed0:	4b0e      	ldr	r3, [pc, #56]	; (7f0c <grid_module_common_init+0x24c>)
    7ed2:	4798      	blx	r3
		grid_module_en16_reva_init();	
    7ed4:	4b1e      	ldr	r3, [pc, #120]	; (7f50 <grid_module_common_init+0x290>)
    7ed6:	4798      	blx	r3
    7ed8:	e7e0      	b.n	7e9c <grid_module_common_init+0x1dc>
    7eda:	bf00      	nop
    7edc:	20013e88 	.word	0x20013e88
    7ee0:	00009e7d 	.word	0x00009e7d
    7ee4:	00009eb5 	.word	0x00009eb5
    7ee8:	0000b705 	.word	0x0000b705
    7eec:	00014080 	.word	0x00014080
    7ef0:	00012de1 	.word	0x00012de1
    7ef4:	00014050 	.word	0x00014050
    7ef8:	00012d99 	.word	0x00012d99
    7efc:	0000aded 	.word	0x0000aded
    7f00:	000140a8 	.word	0x000140a8
    7f04:	000140e8 	.word	0x000140e8
    7f08:	00013e8c 	.word	0x00013e8c
    7f0c:	00012aad 	.word	0x00012aad
    7f10:	41008000 	.word	0x41008000
    7f14:	00009cd5 	.word	0x00009cd5
    7f18:	00014148 	.word	0x00014148
    7f1c:	00014164 	.word	0x00014164
    7f20:	000140f8 	.word	0x000140f8
    7f24:	00008f45 	.word	0x00008f45
    7f28:	20007260 	.word	0x20007260
    7f2c:	000099d1 	.word	0x000099d1
    7f30:	200010d0 	.word	0x200010d0
    7f34:	20007310 	.word	0x20007310
    7f38:	00005885 	.word	0x00005885
    7f3c:	0001410c 	.word	0x0001410c
    7f40:	0000827d 	.word	0x0000827d
    7f44:	00014120 	.word	0x00014120
    7f48:	00008c11 	.word	0x00008c11
    7f4c:	00014134 	.word	0x00014134
    7f50:	00008781 	.word	0x00008781
    7f54:	00012943 	.word	0x00012943
    7f58:	00009e29 	.word	0x00009e29
    7f5c:	00014090 	.word	0x00014090
    7f60:	000140b8 	.word	0x000140b8
    7f64:	000140d0 	.word	0x000140d0

00007f68 <grid_module_bu16_revb_hardware_start_transfer>:

static uint8_t grid_bu16_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_bu16_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};
	
	
void grid_module_bu16_revb_hardware_start_transfer(void){
    7f68:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    7f6a:	4803      	ldr	r0, [pc, #12]	; (7f78 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    7f6c:	4c03      	ldr	r4, [pc, #12]	; (7f7c <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    7f6e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    7f70:	4803      	ldr	r0, [pc, #12]	; (7f80 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    7f72:	47a0      	blx	r4
    7f74:	bd10      	pop	{r4, pc}
    7f76:	bf00      	nop
    7f78:	20001154 	.word	0x20001154
    7f7c:	0000bbed 	.word	0x0000bbed
    7f80:	20001328 	.word	0x20001328

00007f84 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    7f84:	4ba0      	ldr	r3, [pc, #640]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    7f86:	781b      	ldrb	r3, [r3, #0]
    7f88:	b92b      	cbnz	r3, 7f96 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x12>
		grid_module_bu16_revb_hardware_transfer_complete++;
    7f8a:	4a9f      	ldr	r2, [pc, #636]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    7f8c:	7813      	ldrb	r3, [r2, #0]
    7f8e:	3301      	adds	r3, #1
    7f90:	b2db      	uxtb	r3, r3
    7f92:	7013      	strb	r3, [r2, #0]
    7f94:	4770      	bx	lr
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    7f96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7f9a:	b088      	sub	sp, #32
		return;
	}
	
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    7f9c:	489b      	ldr	r0, [pc, #620]	; (820c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    7f9e:	4b9c      	ldr	r3, [pc, #624]	; (8210 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x28c>)
    7fa0:	4798      	blx	r3
	
	if (bank == 255){
		bank=0;
    7fa2:	28ff      	cmp	r0, #255	; 0xff
    7fa4:	bf08      	it	eq
    7fa6:	2000      	moveq	r0, #0
	}
	
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    7fa8:	4b98      	ldr	r3, [pc, #608]	; (820c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    7faa:	7c5b      	ldrb	r3, [r3, #17]
	
	if (bank_changed){
    7fac:	2b00      	cmp	r3, #0
    7fae:	d038      	beq.n	8022 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x9e>
		grid_sys_state.bank_active_changed = 0;
    7fb0:	4a96      	ldr	r2, [pc, #600]	; (820c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    7fb2:	2300      	movs	r3, #0
    7fb4:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7fb6:	4b97      	ldr	r3, [pc, #604]	; (8214 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>)
    7fb8:	685b      	ldr	r3, [r3, #4]
    7fba:	7bd2      	ldrb	r2, [r2, #15]
    7fbc:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    7fc0:	7a5b      	ldrb	r3, [r3, #9]
    7fc2:	b373      	cbz	r3, 8022 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x9e>
			
			
			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    7fc4:	0107      	lsls	r7, r0, #4
    7fc6:	2400      	movs	r4, #0
    7fc8:	4d92      	ldr	r5, [pc, #584]	; (8214 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>)
			
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    7fca:	4e8f      	ldr	r6, [pc, #572]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    7fcc:	eb06 1600 	add.w	r6, r6, r0, lsl #4
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    7fd0:	686a      	ldr	r2, [r5, #4]
    7fd2:	2364      	movs	r3, #100	; 0x64
    7fd4:	fb03 f304 	mul.w	r3, r3, r4
    7fd8:	443a      	add	r2, r7
    7fda:	68d2      	ldr	r2, [r2, #12]
    7fdc:	441a      	add	r2, r3
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    7fde:	1931      	adds	r1, r6, r4
    7fe0:	7908      	ldrb	r0, [r1, #4]
    7fe2:	6190      	str	r0, [r2, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    7fe4:	f891 1044 	ldrb.w	r1, [r1, #68]	; 0x44
    7fe8:	61d1      	str	r1, [r2, #28]
				
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7fea:	686a      	ldr	r2, [r5, #4]
    7fec:	f8df 821c 	ldr.w	r8, [pc, #540]	; 820c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>
    7ff0:	f898 100f 	ldrb.w	r1, [r8, #15]
    7ff4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    7ff8:	68d2      	ldr	r2, [r2, #12]
    7ffa:	4413      	add	r3, r2
    7ffc:	60dc      	str	r4, [r3, #12]
				
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7ffe:	f898 100f 	ldrb.w	r1, [r8, #15]
    8002:	2300      	movs	r3, #0
    8004:	4622      	mov	r2, r4
    8006:	4628      	mov	r0, r5
    8008:	f8df 9228 	ldr.w	r9, [pc, #552]	; 8234 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    800c:	47c8      	blx	r9
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    800e:	3401      	adds	r4, #1
    8010:	b2e4      	uxtb	r4, r4
    8012:	686b      	ldr	r3, [r5, #4]
    8014:	f898 200f 	ldrb.w	r2, [r8, #15]
    8018:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    801c:	7a5b      	ldrb	r3, [r3, #9]
    801e:	42a3      	cmp	r3, r4
    8020:	d8d6      	bhi.n	7fd0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x4c>
	}
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    8022:	2300      	movs	r3, #0
    8024:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    8028:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    802c:	4b76      	ldr	r3, [pc, #472]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    802e:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    8032:	3208      	adds	r2, #8
    8034:	4978      	ldr	r1, [pc, #480]	; (8218 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x294>)
    8036:	5c8d      	ldrb	r5, [r1, r2]
    8038:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    803a:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    803e:	b2d2      	uxtb	r2, r2
    8040:	5c8c      	ldrb	r4, [r1, r2]
    8042:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    8044:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    8048:	3201      	adds	r2, #1
    804a:	b2d2      	uxtb	r2, r2
    804c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	grid_module_bu16_revb_mux%=8;
    8050:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    8054:	f002 0207 	and.w	r2, r2, #7
    8058:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    805c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    8060:	f013 0f01 	tst.w	r3, #1
    8064:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8068:	4b6c      	ldr	r3, [pc, #432]	; (821c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    806a:	bf14      	ite	ne
    806c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8070:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    8074:	4b64      	ldr	r3, [pc, #400]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    8076:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
    807a:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    807e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    8082:	4b66      	ldr	r3, [pc, #408]	; (821c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    8084:	bf14      	ite	ne
    8086:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    808a:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    808e:	4b5e      	ldr	r3, [pc, #376]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    8090:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
    8094:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8098:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    809c:	4b5f      	ldr	r3, [pc, #380]	; (821c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    809e:	bf14      	ite	ne
    80a0:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    80a4:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    80a8:	2302      	movs	r3, #2
    80aa:	f10d 021e 	add.w	r2, sp, #30
    80ae:	2100      	movs	r1, #0
    80b0:	485b      	ldr	r0, [pc, #364]	; (8220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x29c>)
    80b2:	4e5c      	ldr	r6, [pc, #368]	; (8224 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
    80b4:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    80b6:	2302      	movs	r3, #2
    80b8:	aa07      	add	r2, sp, #28
    80ba:	2100      	movs	r1, #0
    80bc:	485a      	ldr	r0, [pc, #360]	; (8228 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a4>)
    80be:	47b0      	blx	r6
	
	uint8_t result_index[2] = {0};
    80c0:	2300      	movs	r3, #0
	uint8_t result_value[2] = {0};
    80c2:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint8_t result_valid[2] = {0};
    80c6:	f8ad 3010 	strh.w	r3, [sp, #16]
		
	result_index[0] = adc_index_0;
    80ca:	f88d 5018 	strb.w	r5, [sp, #24]
	result_index[1] = adc_index_1;
    80ce:	f88d 4019 	strb.w	r4, [sp, #25]
		
		
	uint8_t adcresult_0_valid = 0;
	
	if (adcresult_0>60000){
    80d2:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    80d6:	f64e 2260 	movw	r2, #60000	; 0xea60
    80da:	4293      	cmp	r3, r2
    80dc:	d916      	bls.n	810c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x188>
		result_value[0] = 0;
		result_valid[0] = 1;
    80de:	2301      	movs	r3, #1
    80e0:	f88d 3010 	strb.w	r3, [sp, #16]
		result_valid[0] = 1;
	}
		
	uint8_t adcresult_1_valid = 0;
	
	if (adcresult_1>60000){
    80e4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    80e8:	f64e 2260 	movw	r2, #60000	; 0xea60
    80ec:	4293      	cmp	r3, r2
    80ee:	d916      	bls.n	811e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x19a>
		result_value[1] = 0;
		result_valid[1] = 1;
    80f0:	2301      	movs	r3, #1
    80f2:	f88d 3011 	strb.w	r3, [sp, #17]
		result_value[1] = 127;
		result_valid[1] = 1;
	}


	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    80f6:	4b4d      	ldr	r3, [pc, #308]	; (822c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    80f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    80fa:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    80fe:	2400      	movs	r4, #0
		// Helper variable for readability
		uint8_t res_index = result_index[i];
		uint8_t res_valid = result_valid[i];
		uint8_t res_value = result_value[i];
		
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    8100:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8214 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>
    8104:	f8df 8104 	ldr.w	r8, [pc, #260]	; 820c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>
		
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    8108:	4f3f      	ldr	r7, [pc, #252]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    810a:	e036      	b.n	817a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f6>
	else if (adcresult_0<200){
    810c:	2bc7      	cmp	r3, #199	; 0xc7
    810e:	d8e9      	bhi.n	80e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x160>
		result_value[0] = 127;
    8110:	237f      	movs	r3, #127	; 0x7f
    8112:	f88d 3014 	strb.w	r3, [sp, #20]
		result_valid[0] = 1;
    8116:	2301      	movs	r3, #1
    8118:	f88d 3010 	strb.w	r3, [sp, #16]
    811c:	e7e2      	b.n	80e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x160>
	else if (adcresult_1<200){
    811e:	2bc7      	cmp	r3, #199	; 0xc7
    8120:	d8e9      	bhi.n	80f6 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x172>
		result_value[1] = 127;
    8122:	237f      	movs	r3, #127	; 0x7f
    8124:	f88d 3015 	strb.w	r3, [sp, #21]
		result_valid[1] = 1;
    8128:	2301      	movs	r3, #1
    812a:	f88d 3011 	strb.w	r3, [sp, #17]
    812e:	e7e2      	b.n	80f6 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x172>
				// Button TGL2
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
				}
				else{
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    8130:	2200      	movs	r2, #0
    8132:	619a      	str	r2, [r3, #24]
    8134:	e045      	b.n	81c2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23e>
					
				// Button TGL3
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
				}
				else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    8136:	2a3f      	cmp	r2, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    8138:	bf0c      	ite	eq
    813a:	227f      	moveq	r2, #127	; 0x7f
				}
				else{
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    813c:	2200      	movne	r2, #0
    813e:	61da      	str	r2, [r3, #28]
				}
				
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    8140:	f898 200f 	ldrb.w	r2, [r8, #15]
    8144:	eb07 1202 	add.w	r2, r7, r2, lsl #4
    8148:	440a      	add	r2, r1
    814a:	6998      	ldr	r0, [r3, #24]
    814c:	7110      	strb	r0, [r2, #4]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    814e:	f898 200f 	ldrb.w	r2, [r8, #15]
    8152:	eb07 1202 	add.w	r2, r7, r2, lsl #4
    8156:	4411      	add	r1, r2
    8158:	69db      	ldr	r3, [r3, #28]
    815a:	f881 3044 	strb.w	r3, [r1, #68]	; 0x44
				
							
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    815e:	f898 100f 	ldrb.w	r1, [r8, #15]
    8162:	2304      	movs	r3, #4
    8164:	462a      	mov	r2, r5
    8166:	4648      	mov	r0, r9
    8168:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8234 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    816c:	47d0      	blx	sl
				
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    816e:	443d      	add	r5, r7
    8170:	f885 6088 	strb.w	r6, [r5, #136]	; 0x88
    8174:	3401      	adds	r4, #1
	for (uint8_t i=0; i<2; i++)
    8176:	2c02      	cmp	r4, #2
    8178:	d03d      	beq.n	81f6 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x272>
		uint8_t res_index = result_index[i];
    817a:	4621      	mov	r1, r4
    817c:	ab06      	add	r3, sp, #24
    817e:	5ce5      	ldrb	r5, [r4, r3]
		uint8_t res_value = result_value[i];
    8180:	ab05      	add	r3, sp, #20
    8182:	5ce6      	ldrb	r6, [r4, r3]
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    8184:	f8d9 0004 	ldr.w	r0, [r9, #4]
    8188:	f898 300f 	ldrb.w	r3, [r8, #15]
    818c:	b2db      	uxtb	r3, r3
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    818e:	197a      	adds	r2, r7, r5
    8190:	f892 2088 	ldrb.w	r2, [r2, #136]	; 0x88
    8194:	4296      	cmp	r6, r2
    8196:	d0ed      	beq.n	8174 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint8_t res_valid = result_valid[i];
    8198:	f10d 0e10 	add.w	lr, sp, #16
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    819c:	f814 e00e 	ldrb.w	lr, [r4, lr]
    81a0:	f1be 0f01 	cmp.w	lr, #1
    81a4:	d1e6      	bne.n	8174 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    81a6:	eb00 1303 	add.w	r3, r0, r3, lsl #4
    81aa:	68db      	ldr	r3, [r3, #12]
    81ac:	2064      	movs	r0, #100	; 0x64
    81ae:	fb00 3305 	mla	r3, r0, r5, r3
			if (grid_bu16_helper_template_b_abs[res_index] == 0){ // Button Press Event
    81b2:	b962      	cbnz	r2, 81ce <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24a>
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    81b4:	227f      	movs	r2, #127	; 0x7f
    81b6:	615a      	str	r2, [r3, #20]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    81b8:	699a      	ldr	r2, [r3, #24]
    81ba:	2a00      	cmp	r2, #0
    81bc:	d1b8      	bne.n	8130 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1ac>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    81be:	227f      	movs	r2, #127	; 0x7f
    81c0:	619a      	str	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    81c2:	69da      	ldr	r2, [r3, #28]
    81c4:	2a00      	cmp	r2, #0
    81c6:	d1b6      	bne.n	8136 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1b2>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    81c8:	223f      	movs	r2, #63	; 0x3f
    81ca:	61da      	str	r2, [r3, #28]
    81cc:	e7b8      	b.n	8140 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1bc>
				
			}
			else{  // Button Release Event
				
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    81ce:	60dd      	str	r5, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    81d0:	aa08      	add	r2, sp, #32
    81d2:	442a      	add	r2, r5
    81d4:	f812 2c20 	ldrb.w	r2, [r2, #-32]
    81d8:	611a      	str	r2, [r3, #16]

				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    81da:	2200      	movs	r2, #0
    81dc:	615a      	str	r2, [r3, #20]

				
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    81de:	f898 100f 	ldrb.w	r1, [r8, #15]
    81e2:	2305      	movs	r3, #5
    81e4:	462a      	mov	r2, r5
    81e6:	4648      	mov	r0, r9
    81e8:	f8df a048 	ldr.w	sl, [pc, #72]	; 8234 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    81ec:	47d0      	blx	sl

				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    81ee:	443d      	add	r5, r7
    81f0:	f885 6088 	strb.w	r6, [r5, #136]	; 0x88
    81f4:	e7be      	b.n	8174 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		}

	}
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    81f6:	2200      	movs	r2, #0
    81f8:	4b03      	ldr	r3, [pc, #12]	; (8208 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    81fa:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    81fc:	4b0c      	ldr	r3, [pc, #48]	; (8230 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2ac>)
    81fe:	4798      	blx	r3
}
    8200:	b008      	add	sp, #32
    8202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8206:	bf00      	nop
    8208:	20000634 	.word	0x20000634
    820c:	20007260 	.word	0x20007260
    8210:	00009a8b 	.word	0x00009a8b
    8214:	20007254 	.word	0x20007254
    8218:	20000300 	.word	0x20000300
    821c:	41008000 	.word	0x41008000
    8220:	20001154 	.word	0x20001154
    8224:	0000bb5d 	.word	0x0000bb5d
    8228:	20001328 	.word	0x20001328
    822c:	00014174 	.word	0x00014174
    8230:	00007f69 	.word	0x00007f69
    8234:	0000b231 	.word	0x0000b231

00008238 <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    8238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    823a:	4f0b      	ldr	r7, [pc, #44]	; (8268 <grid_module_bu16_revb_hardware_init+0x30>)
    823c:	4c0b      	ldr	r4, [pc, #44]	; (826c <grid_module_bu16_revb_hardware_init+0x34>)
    823e:	463b      	mov	r3, r7
    8240:	2200      	movs	r2, #0
    8242:	4611      	mov	r1, r2
    8244:	4620      	mov	r0, r4
    8246:	4e0a      	ldr	r6, [pc, #40]	; (8270 <grid_module_bu16_revb_hardware_init+0x38>)
    8248:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    824a:	4d0a      	ldr	r5, [pc, #40]	; (8274 <grid_module_bu16_revb_hardware_init+0x3c>)
    824c:	463b      	mov	r3, r7
    824e:	2200      	movs	r2, #0
    8250:	4611      	mov	r1, r2
    8252:	4628      	mov	r0, r5
    8254:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    8256:	2100      	movs	r1, #0
    8258:	4620      	mov	r0, r4
    825a:	4c07      	ldr	r4, [pc, #28]	; (8278 <grid_module_bu16_revb_hardware_init+0x40>)
    825c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    825e:	2100      	movs	r1, #0
    8260:	4628      	mov	r0, r5
    8262:	47a0      	blx	r4
    8264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8266:	bf00      	nop
    8268:	00007f85 	.word	0x00007f85
    826c:	20001154 	.word	0x20001154
    8270:	0000bb21 	.word	0x0000bb21
    8274:	20001328 	.word	0x20001328
    8278:	0000bb11 	.word	0x0000bb11

0000827c <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(){
    827c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	grid_led_lowlevel_init(&grid_led_state, 16);
    8280:	2110      	movs	r1, #16
    8282:	4815      	ldr	r0, [pc, #84]	; (82d8 <grid_module_bu16_revb_init+0x5c>)
    8284:	4b15      	ldr	r3, [pc, #84]	; (82dc <grid_module_bu16_revb_init+0x60>)
    8286:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    8288:	2104      	movs	r1, #4
    828a:	4815      	ldr	r0, [pc, #84]	; (82e0 <grid_module_bu16_revb_init+0x64>)
    828c:	4b15      	ldr	r3, [pc, #84]	; (82e4 <grid_module_bu16_revb_init+0x68>)
    828e:	4798      	blx	r3
    8290:	f04f 0900 	mov.w	r9, #0
	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    8294:	4d12      	ldr	r5, [pc, #72]	; (82e0 <grid_module_bu16_revb_init+0x64>)
    8296:	f8df a058 	ldr.w	sl, [pc, #88]	; 82f0 <grid_module_bu16_revb_init+0x74>
		
		for (uint8_t j=0; j<16; j++){

			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    829a:	f8df 8058 	ldr.w	r8, [pc, #88]	; 82f4 <grid_module_bu16_revb_init+0x78>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    829e:	2210      	movs	r2, #16
    82a0:	fa5f f189 	uxtb.w	r1, r9
    82a4:	4628      	mov	r0, r5
    82a6:	47d0      	blx	sl
    82a8:	ea4f 1709 	mov.w	r7, r9, lsl #4
    82ac:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    82ae:	2602      	movs	r6, #2
    82b0:	6868      	ldr	r0, [r5, #4]
    82b2:	4632      	mov	r2, r6
    82b4:	b2e1      	uxtb	r1, r4
    82b6:	4438      	add	r0, r7
    82b8:	47c0      	blx	r8
    82ba:	3401      	adds	r4, #1
		for (uint8_t j=0; j<16; j++){
    82bc:	2c10      	cmp	r4, #16
    82be:	d1f7      	bne.n	82b0 <grid_module_bu16_revb_init+0x34>
    82c0:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    82c4:	f1b9 0f04 	cmp.w	r9, #4
    82c8:	d1e9      	bne.n	829e <grid_module_bu16_revb_init+0x22>

		}		
		
	}
				
	grid_module_bu16_revb_hardware_init();
    82ca:	4b07      	ldr	r3, [pc, #28]	; (82e8 <grid_module_bu16_revb_init+0x6c>)
    82cc:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    82ce:	4b07      	ldr	r3, [pc, #28]	; (82ec <grid_module_bu16_revb_init+0x70>)
    82d0:	4798      	blx	r3
    82d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    82d6:	bf00      	nop
    82d8:	20013efc 	.word	0x20013efc
    82dc:	00007b05 	.word	0x00007b05
    82e0:	20007254 	.word	0x20007254
    82e4:	00009e7d 	.word	0x00009e7d
    82e8:	00008239 	.word	0x00008239
    82ec:	00007f69 	.word	0x00007f69
    82f0:	00009eb5 	.word	0x00009eb5
    82f4:	0000b705 	.word	0x0000b705

000082f8 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    82f8:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    82fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    82fe:	4b07      	ldr	r3, [pc, #28]	; (831c <grid_module_en16_reva_hardware_start_transfer+0x24>)
    8300:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    8302:	4c07      	ldr	r4, [pc, #28]	; (8320 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    8304:	4620      	mov	r0, r4
    8306:	4b07      	ldr	r3, [pc, #28]	; (8324 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    8308:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    830a:	4907      	ldr	r1, [pc, #28]	; (8328 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    830c:	2308      	movs	r3, #8
    830e:	460a      	mov	r2, r1
    8310:	3110      	adds	r1, #16
    8312:	4620      	mov	r0, r4
    8314:	4c05      	ldr	r4, [pc, #20]	; (832c <grid_module_en16_reva_hardware_start_transfer+0x34>)
    8316:	47a0      	blx	r4
    8318:	bd10      	pop	{r4, pc}
    831a:	bf00      	nop
    831c:	41008000 	.word	0x41008000
    8320:	20001048 	.word	0x20001048
    8324:	0000c0cd 	.word	0x0000c0cd
    8328:	200006cc 	.word	0x200006cc
    832c:	0000c11d 	.word	0x0000c11d

00008330 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    8330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8334:	ed2d 8b04 	vpush	{d8-d9}
    8338:	b089      	sub	sp, #36	; 0x24
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    833a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    833e:	4b4e      	ldr	r3, [pc, #312]	; (8478 <grid_module_en16_reva_hardware_transfer_complete_cb+0x148>)
    8340:	615a      	str	r2, [r3, #20]
	
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    8342:	484e      	ldr	r0, [pc, #312]	; (847c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8344:	4b4e      	ldr	r3, [pc, #312]	; (8480 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    8346:	4798      	blx	r3
    8348:	4603      	mov	r3, r0
	
	if (bank == 255){
		bank=0;
    834a:	28ff      	cmp	r0, #255	; 0xff
    834c:	bf14      	ite	ne
    834e:	4603      	movne	r3, r0
    8350:	2300      	moveq	r3, #0
    8352:	461a      	mov	r2, r3
    8354:	9301      	str	r3, [sp, #4]
	}


	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    8356:	4b49      	ldr	r3, [pc, #292]	; (847c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8358:	7c5b      	ldrb	r3, [r3, #17]
		
	if (bank_changed){
    835a:	2b00      	cmp	r3, #0
    835c:	d042      	beq.n	83e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb4>
		grid_sys_state.bank_active_changed = 0;
    835e:	2400      	movs	r4, #0
    8360:	4b46      	ldr	r3, [pc, #280]	; (847c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8362:	745c      	strb	r4, [r3, #17]
		for (uint8_t i = 0; i<16; i++)
		{
			

			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    8364:	ea4f 1b02 	mov.w	fp, r2, lsl #4
    8368:	f10d 090f 	add.w	r9, sp, #15
    836c:	4b45      	ldr	r3, [pc, #276]	; (8484 <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
    836e:	f103 0720 	add.w	r7, r3, #32
    8372:	f10b 35ff 	add.w	r5, fp, #4294967295
    8376:	442f      	add	r7, r5
    8378:	f103 0660 	add.w	r6, r3, #96	; 0x60
    837c:	442e      	add	r6, r5
    837e:	33a0      	adds	r3, #160	; 0xa0
    8380:	441d      	add	r5, r3
    8382:	f8df 8108 	ldr.w	r8, [pc, #264]	; 848c <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>
    8386:	f8d8 3004 	ldr.w	r3, [r8, #4]
    838a:	445b      	add	r3, fp
    838c:	68db      	ldr	r3, [r3, #12]
    838e:	f04f 0e64 	mov.w	lr, #100	; 0x64
    8392:	fb0e 3e04 	mla	lr, lr, r4, r3
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8396:	4b3c      	ldr	r3, [pc, #240]	; (8488 <grid_module_en16_reva_hardware_transfer_complete_cb+0x158>)
    8398:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    839a:	f10d 0c20 	add.w	ip, sp, #32
    839e:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
			
			//BUTTON
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    83a2:	f8ce 400c 	str.w	r4, [lr, #12]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    83a6:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    83aa:	f8ce 3010 	str.w	r3, [lr, #16]
		
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    83ae:	f817 2f01 	ldrb.w	r2, [r7, #1]!
    83b2:	f8ce 2018 	str.w	r2, [lr, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    83b6:	f816 2f01 	ldrb.w	r2, [r6, #1]!
    83ba:	f8ce 201c 	str.w	r2, [lr, #28]
					
			
			//ENCODER
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    83be:	f8ce 4020 	str.w	r4, [lr, #32]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    83c2:	f8ce 3024 	str.w	r3, [lr, #36]	; 0x24

			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    83c6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
    83ca:	f8ce 3028 	str.w	r3, [lr, #40]	; 0x28
			
					
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    83ce:	4b2b      	ldr	r3, [pc, #172]	; (847c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    83d0:	7bd9      	ldrb	r1, [r3, #15]
    83d2:	2300      	movs	r3, #0
    83d4:	b2e2      	uxtb	r2, r4
    83d6:	4640      	mov	r0, r8
    83d8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x164>
    83dc:	47d0      	blx	sl
    83de:	3401      	adds	r4, #1
		for (uint8_t i = 0; i<16; i++)
    83e0:	2c10      	cmp	r4, #16
    83e2:	d1d0      	bne.n	8386 <grid_module_en16_reva_hardware_transfer_complete_cb+0x56>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    83e4:	2400      	movs	r4, #0
		

		uint8_t i = UI_ENCODER_LOOKUP[j];
		

		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    83e6:	4d27      	ldr	r5, [pc, #156]	; (8484 <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
				if (elapsed_time<20){
					elapsed_time = 20;
				}
			
				
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    83e8:	ed9f 8b21 	vldr	d8, [pc, #132]	; 8470 <grid_module_en16_reva_hardware_transfer_complete_cb+0x140>
    83ec:	f04f 0a00 	mov.w	sl, #0
    83f0:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8498 <grid_module_en16_reva_hardware_transfer_complete_cb+0x168>
    83f4:	9e01      	ldr	r6, [sp, #4]
    83f6:	ec4b ab19 	vmov	d9, sl, fp
    83fa:	e082      	b.n	8502 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1d2>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    83fc:	2300      	movs	r3, #0
    83fe:	f8ce 3018 	str.w	r3, [lr, #24]
    8402:	e0ce      	b.n	85a2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x272>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    8404:	2b3f      	cmp	r3, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    8406:	bf0c      	ite	eq
    8408:	237f      	moveq	r3, #127	; 0x7f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    840a:	2300      	movne	r3, #0
    840c:	f8ce 301c 	str.w	r3, [lr, #28]
    8410:	e0cf      	b.n	85b2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x282>
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8412:	f8ce 800c 	str.w	r8, [lr, #12]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    8416:	ab08      	add	r3, sp, #32
    8418:	4443      	add	r3, r8
    841a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    841e:	f8ce 3010 	str.w	r3, [lr, #16]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    8422:	2300      	movs	r3, #0
    8424:	f8ce 3014 	str.w	r3, [lr, #20]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    8428:	4b14      	ldr	r3, [pc, #80]	; (847c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    842a:	7bd9      	ldrb	r1, [r3, #15]
    842c:	2305      	movs	r3, #5
    842e:	4642      	mov	r2, r8
    8430:	4816      	ldr	r0, [pc, #88]	; (848c <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>)
    8432:	f8df b060 	ldr.w	fp, [pc, #96]	; 8494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x164>
    8436:	47d8      	blx	fp
    8438:	e0d3      	b.n	85e2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b2>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    843a:	4915      	ldr	r1, [pc, #84]	; (8490 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    843c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    8440:	78c9      	ldrb	r1, [r1, #3]
    8442:	42d1      	cmn	r1, r2
    8444:	d405      	bmi.n	8452 <grid_module_en16_reva_hardware_transfer_complete_cb+0x122>
						grid_ui_encoder_array[i].rotation_value += xi;
    8446:	4a12      	ldr	r2, [pc, #72]	; (8490 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8448:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    844c:	440b      	add	r3, r1
    844e:	70d3      	strb	r3, [r2, #3]
    8450:	e120      	b.n	8694 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    8452:	4b0f      	ldr	r3, [pc, #60]	; (8490 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8454:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8458:	2200      	movs	r2, #0
    845a:	70da      	strb	r2, [r3, #3]
    845c:	e11a      	b.n	8694 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    845e:	4b0c      	ldr	r3, [pc, #48]	; (8490 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8460:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8464:	227f      	movs	r2, #127	; 0x7f
    8466:	70da      	strb	r2, [r3, #3]
    8468:	e114      	b.n	8694 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
				uint8_t actuator = new_abs_value*2;
				
				if (delta != 0){
						
					if (new_abs_value + delta < 0){
						new_abs_value = 0;
    846a:	f04f 0e00 	mov.w	lr, #0
    846e:	e017      	b.n	84a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x170>
    8470:	00000000 	.word	0x00000000
    8474:	40ed4c00 	.word	0x40ed4c00
    8478:	41008000 	.word	0x41008000
    847c:	20007260 	.word	0x20007260
    8480:	00009a8b 	.word	0x00009a8b
    8484:	200006cc 	.word	0x200006cc
    8488:	00014184 	.word	0x00014184
    848c:	20007254 	.word	0x20007254
    8490:	20010e38 	.word	0x20010e38
    8494:	0000b231 	.word	0x0000b231
    8498:	3ff00000 	.word	0x3ff00000
					}
					else if (new_abs_value + delta > 127){
						new_abs_value = 127;
    849c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
					}
					else{
						new_abs_value += delta;
					}	
						
					grid_en16_helper_template_e_abs[bank][i] = new_abs_value;
    84a0:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    84a4:	4443      	add	r3, r8
    84a6:	f883 e0a0 	strb.w	lr, [r3, #160]	; 0xa0
					uint8_t res_index = i;
					uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    84aa:	4b8d      	ldr	r3, [pc, #564]	; (86e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    84ac:	685b      	ldr	r3, [r3, #4]
    84ae:	4a8d      	ldr	r2, [pc, #564]	; (86e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    84b0:	7bd2      	ldrb	r2, [r2, #15]
    84b2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    84b6:	68db      	ldr	r3, [r3, #12]
    84b8:	2764      	movs	r7, #100	; 0x64
    84ba:	fb07 3708 	mla	r7, r7, r8, r3
					uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};				
    84be:	4b8a      	ldr	r3, [pc, #552]	; (86e8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    84c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    84c2:	f10d 0c20 	add.w	ip, sp, #32
    84c6:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
															
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    84ca:	f8c7 8020 	str.w	r8, [r7, #32]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    84ce:	4663      	mov	r3, ip
    84d0:	4443      	add	r3, r8
    84d2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    84d6:	627b      	str	r3, [r7, #36]	; 0x24

					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = new_abs_value;
    84d8:	f8c7 e028 	str.w	lr, [r7, #40]	; 0x28
					
					new_rel_value = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL];
    84dc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
					

		
					if (new_rel_value == 255){
    84e0:	2bff      	cmp	r3, #255	; 0xff
    84e2:	f000 80e7 	beq.w	86b4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x384>
						else{
							new_rel_value = 63;
						}
					}
					else{
						new_rel_value += delta;
    84e6:	445b      	add	r3, fp
    84e8:	b2db      	uxtb	r3, r3
					}
	
					
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = new_rel_value;
    84ea:	637b      	str	r3, [r7, #52]	; 0x34
				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    84ec:	4b7d      	ldr	r3, [pc, #500]	; (86e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    84ee:	7bd9      	ldrb	r1, [r3, #15]
    84f0:	2301      	movs	r3, #1
    84f2:	4642      	mov	r2, r8
    84f4:	487a      	ldr	r0, [pc, #488]	; (86e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    84f6:	4f7d      	ldr	r7, [pc, #500]	; (86ec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3bc>)
    84f8:	47b8      	blx	r7
    84fa:	3401      	adds	r4, #1
	for (uint8_t j=0; j<16; j++){
    84fc:	2c10      	cmp	r4, #16
    84fe:	f000 80df 	beq.w	86c0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x390>
    8502:	b2e1      	uxtb	r1, r4
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    8504:	084b      	lsrs	r3, r1, #1
    8506:	5ceb      	ldrb	r3, [r5, r3]
    8508:	f001 0201 	and.w	r2, r1, #1
    850c:	0092      	lsls	r2, r2, #2
    850e:	4113      	asrs	r3, r2
    8510:	b2db      	uxtb	r3, r3
    8512:	f003 090f 	and.w	r9, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    8516:	192a      	adds	r2, r5, r4
    8518:	f892 20e0 	ldrb.w	r2, [r2, #224]	; 0xe0
    851c:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    851e:	4591      	cmp	r9, r2
    8520:	d0eb      	beq.n	84fa <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    8522:	4a73      	ldr	r2, [pc, #460]	; (86f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c0>)
    8524:	f814 8002 	ldrb.w	r8, [r4, r2]
			UI_SPI_DEBUG = j;
    8528:	4a72      	ldr	r2, [pc, #456]	; (86f4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c4>)
    852a:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    852c:	ea4f 0c99 	mov.w	ip, r9, lsr #2
			uint8_t phase_a = (new_value>>1)&1;
    8530:	f3c9 0940 	ubfx	r9, r9, #1, #1
			uint8_t phase_b = (new_value)&1;
    8534:	f003 0701 	and.w	r7, r3, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    8538:	4b6f      	ldr	r3, [pc, #444]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    853a:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    853e:	785b      	ldrb	r3, [r3, #1]
    8540:	4563      	cmp	r3, ip
    8542:	d04e      	beq.n	85e2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b2>
				grid_ui_encoder_array[i].button_changed = 1;
    8544:	4b6c      	ldr	r3, [pc, #432]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8546:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    854a:	2201      	movs	r2, #1
    854c:	709a      	strb	r2, [r3, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    854e:	f883 c001 	strb.w	ip, [r3, #1]
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    8552:	4b63      	ldr	r3, [pc, #396]	; (86e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    8554:	685b      	ldr	r3, [r3, #4]
    8556:	4a63      	ldr	r2, [pc, #396]	; (86e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8558:	7bd2      	ldrb	r2, [r2, #15]
    855a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    855e:	68db      	ldr	r3, [r3, #12]
    8560:	f04f 0e64 	mov.w	lr, #100	; 0x64
    8564:	fb0e 3e08 	mla	lr, lr, r8, r3
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8568:	4b5f      	ldr	r3, [pc, #380]	; (86e8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    856a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    856c:	f10d 0a20 	add.w	sl, sp, #32
    8570:	e90a 000f 	stmdb	sl, {r0, r1, r2, r3}
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    8574:	f1bc 0f00 	cmp.w	ip, #0
    8578:	f47f af4b 	bne.w	8412 <grid_module_en16_reva_hardware_transfer_complete_cb+0xe2>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    857c:	f8ce 800c 	str.w	r8, [lr, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    8580:	4653      	mov	r3, sl
    8582:	4443      	add	r3, r8
    8584:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    8588:	f8ce 3010 	str.w	r3, [lr, #16]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    858c:	237f      	movs	r3, #127	; 0x7f
    858e:	f8ce 3014 	str.w	r3, [lr, #20]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    8592:	f8de 3018 	ldr.w	r3, [lr, #24]
    8596:	2b00      	cmp	r3, #0
    8598:	f47f af30 	bne.w	83fc <grid_module_en16_reva_hardware_transfer_complete_cb+0xcc>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    859c:	237f      	movs	r3, #127	; 0x7f
    859e:	f8ce 3018 	str.w	r3, [lr, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    85a2:	f8de 301c 	ldr.w	r3, [lr, #28]
    85a6:	2b00      	cmp	r3, #0
    85a8:	f47f af2c 	bne.w	8404 <grid_module_en16_reva_hardware_transfer_complete_cb+0xd4>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    85ac:	233f      	movs	r3, #63	; 0x3f
    85ae:	f8ce 301c 	str.w	r3, [lr, #28]
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    85b2:	4a4c      	ldr	r2, [pc, #304]	; (86e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    85b4:	7bd3      	ldrb	r3, [r2, #15]
    85b6:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    85ba:	4443      	add	r3, r8
    85bc:	f8de 1018 	ldr.w	r1, [lr, #24]
    85c0:	f883 1020 	strb.w	r1, [r3, #32]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    85c4:	7bd3      	ldrb	r3, [r2, #15]
    85c6:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    85ca:	4443      	add	r3, r8
    85cc:	f8de 101c 	ldr.w	r1, [lr, #28]
    85d0:	f883 1060 	strb.w	r1, [r3, #96]	; 0x60
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    85d4:	7bd1      	ldrb	r1, [r2, #15]
    85d6:	2304      	movs	r3, #4
    85d8:	4642      	mov	r2, r8
    85da:	4841      	ldr	r0, [pc, #260]	; (86e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    85dc:	f8df b10c 	ldr.w	fp, [pc, #268]	; 86ec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3bc>
    85e0:	47d8      	blx	fp
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    85e2:	4b45      	ldr	r3, [pc, #276]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    85e4:	eb03 1308 	add.w	r3, r3, r8, lsl #4
			if (a_now != a_prev){
    85e8:	7b5b      	ldrb	r3, [r3, #13]
    85ea:	454b      	cmp	r3, r9
    85ec:	d072      	beq.n	86d4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a4>
					delta = +1;
    85ee:	45b9      	cmp	r9, r7
    85f0:	bf14      	ite	ne
    85f2:	f04f 3bff 	movne.w	fp, #4294967295
    85f6:	f04f 0b01 	moveq.w	fp, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    85fa:	4b3f      	ldr	r3, [pc, #252]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    85fc:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8600:	f883 900d 	strb.w	r9, [r3, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    8604:	739f      	strb	r7, [r3, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    8606:	6899      	ldr	r1, [r3, #8]
    8608:	4836      	ldr	r0, [pc, #216]	; (86e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    860a:	4b3c      	ldr	r3, [pc, #240]	; (86fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3cc>)
    860c:	4798      	blx	r3
    860e:	9003      	str	r0, [sp, #12]
				if (elapsed_time>400){
    8610:	9b03      	ldr	r3, [sp, #12]
    8612:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    8616:	bf84      	itt	hi
    8618:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    861c:	9303      	strhi	r3, [sp, #12]
				if (elapsed_time<20){
    861e:	9b03      	ldr	r3, [sp, #12]
    8620:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    8622:	bf9c      	itt	ls
    8624:	2314      	movls	r3, #20
    8626:	9303      	strls	r3, [sp, #12]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    8628:	f8dd 900c 	ldr.w	r9, [sp, #12]
    862c:	9f03      	ldr	r7, [sp, #12]
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    862e:	482d      	ldr	r0, [pc, #180]	; (86e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8630:	4b33      	ldr	r3, [pc, #204]	; (8700 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d0>)
    8632:	4798      	blx	r3
    8634:	4b30      	ldr	r3, [pc, #192]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8636:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    863a:	6098      	str	r0, [r3, #8]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    863c:	fb07 f009 	mul.w	r0, r7, r9
    8640:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    8644:	f500 7080 	add.w	r0, r0, #256	; 0x100
    8648:	4b2e      	ldr	r3, [pc, #184]	; (8704 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d4>)
    864a:	4798      	blx	r3
    864c:	ec53 2b18 	vmov	r2, r3, d8
    8650:	4f2d      	ldr	r7, [pc, #180]	; (8708 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d8>)
    8652:	47b8      	blx	r7
    8654:	ec53 2b19 	vmov	r2, r3, d9
    8658:	4f2c      	ldr	r7, [pc, #176]	; (870c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3dc>)
    865a:	47b8      	blx	r7
    865c:	4b2c      	ldr	r3, [pc, #176]	; (8710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    865e:	4798      	blx	r3
				int16_t xi = delta + delta * velocityfactor;
    8660:	b283      	uxth	r3, r0
    8662:	3301      	adds	r3, #1
    8664:	fb13 f30b 	smulbb	r3, r3, fp
    8668:	b29b      	uxth	r3, r3
    866a:	b21a      	sxth	r2, r3
				if (delta<0){
    866c:	f1bb 0f00 	cmp.w	fp, #0
    8670:	f6ff aee3 	blt.w	843a <grid_module_en16_reva_hardware_transfer_complete_cb+0x10a>
				else if (delta>0){
    8674:	f1bb 0f00 	cmp.w	fp, #0
    8678:	dd0c      	ble.n	8694 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    867a:	491f      	ldr	r1, [pc, #124]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    867c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    8680:	78c9      	ldrb	r1, [r1, #3]
    8682:	440a      	add	r2, r1
    8684:	2a7f      	cmp	r2, #127	; 0x7f
    8686:	f73f aeea 	bgt.w	845e <grid_module_en16_reva_hardware_transfer_complete_cb+0x12e>
						grid_ui_encoder_array[i].rotation_value += xi;
    868a:	4a1b      	ldr	r2, [pc, #108]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    868c:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    8690:	440b      	add	r3, r1
    8692:	70d3      	strb	r3, [r2, #3]
				uint8_t new_abs_value = grid_en16_helper_template_e_abs[bank][i];
    8694:	4633      	mov	r3, r6
    8696:	eb05 1206 	add.w	r2, r5, r6, lsl #4
    869a:	4442      	add	r2, r8
    869c:	f892 e0a0 	ldrb.w	lr, [r2, #160]	; 0xa0
					if (new_abs_value + delta < 0){
    86a0:	eb1e 020b 	adds.w	r2, lr, fp
    86a4:	f53f aee1 	bmi.w	846a <grid_module_en16_reva_hardware_transfer_complete_cb+0x13a>
					else if (new_abs_value + delta > 127){
    86a8:	2a7f      	cmp	r2, #127	; 0x7f
    86aa:	f73f aef7 	bgt.w	849c <grid_module_en16_reva_hardware_transfer_complete_cb+0x16c>
						new_abs_value += delta;
    86ae:	fa5f fe82 	uxtb.w	lr, r2
    86b2:	e6f5      	b.n	84a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x170>
							new_rel_value = 63;
    86b4:	f1bb 0f00 	cmp.w	fp, #0
    86b8:	bfcc      	ite	gt
    86ba:	2341      	movgt	r3, #65	; 0x41
    86bc:	233f      	movle	r3, #63	; 0x3f
    86be:	e714      	b.n	84ea <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ba>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    86c0:	2200      	movs	r2, #0
    86c2:	4b14      	ldr	r3, [pc, #80]	; (8714 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>)
    86c4:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    86c6:	4b14      	ldr	r3, [pc, #80]	; (8718 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e8>)
    86c8:	4798      	blx	r3
}
    86ca:	b009      	add	sp, #36	; 0x24
    86cc:	ecbd 8b04 	vpop	{d8-d9}
    86d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    86d4:	4b08      	ldr	r3, [pc, #32]	; (86f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    86d6:	eb03 1808 	add.w	r8, r3, r8, lsl #4
    86da:	f888 700e 	strb.w	r7, [r8, #14]
    86de:	e70c      	b.n	84fa <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
    86e0:	20007254 	.word	0x20007254
    86e4:	20007260 	.word	0x20007260
    86e8:	00014184 	.word	0x00014184
    86ec:	0000b231 	.word	0x0000b231
    86f0:	20000310 	.word	0x20000310
    86f4:	200042f5 	.word	0x200042f5
    86f8:	20010e38 	.word	0x20010e38
    86fc:	00009b71 	.word	0x00009b71
    8700:	00009b6d 	.word	0x00009b6d
    8704:	00012385 	.word	0x00012385
    8708:	000126c5 	.word	0x000126c5
    870c:	0001210d 	.word	0x0001210d
    8710:	00012895 	.word	0x00012895
    8714:	20013f18 	.word	0x20013f18
    8718:	000082f9 	.word	0x000082f9

0000871c <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    871c:	b510      	push	{r4, lr}
    871e:	4b0e      	ldr	r3, [pc, #56]	; (8758 <grid_module_en16_reva_hardware_init+0x3c>)
    8720:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    8724:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    8726:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    8728:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    872c:	629a      	str	r2, [r3, #40]	; 0x28
    872e:	4a0b      	ldr	r2, [pc, #44]	; (875c <grid_module_en16_reva_hardware_init+0x40>)
    8730:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    8732:	4c0b      	ldr	r4, [pc, #44]	; (8760 <grid_module_en16_reva_hardware_init+0x44>)
    8734:	2103      	movs	r1, #3
    8736:	4620      	mov	r0, r4
    8738:	4b0a      	ldr	r3, [pc, #40]	; (8764 <grid_module_en16_reva_hardware_init+0x48>)
    873a:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    873c:	490a      	ldr	r1, [pc, #40]	; (8768 <grid_module_en16_reva_hardware_init+0x4c>)
    873e:	4620      	mov	r0, r4
    8740:	4b0a      	ldr	r3, [pc, #40]	; (876c <grid_module_en16_reva_hardware_init+0x50>)
    8742:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    8744:	490a      	ldr	r1, [pc, #40]	; (8770 <grid_module_en16_reva_hardware_init+0x54>)
    8746:	4620      	mov	r0, r4
    8748:	4b0a      	ldr	r3, [pc, #40]	; (8774 <grid_module_en16_reva_hardware_init+0x58>)
    874a:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    874c:	4a0a      	ldr	r2, [pc, #40]	; (8778 <grid_module_en16_reva_hardware_init+0x5c>)
    874e:	2100      	movs	r1, #0
    8750:	4620      	mov	r0, r4
    8752:	4b0a      	ldr	r3, [pc, #40]	; (877c <grid_module_en16_reva_hardware_init+0x60>)
    8754:	4798      	blx	r3
    8756:	bd10      	pop	{r4, pc}
    8758:	41008000 	.word	0x41008000
    875c:	c0000020 	.word	0xc0000020
    8760:	20001048 	.word	0x20001048
    8764:	0000c0fd 	.word	0x0000c0fd
    8768:	00061a80 	.word	0x00061a80
    876c:	0000c0dd 	.word	0x0000c0dd
    8770:	200042f8 	.word	0x200042f8
    8774:	0000c189 	.word	0x0000c189
    8778:	00008331 	.word	0x00008331
    877c:	0000c169 	.word	0x0000c169

00008780 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(){
    8780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	grid_led_lowlevel_init(&grid_led_state, 16);
    8784:	2110      	movs	r1, #16
    8786:	481f      	ldr	r0, [pc, #124]	; (8804 <grid_module_en16_reva_init+0x84>)
    8788:	4b1f      	ldr	r3, [pc, #124]	; (8808 <grid_module_en16_reva_init+0x88>)
    878a:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);	
    878c:	2104      	movs	r1, #4
    878e:	481f      	ldr	r0, [pc, #124]	; (880c <grid_module_en16_reva_init+0x8c>)
    8790:	4b1f      	ldr	r3, [pc, #124]	; (8810 <grid_module_en16_reva_init+0x90>)
    8792:	4798      	blx	r3
    8794:	f04f 0900 	mov.w	r9, #0

	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
	{
		
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    8798:	4d1c      	ldr	r5, [pc, #112]	; (880c <grid_module_en16_reva_init+0x8c>)
    879a:	f8df a084 	ldr.w	sl, [pc, #132]	; 8820 <grid_module_en16_reva_init+0xa0>
		
		for(uint8_t j=0; j<16; j++){
		
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    879e:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8824 <grid_module_en16_reva_init+0xa4>
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    87a2:	2210      	movs	r2, #16
    87a4:	fa5f f189 	uxtb.w	r1, r9
    87a8:	4628      	mov	r0, r5
    87aa:	47d0      	blx	sl
    87ac:	ea4f 1709 	mov.w	r7, r9, lsl #4
    87b0:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    87b2:	2603      	movs	r6, #3
    87b4:	6868      	ldr	r0, [r5, #4]
    87b6:	4632      	mov	r2, r6
    87b8:	b2e1      	uxtb	r1, r4
    87ba:	4438      	add	r0, r7
    87bc:	47c0      	blx	r8
    87be:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    87c0:	2c10      	cmp	r4, #16
    87c2:	d1f7      	bne.n	87b4 <grid_module_en16_reva_init+0x34>
    87c4:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
    87c8:	f1b9 0f04 	cmp.w	r9, #4
    87cc:	d1e9      	bne.n	87a2 <grid_module_en16_reva_init+0x22>
    87ce:	4b11      	ldr	r3, [pc, #68]	; (8814 <grid_module_en16_reva_init+0x94>)
    87d0:	2000      	movs	r0, #0
	// initialize local encoder helper struct
	for (uint8_t j = 0; j<16; j++)
	{
		grid_ui_encoder_array[j].controller_number = j;
		
		grid_ui_encoder_array[j].button_value = 1;
    87d2:	2101      	movs	r1, #1
		grid_ui_encoder_array[j].button_changed = 0; 
    87d4:	4602      	mov	r2, r0
		grid_ui_encoder_array[j].rotation_value = 0;
		grid_ui_encoder_array[j].rotation_changed = 1;
		grid_ui_encoder_array[j].rotation_direction = 0;
		grid_ui_encoder_array[j].last_real_time = -1;
    87d6:	f04f 34ff 	mov.w	r4, #4294967295
		grid_ui_encoder_array[j].controller_number = j;
    87da:	7018      	strb	r0, [r3, #0]
		grid_ui_encoder_array[j].button_value = 1;
    87dc:	7059      	strb	r1, [r3, #1]
		grid_ui_encoder_array[j].button_changed = 0; 
    87de:	709a      	strb	r2, [r3, #2]
		grid_ui_encoder_array[j].rotation_value = 0;
    87e0:	70da      	strb	r2, [r3, #3]
		grid_ui_encoder_array[j].rotation_changed = 1;
    87e2:	7119      	strb	r1, [r3, #4]
		grid_ui_encoder_array[j].rotation_direction = 0;
    87e4:	715a      	strb	r2, [r3, #5]
		grid_ui_encoder_array[j].last_real_time = -1;
    87e6:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[j].velocity = 0;
    87e8:	731a      	strb	r2, [r3, #12]
		grid_ui_encoder_array[j].phase_a_previous = 1;
    87ea:	7359      	strb	r1, [r3, #13]
		grid_ui_encoder_array[j].phase_b_previous = 1;	
    87ec:	7399      	strb	r1, [r3, #14]
    87ee:	3001      	adds	r0, #1
    87f0:	3310      	adds	r3, #16
	for (uint8_t j = 0; j<16; j++)
    87f2:	2810      	cmp	r0, #16
    87f4:	d1f1      	bne.n	87da <grid_module_en16_reva_init+0x5a>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    87f6:	4b08      	ldr	r3, [pc, #32]	; (8818 <grid_module_en16_reva_init+0x98>)
    87f8:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    87fa:	4b08      	ldr	r3, [pc, #32]	; (881c <grid_module_en16_reva_init+0x9c>)
    87fc:	4798      	blx	r3
    87fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8802:	bf00      	nop
    8804:	20013efc 	.word	0x20013efc
    8808:	00007b05 	.word	0x00007b05
    880c:	20007254 	.word	0x20007254
    8810:	00009e7d 	.word	0x00009e7d
    8814:	20010e38 	.word	0x20010e38
    8818:	0000871d 	.word	0x0000871d
    881c:	000082f9 	.word	0x000082f9
    8820:	00009eb5 	.word	0x00009eb5
    8824:	0000b705 	.word	0x0000b705

00008828 <grid_module_pbf4_reva_hardware_start_transfer>:
static uint8_t grid_pbf4_helper_template_b_abs[16] = {0};
	
static uint8_t grid_pbf4_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_pbf4_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    8828:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    882a:	4803      	ldr	r0, [pc, #12]	; (8838 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    882c:	4c03      	ldr	r4, [pc, #12]	; (883c <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    882e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    8830:	4803      	ldr	r0, [pc, #12]	; (8840 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    8832:	47a0      	blx	r4
    8834:	bd10      	pop	{r4, pc}
    8836:	bf00      	nop
    8838:	20001154 	.word	0x20001154
    883c:	0000bbed 	.word	0x0000bbed
    8840:	20001328 	.word	0x20001328
    8844:	00000000 	.word	0x00000000

00008848 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    8848:	4bb1      	ldr	r3, [pc, #708]	; (8b10 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    884a:	781b      	ldrb	r3, [r3, #0]
    884c:	2b00      	cmp	r3, #0
    884e:	f000 80c5 	beq.w	89dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x194>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    8852:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8856:	b089      	sub	sp, #36	; 0x24
		return;
	}
	

	
	if (grid_sys_state.bank_active_changed){
    8858:	4bae      	ldr	r3, [pc, #696]	; (8b14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    885a:	7c5b      	ldrb	r3, [r3, #17]
    885c:	b323      	cbz	r3, 88a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    885e:	4aad      	ldr	r2, [pc, #692]	; (8b14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    8860:	2300      	movs	r3, #0
    8862:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8864:	4bac      	ldr	r3, [pc, #688]	; (8b18 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    8866:	685b      	ldr	r3, [r3, #4]
    8868:	7bd2      	ldrb	r2, [r2, #15]
    886a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    886e:	7a5b      	ldrb	r3, [r3, #9]
    8870:	b1d3      	cbz	r3, 88a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
    8872:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    8874:	4ea8      	ldr	r6, [pc, #672]	; (8b18 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    8876:	4da7      	ldr	r5, [pc, #668]	; (8b14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8878:	4fa8      	ldr	r7, [pc, #672]	; (8b1c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    887a:	6873      	ldr	r3, [r6, #4]
    887c:	7bea      	ldrb	r2, [r5, #15]
    887e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8882:	68da      	ldr	r2, [r3, #12]
    8884:	2364      	movs	r3, #100	; 0x64
    8886:	fb03 2304 	mla	r3, r3, r4, r2
    888a:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    888c:	7be9      	ldrb	r1, [r5, #15]
    888e:	2300      	movs	r3, #0
    8890:	4622      	mov	r2, r4
    8892:	4630      	mov	r0, r6
    8894:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8896:	3401      	adds	r4, #1
    8898:	b2e4      	uxtb	r4, r4
    889a:	6873      	ldr	r3, [r6, #4]
    889c:	7bea      	ldrb	r2, [r5, #15]
    889e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    88a2:	7a5b      	ldrb	r3, [r3, #9]
    88a4:	42a3      	cmp	r3, r4
    88a6:	d8e8      	bhi.n	887a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32>
	}	
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    88a8:	2300      	movs	r3, #0
    88aa:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    88ae:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    88b2:	4b9b      	ldr	r3, [pc, #620]	; (8b20 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    88b4:	781a      	ldrb	r2, [r3, #0]
    88b6:	3208      	adds	r2, #8
    88b8:	499a      	ldr	r1, [pc, #616]	; (8b24 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    88ba:	5c8e      	ldrb	r6, [r1, r2]
    88bc:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    88be:	781a      	ldrb	r2, [r3, #0]
    88c0:	b2d2      	uxtb	r2, r2
    88c2:	5c8d      	ldrb	r5, [r1, r2]
    88c4:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    88c6:	781a      	ldrb	r2, [r3, #0]
    88c8:	3201      	adds	r2, #1
    88ca:	b2d2      	uxtb	r2, r2
    88cc:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    88ce:	781a      	ldrb	r2, [r3, #0]
    88d0:	f002 0207 	and.w	r2, r2, #7
    88d4:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    88d6:	781b      	ldrb	r3, [r3, #0]
    88d8:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    88dc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    88e0:	4b91      	ldr	r3, [pc, #580]	; (8b28 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    88e2:	bf14      	ite	ne
    88e4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    88e8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    88ec:	4b8c      	ldr	r3, [pc, #560]	; (8b20 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    88ee:	781b      	ldrb	r3, [r3, #0]
    88f0:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    88f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    88f8:	4b8b      	ldr	r3, [pc, #556]	; (8b28 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    88fa:	bf14      	ite	ne
    88fc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8900:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    8904:	4b86      	ldr	r3, [pc, #536]	; (8b20 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    8906:	781b      	ldrb	r3, [r3, #0]
    8908:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    890c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    8910:	4b85      	ldr	r3, [pc, #532]	; (8b28 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    8912:	bf14      	ite	ne
    8914:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8918:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    891c:	2302      	movs	r3, #2
    891e:	f10d 021e 	add.w	r2, sp, #30
    8922:	2100      	movs	r1, #0
    8924:	4881      	ldr	r0, [pc, #516]	; (8b2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    8926:	4c82      	ldr	r4, [pc, #520]	; (8b30 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    8928:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    892a:	2302      	movs	r3, #2
    892c:	aa07      	add	r2, sp, #28
    892e:	2100      	movs	r1, #0
    8930:	4880      	ldr	r0, [pc, #512]	; (8b34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    8932:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    8934:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8b44 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    8938:	f8bd 001e 	ldrh.w	r0, [sp, #30]
    893c:	47d8      	blx	fp
    893e:	f8df a208 	ldr.w	sl, [pc, #520]	; 8b48 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>
    8942:	a371      	add	r3, pc, #452	; (adr r3, 8b08 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    8944:	e9d3 2300 	ldrd	r2, r3, [r3]
    8948:	47d0      	blx	sl
    894a:	f8df 9200 	ldr.w	r9, [pc, #512]	; 8b4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    894e:	47c8      	blx	r9
    8950:	f64f 74ff 	movw	r4, #65535	; 0xffff
    8954:	42a0      	cmp	r0, r4
    8956:	bf28      	it	cs
    8958:	4620      	movcs	r0, r4
    895a:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    895c:	fa1f f880 	uxth.w	r8, r0
    8960:	f8ad 801e 	strh.w	r8, [sp, #30]
	
	uint32_t input_1 = adcresult_1*1.03;
    8964:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    8968:	47d8      	blx	fp
    896a:	a367      	add	r3, pc, #412	; (adr r3, 8b08 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    896c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8970:	47d0      	blx	sl
    8972:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    8974:	42a0      	cmp	r0, r4
    8976:	bf28      	it	cs
    8978:	4620      	movcs	r0, r4
    897a:	b280      	uxth	r0, r0
    897c:	f8ad 001c 	strh.w	r0, [sp, #28]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    8980:	f1a5 0308 	sub.w	r3, r5, #8
    8984:	b2db      	uxtb	r3, r3
    8986:	2b01      	cmp	r3, #1
    8988:	f240 80b5 	bls.w	8af6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    898c:	2e0d      	cmp	r6, #13
    898e:	f240 808a 	bls.w	8aa6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x25e>

		uint8_t result_index[2] = {0};
    8992:	2300      	movs	r3, #0
		uint8_t result_value[2] = {0};
    8994:	f8ad 3004 	strh.w	r3, [sp, #4]
		uint8_t result_valid[2] = {0};
    8998:	f8ad 3008 	strh.w	r3, [sp, #8]
		
		result_index[0] = adc_index_0-4;
    899c:	3e04      	subs	r6, #4
    899e:	f88d 6000 	strb.w	r6, [sp]
		result_index[1] = adc_index_1-4;
    89a2:	3d04      	subs	r5, #4
    89a4:	f88d 5001 	strb.w	r5, [sp, #1]
		
		uint8_t adcresult_0_valid = 0;
	
		if (adcresult_0>60000){
    89a8:	f64e 2360 	movw	r3, #60000	; 0xea60
    89ac:	4598      	cmp	r8, r3
    89ae:	d91b      	bls.n	89e8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a0>
			result_value[0] = 0;
			result_valid[0] = 1;
    89b0:	2301      	movs	r3, #1
    89b2:	f88d 3008 	strb.w	r3, [sp, #8]
			result_valid[0] = 1;
		}
	
		uint8_t adcresult_1_valid = 0;
	
		if (adcresult_1>60000){
    89b6:	f64e 2360 	movw	r3, #60000	; 0xea60
    89ba:	4298      	cmp	r0, r3
    89bc:	d91e      	bls.n	89fc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1b4>
			result_value[1] = 0;
			result_valid[1] = 1;
    89be:	2301      	movs	r3, #1
    89c0:	f88d 3009 	strb.w	r3, [sp, #9]
			result_value[1] = 127;
			result_valid[1] = 1;
		}


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    89c4:	4b5c      	ldr	r3, [pc, #368]	; (8b38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    89c6:	ac03      	add	r4, sp, #12
    89c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    89ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    89ce:	2400      	movs	r4, #0
			// Helper variable for readability
			uint8_t res_index = result_index[i];
			uint8_t res_valid = result_valid[i];
			uint8_t res_value = result_value[i];
		
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    89d0:	f8df 9144 	ldr.w	r9, [pc, #324]	; 8b18 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>
    89d4:	4f4f      	ldr	r7, [pc, #316]	; (8b14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
		
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    89d6:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8b50 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    89da:	e02e      	b.n	8a3a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1f2>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    89dc:	4a4c      	ldr	r2, [pc, #304]	; (8b10 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    89de:	7813      	ldrb	r3, [r2, #0]
    89e0:	3301      	adds	r3, #1
    89e2:	b2db      	uxtb	r3, r3
    89e4:	7013      	strb	r3, [r2, #0]
    89e6:	4770      	bx	lr
		else if (adcresult_0<200){
    89e8:	f1b8 0fc7 	cmp.w	r8, #199	; 0xc7
    89ec:	d8e3      	bhi.n	89b6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16e>
			result_value[0] = 127;
    89ee:	237f      	movs	r3, #127	; 0x7f
    89f0:	f88d 3004 	strb.w	r3, [sp, #4]
			result_valid[0] = 1;
    89f4:	2301      	movs	r3, #1
    89f6:	f88d 3008 	strb.w	r3, [sp, #8]
    89fa:	e7dc      	b.n	89b6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16e>
		else if (adcresult_1<200){
    89fc:	28c7      	cmp	r0, #199	; 0xc7
    89fe:	d8e1      	bhi.n	89c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17c>
			result_value[1] = 127;
    8a00:	237f      	movs	r3, #127	; 0x7f
    8a02:	f88d 3005 	strb.w	r3, [sp, #5]
			result_valid[1] = 1;
    8a06:	2301      	movs	r3, #1
    8a08:	f88d 3009 	strb.w	r3, [sp, #9]
    8a0c:	e7da      	b.n	89c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17c>
					// Button TGL2
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
					}
					else{
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    8a0e:	2200      	movs	r2, #0
    8a10:	619a      	str	r2, [r3, #24]
    8a12:	e030      	b.n	8a76 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22e>
					
					// Button TGL3
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
					}
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    8a14:	2a3f      	cmp	r2, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    8a16:	bf0c      	ite	eq
    8a18:	227f      	moveq	r2, #127	; 0x7f
					}
					else{
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    8a1a:	2200      	movne	r2, #0
    8a1c:	61da      	str	r2, [r3, #28]
					}


					grid_pbf4_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    8a1e:	7bfb      	ldrb	r3, [r7, #15]
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    8a20:	7bfb      	ldrb	r3, [r7, #15]
					
				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    8a22:	7bf9      	ldrb	r1, [r7, #15]
    8a24:	2304      	movs	r3, #4
    8a26:	462a      	mov	r2, r5
    8a28:	4648      	mov	r0, r9
    8a2a:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 8b1c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
    8a2e:	47d0      	blx	sl
					
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    8a30:	f808 6005 	strb.w	r6, [r8, r5]
    8a34:	3401      	adds	r4, #1
		for (uint8_t i=0; i<2; i++)
    8a36:	2c02      	cmp	r4, #2
    8a38:	d05d      	beq.n	8af6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
			uint8_t res_index = result_index[i];
    8a3a:	f81d 5004 	ldrb.w	r5, [sp, r4]
			uint8_t res_value = result_value[i];
    8a3e:	ab01      	add	r3, sp, #4
    8a40:	5ce6      	ldrb	r6, [r4, r3]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8a42:	f8d9 1004 	ldr.w	r1, [r9, #4]
    8a46:	7bfb      	ldrb	r3, [r7, #15]
    8a48:	b2db      	uxtb	r3, r3
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    8a4a:	f818 2005 	ldrb.w	r2, [r8, r5]
    8a4e:	4296      	cmp	r6, r2
    8a50:	d0f0      	beq.n	8a34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
			uint8_t res_valid = result_valid[i];
    8a52:	a802      	add	r0, sp, #8
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    8a54:	5c20      	ldrb	r0, [r4, r0]
    8a56:	2801      	cmp	r0, #1
    8a58:	d1ec      	bne.n	8a34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8a5a:	eb01 1303 	add.w	r3, r1, r3, lsl #4
    8a5e:	68db      	ldr	r3, [r3, #12]
    8a60:	2164      	movs	r1, #100	; 0x64
    8a62:	fb01 3305 	mla	r3, r1, r5, r3
				if (grid_pbf4_helper_template_b_abs[res_index] == 0){ // Button Press Event
    8a66:	b962      	cbnz	r2, 8a82 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x23a>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    8a68:	227f      	movs	r2, #127	; 0x7f
    8a6a:	615a      	str	r2, [r3, #20]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    8a6c:	699a      	ldr	r2, [r3, #24]
    8a6e:	2a00      	cmp	r2, #0
    8a70:	d1cd      	bne.n	8a0e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1c6>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    8a72:	227f      	movs	r2, #127	; 0x7f
    8a74:	619a      	str	r2, [r3, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    8a76:	69da      	ldr	r2, [r3, #28]
    8a78:	2a00      	cmp	r2, #0
    8a7a:	d1cb      	bne.n	8a14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1cc>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    8a7c:	223f      	movs	r2, #63	; 0x3f
    8a7e:	61da      	str	r2, [r3, #28]
    8a80:	e7cd      	b.n	8a1e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1d6>
				
				}
				else{  // Button Release Event
				
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8a82:	60dd      	str	r5, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    8a84:	aa08      	add	r2, sp, #32
    8a86:	442a      	add	r2, r5
    8a88:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    8a8c:	611a      	str	r2, [r3, #16]

					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    8a8e:	2200      	movs	r2, #0
    8a90:	615a      	str	r2, [r3, #20]

				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    8a92:	7bf9      	ldrb	r1, [r7, #15]
    8a94:	2305      	movs	r3, #5
    8a96:	462a      	mov	r2, r5
    8a98:	4648      	mov	r0, r9
    8a9a:	f8df a080 	ldr.w	sl, [pc, #128]	; 8b1c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
    8a9e:	47d0      	blx	sl
				
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    8aa0:	f808 6005 	strb.w	r6, [r8, r5]
    8aa4:	e7c6      	b.n	8a34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
		

	}
	else{ // POTENTIOMETER OR FADER
		
		if (adc_index_1 == 0 || adc_index_1 == 1){
    8aa6:	2d01      	cmp	r5, #1
    8aa8:	d956      	bls.n	8b58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x310>
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
			
		}
		else{
			// normal fader polarity			
			grid_ain_add_sample(adc_index_0, adcresult_0);
    8aaa:	b2b9      	uxth	r1, r7
    8aac:	4630      	mov	r0, r6
    8aae:	4c23      	ldr	r4, [pc, #140]	; (8b3c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    8ab0:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    8ab2:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    8ab6:	4628      	mov	r0, r5
    8ab8:	47a0      	blx	r4
		}
			

		uint8_t result_index[2] = {0};
	
		result_index[0] = adc_index_0;
    8aba:	f88d 6008 	strb.w	r6, [sp, #8]
		result_index[1] = adc_index_1;
    8abe:	f88d 5009 	strb.w	r5, [sp, #9]


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8ac2:	4b1d      	ldr	r3, [pc, #116]	; (8b38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    8ac4:	ac03      	add	r4, sp, #12
    8ac6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    8ac8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    8acc:	ad02      	add	r5, sp, #8
    8ace:	f10d 090a 	add.w	r9, sp, #10
		{
		
			// Helper variable for readability
			uint8_t res_index = result_index[i];

			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8ad2:	4f11      	ldr	r7, [pc, #68]	; (8b18 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    8ad4:	4e0f      	ldr	r6, [pc, #60]	; (8b14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
		
			if (grid_ain_get_changed(res_index)){
    8ad6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8b54 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
			uint8_t res_index = result_index[i];
    8ada:	f815 4b01 	ldrb.w	r4, [r5], #1
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8ade:	687b      	ldr	r3, [r7, #4]
    8ae0:	7bf2      	ldrb	r2, [r6, #15]
    8ae2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8ae6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			if (grid_ain_get_changed(res_index)){
    8aea:	4620      	mov	r0, r4
    8aec:	47c0      	blx	r8
    8aee:	2800      	cmp	r0, #0
    8af0:	d141      	bne.n	8b76 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32e>
		for (uint8_t i=0; i<2; i++)
    8af2:	45a9      	cmp	r9, r5
    8af4:	d1f1      	bne.n	8ada <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x292>
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    8af6:	2200      	movs	r2, #0
    8af8:	4b05      	ldr	r3, [pc, #20]	; (8b10 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    8afa:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    8afc:	4b10      	ldr	r3, [pc, #64]	; (8b40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    8afe:	4798      	blx	r3
}
    8b00:	b009      	add	sp, #36	; 0x24
    8b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8b06:	bf00      	nop
    8b08:	47ae147b 	.word	0x47ae147b
    8b0c:	3ff07ae1 	.word	0x3ff07ae1
    8b10:	20004304 	.word	0x20004304
    8b14:	20007260 	.word	0x20007260
    8b18:	20007254 	.word	0x20007254
    8b1c:	0000b231 	.word	0x0000b231
    8b20:	20013e90 	.word	0x20013e90
    8b24:	20000324 	.word	0x20000324
    8b28:	41008000 	.word	0x41008000
    8b2c:	20001154 	.word	0x20001154
    8b30:	0000bb5d 	.word	0x0000bb5d
    8b34:	20001328 	.word	0x20001328
    8b38:	00014194 	.word	0x00014194
    8b3c:	00005971 	.word	0x00005971
    8b40:	00008829 	.word	0x00008829
    8b44:	000123a5 	.word	0x000123a5
    8b48:	00012471 	.word	0x00012471
    8b4c:	00012895 	.word	0x00012895
    8b50:	200007c0 	.word	0x200007c0
    8b54:	00005a6d 	.word	0x00005a6d
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    8b58:	b2b9      	uxth	r1, r7
    8b5a:	f64f 78ff 	movw	r8, #65535	; 0xffff
    8b5e:	eba8 0101 	sub.w	r1, r8, r1
    8b62:	4630      	mov	r0, r6
    8b64:	4c16      	ldr	r4, [pc, #88]	; (8bc0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x378>)
    8b66:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    8b68:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    8b6c:	eba8 0101 	sub.w	r1, r8, r1
    8b70:	4628      	mov	r0, r5
    8b72:	47a0      	blx	r4
    8b74:	e7a1      	b.n	8aba <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x272>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8b76:	2364      	movs	r3, #100	; 0x64
    8b78:	fb03 aa04 	mla	sl, r3, r4, sl
				uint8_t res_value = grid_ain_get_average(res_index, 7);
    8b7c:	2107      	movs	r1, #7
    8b7e:	4620      	mov	r0, r4
    8b80:	f8df b044 	ldr.w	fp, [pc, #68]	; 8bc8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x380>
    8b84:	47d8      	blx	fp
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8b86:	f8ca 400c 	str.w	r4, [sl, #12]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    8b8a:	ab08      	add	r3, sp, #32
    8b8c:	4423      	add	r3, r4
    8b8e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    8b92:	f8ca 3010 	str.w	r3, [sl, #16]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    8b96:	2107      	movs	r1, #7
    8b98:	4620      	mov	r0, r4
    8b9a:	47d8      	blx	fp
    8b9c:	f8ca 0014 	str.w	r0, [sl, #20]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    8ba0:	2107      	movs	r1, #7
    8ba2:	4620      	mov	r0, r4
    8ba4:	47d8      	blx	fp
    8ba6:	f8ca 0018 	str.w	r0, [sl, #24]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;
    8baa:	2300      	movs	r3, #0
    8bac:	f8ca 301c 	str.w	r3, [sl, #28]
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);
    8bb0:	7bf1      	ldrb	r1, [r6, #15]
    8bb2:	2301      	movs	r3, #1
    8bb4:	4622      	mov	r2, r4
    8bb6:	4638      	mov	r0, r7
    8bb8:	4c02      	ldr	r4, [pc, #8]	; (8bc4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x37c>)
    8bba:	47a0      	blx	r4
    8bbc:	e799      	b.n	8af2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2aa>
    8bbe:	bf00      	nop
    8bc0:	00005971 	.word	0x00005971
    8bc4:	0000b231 	.word	0x0000b231
    8bc8:	00005a7d 	.word	0x00005a7d

00008bcc <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    8bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    8bce:	4f0b      	ldr	r7, [pc, #44]	; (8bfc <grid_module_pbf4_reva_hardware_init+0x30>)
    8bd0:	4c0b      	ldr	r4, [pc, #44]	; (8c00 <grid_module_pbf4_reva_hardware_init+0x34>)
    8bd2:	463b      	mov	r3, r7
    8bd4:	2200      	movs	r2, #0
    8bd6:	4611      	mov	r1, r2
    8bd8:	4620      	mov	r0, r4
    8bda:	4e0a      	ldr	r6, [pc, #40]	; (8c04 <grid_module_pbf4_reva_hardware_init+0x38>)
    8bdc:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    8bde:	4d0a      	ldr	r5, [pc, #40]	; (8c08 <grid_module_pbf4_reva_hardware_init+0x3c>)
    8be0:	463b      	mov	r3, r7
    8be2:	2200      	movs	r2, #0
    8be4:	4611      	mov	r1, r2
    8be6:	4628      	mov	r0, r5
    8be8:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    8bea:	2100      	movs	r1, #0
    8bec:	4620      	mov	r0, r4
    8bee:	4c07      	ldr	r4, [pc, #28]	; (8c0c <grid_module_pbf4_reva_hardware_init+0x40>)
    8bf0:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    8bf2:	2100      	movs	r1, #0
    8bf4:	4628      	mov	r0, r5
    8bf6:	47a0      	blx	r4
    8bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8bfa:	bf00      	nop
    8bfc:	00008849 	.word	0x00008849
    8c00:	20001154 	.word	0x20001154
    8c04:	0000bb21 	.word	0x0000bb21
    8c08:	20001328 	.word	0x20001328
    8c0c:	0000bb11 	.word	0x0000bb11

00008c10 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(){
    8c10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    8c14:	2307      	movs	r3, #7
    8c16:	220e      	movs	r2, #14
    8c18:	2105      	movs	r1, #5
    8c1a:	2010      	movs	r0, #16
    8c1c:	4c16      	ldr	r4, [pc, #88]	; (8c78 <grid_module_pbf4_reva_init+0x68>)
    8c1e:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 12);	
    8c20:	210c      	movs	r1, #12
    8c22:	4816      	ldr	r0, [pc, #88]	; (8c7c <grid_module_pbf4_reva_init+0x6c>)
    8c24:	4b16      	ldr	r3, [pc, #88]	; (8c80 <grid_module_pbf4_reva_init+0x70>)
    8c26:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    8c28:	2104      	movs	r1, #4
    8c2a:	4816      	ldr	r0, [pc, #88]	; (8c84 <grid_module_pbf4_reva_init+0x74>)
    8c2c:	4b16      	ldr	r3, [pc, #88]	; (8c88 <grid_module_pbf4_reva_init+0x78>)
    8c2e:	4798      	blx	r3
    8c30:	2500      	movs	r5, #0
    8c32:	46a9      	mov	r9, r5

	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 12);
    8c34:	4e13      	ldr	r6, [pc, #76]	; (8c84 <grid_module_pbf4_reva_init+0x74>)
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
			
			}
			else{ // BUTTONS -> MIDI Note On/Off
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    8c36:	4f15      	ldr	r7, [pc, #84]	; (8c8c <grid_module_pbf4_reva_init+0x7c>)
		grid_ui_bank_init(&grid_ui_state, i, 12);
    8c38:	220c      	movs	r2, #12
    8c3a:	fa5f f189 	uxtb.w	r1, r9
    8c3e:	4630      	mov	r0, r6
    8c40:	4b13      	ldr	r3, [pc, #76]	; (8c90 <grid_module_pbf4_reva_init+0x80>)
    8c42:	4798      	blx	r3
    8c44:	2400      	movs	r4, #0
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    8c46:	f04f 0802 	mov.w	r8, #2
    8c4a:	b2e1      	uxtb	r1, r4
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    8c4c:	2907      	cmp	r1, #7
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    8c4e:	6870      	ldr	r0, [r6, #4]
    8c50:	bf94      	ite	ls
    8c52:	2201      	movls	r2, #1
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    8c54:	4642      	movhi	r2, r8
    8c56:	4428      	add	r0, r5
    8c58:	47b8      	blx	r7
    8c5a:	3401      	adds	r4, #1
		for(uint8_t j=0; j<12; j++){
    8c5c:	2c0c      	cmp	r4, #12
    8c5e:	d1f4      	bne.n	8c4a <grid_module_pbf4_reva_init+0x3a>
    8c60:	f109 0901 	add.w	r9, r9, #1
    8c64:	3510      	adds	r5, #16
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8c66:	f1b9 0f04 	cmp.w	r9, #4
    8c6a:	d1e5      	bne.n	8c38 <grid_module_pbf4_reva_init+0x28>
			}
			
		}	
	}
			
	grid_module_pbf4_reva_hardware_init();
    8c6c:	4b09      	ldr	r3, [pc, #36]	; (8c94 <grid_module_pbf4_reva_init+0x84>)
    8c6e:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    8c70:	4b09      	ldr	r3, [pc, #36]	; (8c98 <grid_module_pbf4_reva_init+0x88>)
    8c72:	4798      	blx	r3
    8c74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8c78:	00005925 	.word	0x00005925
    8c7c:	20013efc 	.word	0x20013efc
    8c80:	00007b05 	.word	0x00007b05
    8c84:	20007254 	.word	0x20007254
    8c88:	00009e7d 	.word	0x00009e7d
    8c8c:	0000b705 	.word	0x0000b705
    8c90:	00009eb5 	.word	0x00009eb5
    8c94:	00008bcd 	.word	0x00008bcd
    8c98:	00008829 	.word	0x00008829

00008c9c <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    8c9c:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    8c9e:	4803      	ldr	r0, [pc, #12]	; (8cac <grid_module_po16_revb_hardware_start_transfer+0x10>)
    8ca0:	4c03      	ldr	r4, [pc, #12]	; (8cb0 <grid_module_po16_revb_hardware_start_transfer+0x14>)
    8ca2:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    8ca4:	4803      	ldr	r0, [pc, #12]	; (8cb4 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    8ca6:	47a0      	blx	r4
    8ca8:	bd10      	pop	{r4, pc}
    8caa:	bf00      	nop
    8cac:	20001154 	.word	0x20001154
    8cb0:	0000bbed 	.word	0x0000bbed
    8cb4:	20001328 	.word	0x20001328

00008cb8 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    8cb8:	4b7f      	ldr	r3, [pc, #508]	; (8eb8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    8cba:	781b      	ldrb	r3, [r3, #0]
    8cbc:	2b00      	cmp	r3, #0
    8cbe:	f000 80c3 	beq.w	8e48 <grid_module_po16_revb_hardware_transfer_complete_cb+0x190>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    8cc2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8cc6:	b087      	sub	sp, #28
		grid_module_po16_revb_hardware_transfer_complete++;
		return;
	}
	
	
	if (grid_sys_state.bank_active_changed){
    8cc8:	4b7c      	ldr	r3, [pc, #496]	; (8ebc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    8cca:	7c5b      	ldrb	r3, [r3, #17]
    8ccc:	b323      	cbz	r3, 8d18 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    8cce:	4a7b      	ldr	r2, [pc, #492]	; (8ebc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    8cd0:	2300      	movs	r3, #0
    8cd2:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8cd4:	4b7a      	ldr	r3, [pc, #488]	; (8ec0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    8cd6:	685b      	ldr	r3, [r3, #4]
    8cd8:	7bd2      	ldrb	r2, [r2, #15]
    8cda:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8cde:	7a5b      	ldrb	r3, [r3, #9]
    8ce0:	b1d3      	cbz	r3, 8d18 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
    8ce2:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    8ce4:	4e76      	ldr	r6, [pc, #472]	; (8ec0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    8ce6:	4d75      	ldr	r5, [pc, #468]	; (8ebc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8ce8:	4f76      	ldr	r7, [pc, #472]	; (8ec4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    8cea:	6873      	ldr	r3, [r6, #4]
    8cec:	7bea      	ldrb	r2, [r5, #15]
    8cee:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8cf2:	68da      	ldr	r2, [r3, #12]
    8cf4:	2364      	movs	r3, #100	; 0x64
    8cf6:	fb03 2304 	mla	r3, r3, r4, r2
    8cfa:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8cfc:	7be9      	ldrb	r1, [r5, #15]
    8cfe:	2300      	movs	r3, #0
    8d00:	4622      	mov	r2, r4
    8d02:	4630      	mov	r0, r6
    8d04:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8d06:	3401      	adds	r4, #1
    8d08:	b2e4      	uxtb	r4, r4
    8d0a:	6873      	ldr	r3, [r6, #4]
    8d0c:	7bea      	ldrb	r2, [r5, #15]
    8d0e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8d12:	7a5b      	ldrb	r3, [r3, #9]
    8d14:	42a3      	cmp	r3, r4
    8d16:	d8e8      	bhi.n	8cea <grid_module_po16_revb_hardware_transfer_complete_cb+0x32>
		
	}	
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    8d18:	2300      	movs	r3, #0
    8d1a:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint16_t adcresult_1 = 0;
    8d1e:	f8ad 3014 	strh.w	r3, [sp, #20]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    8d22:	4b65      	ldr	r3, [pc, #404]	; (8eb8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    8d24:	785a      	ldrb	r2, [r3, #1]
    8d26:	3208      	adds	r2, #8
    8d28:	4967      	ldr	r1, [pc, #412]	; (8ec8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>)
    8d2a:	5c8d      	ldrb	r5, [r1, r2]
    8d2c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    8d2e:	785a      	ldrb	r2, [r3, #1]
    8d30:	b2d2      	uxtb	r2, r2
    8d32:	5c8c      	ldrb	r4, [r1, r2]
    8d34:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    8d36:	785a      	ldrb	r2, [r3, #1]
    8d38:	3201      	adds	r2, #1
    8d3a:	b2d2      	uxtb	r2, r2
    8d3c:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    8d3e:	785a      	ldrb	r2, [r3, #1]
    8d40:	f002 0207 	and.w	r2, r2, #7
    8d44:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    8d46:	785b      	ldrb	r3, [r3, #1]
    8d48:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8d4c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8d50:	4b5e      	ldr	r3, [pc, #376]	; (8ecc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    8d52:	bf14      	ite	ne
    8d54:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8d58:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    8d5c:	4b56      	ldr	r3, [pc, #344]	; (8eb8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    8d5e:	785b      	ldrb	r3, [r3, #1]
    8d60:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8d64:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    8d68:	4b58      	ldr	r3, [pc, #352]	; (8ecc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    8d6a:	bf14      	ite	ne
    8d6c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8d70:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    8d74:	4b50      	ldr	r3, [pc, #320]	; (8eb8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    8d76:	785b      	ldrb	r3, [r3, #1]
    8d78:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8d7c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    8d80:	4b52      	ldr	r3, [pc, #328]	; (8ecc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    8d82:	bf14      	ite	ne
    8d84:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8d88:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    8d8c:	2302      	movs	r3, #2
    8d8e:	f10d 0216 	add.w	r2, sp, #22
    8d92:	2100      	movs	r1, #0
    8d94:	484e      	ldr	r0, [pc, #312]	; (8ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x218>)
    8d96:	4e4f      	ldr	r6, [pc, #316]	; (8ed4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x21c>)
    8d98:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    8d9a:	2302      	movs	r3, #2
    8d9c:	aa05      	add	r2, sp, #20
    8d9e:	2100      	movs	r1, #0
    8da0:	484d      	ldr	r0, [pc, #308]	; (8ed8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    8da2:	47b0      	blx	r6

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    8da4:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8ef0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x238>
    8da8:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    8dac:	47c8      	blx	r9
    8dae:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8ef4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x23c>
    8db2:	a33f      	add	r3, pc, #252	; (adr r3, 8eb0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    8db4:	e9d3 2300 	ldrd	r2, r3, [r3]
    8db8:	47c0      	blx	r8
    8dba:	4f48      	ldr	r7, [pc, #288]	; (8edc <grid_module_po16_revb_hardware_transfer_complete_cb+0x224>)
    8dbc:	47b8      	blx	r7
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    8dbe:	f64f 76ff 	movw	r6, #65535	; 0xffff
    8dc2:	42b0      	cmp	r0, r6
    8dc4:	bf28      	it	cs
    8dc6:	4630      	movcs	r0, r6
    8dc8:	f8ad 0016 	strh.w	r0, [sp, #22]
	
	uint32_t input_1 = adcresult_1*1.03;	
    8dcc:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    8dd0:	47c8      	blx	r9
    8dd2:	a337      	add	r3, pc, #220	; (adr r3, 8eb0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    8dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
    8dd8:	47c0      	blx	r8
    8dda:	47b8      	blx	r7
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    8ddc:	42b0      	cmp	r0, r6
    8dde:	bf28      	it	cs
    8de0:	4630      	movcs	r0, r6
    8de2:	f8ad 0014 	strh.w	r0, [sp, #20]

	// POT POLARITY IS REVERSED ON PO16_RevC
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    8de6:	4b3e      	ldr	r3, [pc, #248]	; (8ee0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>)
    8de8:	4798      	blx	r3
    8dea:	2808      	cmp	r0, #8
    8dec:	d032      	beq.n	8e54 <grid_module_po16_revb_hardware_transfer_complete_cb+0x19c>
		// Reverse the 16bit result
		adcresult_0	= 65535 - adcresult_0;
		adcresult_1 = 65535 - adcresult_1;
	}

	grid_ain_add_sample(adc_index_0, adcresult_0);
    8dee:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    8df2:	4628      	mov	r0, r5
    8df4:	4e3b      	ldr	r6, [pc, #236]	; (8ee4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>)
    8df6:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    8df8:	f8bd 1014 	ldrh.w	r1, [sp, #20]
    8dfc:	4620      	mov	r0, r4
    8dfe:	47b0      	blx	r6


	uint8_t result_index[2] = {0};
	
	result_index[0] = adc_index_0;
    8e00:	f88d 5010 	strb.w	r5, [sp, #16]
	result_index[1] = adc_index_1;
    8e04:	f88d 4011 	strb.w	r4, [sp, #17]


	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8e08:	4b37      	ldr	r3, [pc, #220]	; (8ee8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x230>)
    8e0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    8e0c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    8e10:	ad04      	add	r5, sp, #16
    8e12:	f10d 0912 	add.w	r9, sp, #18
	{
	
		// Helper variable for readability
		uint8_t res_index = result_index[i];

		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8e16:	4f2a      	ldr	r7, [pc, #168]	; (8ec0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    8e18:	4e28      	ldr	r6, [pc, #160]	; (8ebc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
	
		if (grid_ain_get_changed(res_index)){
    8e1a:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8ef8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x240>
		uint8_t res_index = result_index[i];
    8e1e:	f815 4b01 	ldrb.w	r4, [r5], #1
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8e22:	687b      	ldr	r3, [r7, #4]
    8e24:	7bf2      	ldrb	r2, [r6, #15]
    8e26:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8e2a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
		if (grid_ain_get_changed(res_index)){
    8e2e:	4620      	mov	r0, r4
    8e30:	47c0      	blx	r8
    8e32:	b9d0      	cbnz	r0, 8e6a <grid_module_po16_revb_hardware_transfer_complete_cb+0x1b2>
	for (uint8_t i=0; i<2; i++)
    8e34:	454d      	cmp	r5, r9
    8e36:	d1f2      	bne.n	8e1e <grid_module_po16_revb_hardware_transfer_complete_cb+0x166>
		}

	}
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    8e38:	2200      	movs	r2, #0
    8e3a:	4b1f      	ldr	r3, [pc, #124]	; (8eb8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    8e3c:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    8e3e:	4b2b      	ldr	r3, [pc, #172]	; (8eec <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    8e40:	4798      	blx	r3
}
    8e42:	b007      	add	sp, #28
    8e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    8e48:	4a1b      	ldr	r2, [pc, #108]	; (8eb8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    8e4a:	7813      	ldrb	r3, [r2, #0]
    8e4c:	3301      	adds	r3, #1
    8e4e:	b2db      	uxtb	r3, r3
    8e50:	7013      	strb	r3, [r2, #0]
    8e52:	4770      	bx	lr
		adcresult_0	= 65535 - adcresult_0;
    8e54:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    8e58:	43db      	mvns	r3, r3
    8e5a:	f8ad 3016 	strh.w	r3, [sp, #22]
		adcresult_1 = 65535 - adcresult_1;
    8e5e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    8e62:	43db      	mvns	r3, r3
    8e64:	f8ad 3014 	strh.w	r3, [sp, #20]
    8e68:	e7c1      	b.n	8dee <grid_module_po16_revb_hardware_transfer_complete_cb+0x136>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8e6a:	2364      	movs	r3, #100	; 0x64
    8e6c:	fb03 aa04 	mla	sl, r3, r4, sl
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8e70:	f8ca 400c 	str.w	r4, [sl, #12]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    8e74:	ab06      	add	r3, sp, #24
    8e76:	4423      	add	r3, r4
    8e78:	f813 3c18 	ldrb.w	r3, [r3, #-24]
    8e7c:	f8ca 3010 	str.w	r3, [sl, #16]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    8e80:	2107      	movs	r1, #7
    8e82:	4620      	mov	r0, r4
    8e84:	f8df b074 	ldr.w	fp, [pc, #116]	; 8efc <grid_module_po16_revb_hardware_transfer_complete_cb+0x244>
    8e88:	47d8      	blx	fp
    8e8a:	f8ca 0014 	str.w	r0, [sl, #20]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    8e8e:	2107      	movs	r1, #7
    8e90:	4620      	mov	r0, r4
    8e92:	47d8      	blx	fp
    8e94:	f8ca 0018 	str.w	r0, [sl, #24]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;
    8e98:	2300      	movs	r3, #0
    8e9a:	f8ca 301c 	str.w	r3, [sl, #28]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);		
    8e9e:	7bf1      	ldrb	r1, [r6, #15]
    8ea0:	2301      	movs	r3, #1
    8ea2:	4622      	mov	r2, r4
    8ea4:	4638      	mov	r0, r7
    8ea6:	4c07      	ldr	r4, [pc, #28]	; (8ec4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
    8ea8:	47a0      	blx	r4
    8eaa:	e7c3      	b.n	8e34 <grid_module_po16_revb_hardware_transfer_complete_cb+0x17c>
    8eac:	f3af 8000 	nop.w
    8eb0:	47ae147b 	.word	0x47ae147b
    8eb4:	3ff07ae1 	.word	0x3ff07ae1
    8eb8:	200007d2 	.word	0x200007d2
    8ebc:	20007260 	.word	0x20007260
    8ec0:	20007254 	.word	0x20007254
    8ec4:	0000b231 	.word	0x0000b231
    8ec8:	20000334 	.word	0x20000334
    8ecc:	41008000 	.word	0x41008000
    8ed0:	20001154 	.word	0x20001154
    8ed4:	0000bb5d 	.word	0x0000bb5d
    8ed8:	20001328 	.word	0x20001328
    8edc:	00012895 	.word	0x00012895
    8ee0:	00009cd5 	.word	0x00009cd5
    8ee4:	00005971 	.word	0x00005971
    8ee8:	000141a4 	.word	0x000141a4
    8eec:	00008c9d 	.word	0x00008c9d
    8ef0:	000123a5 	.word	0x000123a5
    8ef4:	00012471 	.word	0x00012471
    8ef8:	00005a6d 	.word	0x00005a6d
    8efc:	00005a7d 	.word	0x00005a7d

00008f00 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    8f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    8f02:	4f0b      	ldr	r7, [pc, #44]	; (8f30 <grid_module_po16_revb_hardware_init+0x30>)
    8f04:	4c0b      	ldr	r4, [pc, #44]	; (8f34 <grid_module_po16_revb_hardware_init+0x34>)
    8f06:	463b      	mov	r3, r7
    8f08:	2200      	movs	r2, #0
    8f0a:	4611      	mov	r1, r2
    8f0c:	4620      	mov	r0, r4
    8f0e:	4e0a      	ldr	r6, [pc, #40]	; (8f38 <grid_module_po16_revb_hardware_init+0x38>)
    8f10:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    8f12:	4d0a      	ldr	r5, [pc, #40]	; (8f3c <grid_module_po16_revb_hardware_init+0x3c>)
    8f14:	463b      	mov	r3, r7
    8f16:	2200      	movs	r2, #0
    8f18:	4611      	mov	r1, r2
    8f1a:	4628      	mov	r0, r5
    8f1c:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    8f1e:	2100      	movs	r1, #0
    8f20:	4620      	mov	r0, r4
    8f22:	4c07      	ldr	r4, [pc, #28]	; (8f40 <grid_module_po16_revb_hardware_init+0x40>)
    8f24:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    8f26:	2100      	movs	r1, #0
    8f28:	4628      	mov	r0, r5
    8f2a:	47a0      	blx	r4
    8f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8f2e:	bf00      	nop
    8f30:	00008cb9 	.word	0x00008cb9
    8f34:	20001154 	.word	0x20001154
    8f38:	0000bb21 	.word	0x0000bb21
    8f3c:	20001328 	.word	0x20001328
    8f40:	0000bb11 	.word	0x0000bb11

00008f44 <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(){
    8f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    8f48:	2307      	movs	r3, #7
    8f4a:	220e      	movs	r2, #14
    8f4c:	2105      	movs	r1, #5
    8f4e:	2010      	movs	r0, #16
    8f50:	4c16      	ldr	r4, [pc, #88]	; (8fac <grid_module_po16_revb_init+0x68>)
    8f52:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 16);
    8f54:	2110      	movs	r1, #16
    8f56:	4816      	ldr	r0, [pc, #88]	; (8fb0 <grid_module_po16_revb_init+0x6c>)
    8f58:	4b16      	ldr	r3, [pc, #88]	; (8fb4 <grid_module_po16_revb_init+0x70>)
    8f5a:	4798      	blx	r3

	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    8f5c:	2104      	movs	r1, #4
    8f5e:	4816      	ldr	r0, [pc, #88]	; (8fb8 <grid_module_po16_revb_init+0x74>)
    8f60:	4b16      	ldr	r3, [pc, #88]	; (8fbc <grid_module_po16_revb_init+0x78>)
    8f62:	4798      	blx	r3
    8f64:	f04f 0900 	mov.w	r9, #0
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    8f68:	4d13      	ldr	r5, [pc, #76]	; (8fb8 <grid_module_po16_revb_init+0x74>)
    8f6a:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8fc8 <grid_module_po16_revb_init+0x84>
		
		for(uint8_t j=0; j<16; j++){
			
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    8f6e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8fcc <grid_module_po16_revb_init+0x88>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    8f72:	2210      	movs	r2, #16
    8f74:	fa5f f189 	uxtb.w	r1, r9
    8f78:	4628      	mov	r0, r5
    8f7a:	47d0      	blx	sl
    8f7c:	ea4f 1709 	mov.w	r7, r9, lsl #4
    8f80:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    8f82:	2601      	movs	r6, #1
    8f84:	6868      	ldr	r0, [r5, #4]
    8f86:	4632      	mov	r2, r6
    8f88:	b2e1      	uxtb	r1, r4
    8f8a:	4438      	add	r0, r7
    8f8c:	47c0      	blx	r8
    8f8e:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    8f90:	2c10      	cmp	r4, #16
    8f92:	d1f7      	bne.n	8f84 <grid_module_po16_revb_init+0x40>
    8f94:	f109 0901 	add.w	r9, r9, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
    8f98:	f1b9 0f04 	cmp.w	r9, #4
    8f9c:	d1e9      	bne.n	8f72 <grid_module_po16_revb_init+0x2e>

		}
	}
	
	grid_module_po16_revb_hardware_init();
    8f9e:	4b08      	ldr	r3, [pc, #32]	; (8fc0 <grid_module_po16_revb_init+0x7c>)
    8fa0:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    8fa2:	4b08      	ldr	r3, [pc, #32]	; (8fc4 <grid_module_po16_revb_init+0x80>)
    8fa4:	4798      	blx	r3
    8fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8faa:	bf00      	nop
    8fac:	00005925 	.word	0x00005925
    8fb0:	20013efc 	.word	0x20013efc
    8fb4:	00007b05 	.word	0x00007b05
    8fb8:	20007254 	.word	0x20007254
    8fbc:	00009e7d 	.word	0x00009e7d
    8fc0:	00008f01 	.word	0x00008f01
    8fc4:	00008c9d 	.word	0x00008c9d
    8fc8:	00009eb5 	.word	0x00009eb5
    8fcc:	0000b705 	.word	0x0000b705

00008fd0 <grid_task_enter_task>:
 * Author : SUKU WC
*/

#include "grid_sys.h"

enum grid_task grid_task_enter_task(struct grid_task_model* mod, enum grid_task next_task){
    8fd0:	4603      	mov	r3, r0
	
	
	enum grid_task previous_task = mod->current_task;
    8fd2:	7840      	ldrb	r0, [r0, #1]
	mod->current_task = next_task;
    8fd4:	7059      	strb	r1, [r3, #1]
	return previous_task;
	
}
    8fd6:	4770      	bx	lr

00008fd8 <grid_task_timer_tick>:
	
	mod->current_task = previous_task;
	
}

void grid_task_timer_tick(struct grid_task_model* mod){
    8fd8:	7843      	ldrb	r3, [r0, #1]
    8fda:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	
	mod->timer[mod->current_task]++;
    8fde:	6843      	ldr	r3, [r0, #4]
    8fe0:	3301      	adds	r3, #1
    8fe2:	6043      	str	r3, [r0, #4]
    8fe4:	4770      	bx	lr

00008fe6 <grid_task_timer_reset>:
	
}

void grid_task_timer_reset(struct grid_task_model* mod){
    8fe6:	1d03      	adds	r3, r0, #4
    8fe8:	3024      	adds	r0, #36	; 0x24
	
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
		mod->timer[i] = 0;
    8fea:	2200      	movs	r2, #0
    8fec:	f843 2b04 	str.w	r2, [r3], #4
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
    8ff0:	4283      	cmp	r3, r0
    8ff2:	d1fb      	bne.n	8fec <grid_task_timer_reset+0x6>
	}
	
}
    8ff4:	4770      	bx	lr

00008ff6 <grid_task_timer_read>:

uint32_t grid_task_timer_read(struct grid_task_model* mod, enum grid_task task){

	return 	mod->timer[task];
    8ff6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	
}
    8ffa:	6848      	ldr	r0, [r1, #4]
    8ffc:	4770      	bx	lr
	...

00009000 <grid_sys_nvm_store_configuration>:




void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    9000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9004:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec
    9008:	4681      	mov	r9, r0
    900a:	460d      	mov	r5, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    900c:	a8d3      	add	r0, sp, #844	; 0x34c
    900e:	4b80      	ldr	r3, [pc, #512]	; (9210 <grid_sys_nvm_store_configuration+0x210>)
    9010:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9012:	2400      	movs	r4, #0
    9014:	9400      	str	r4, [sp, #0]
    9016:	4623      	mov	r3, r4
    9018:	22ff      	movs	r2, #255	; 0xff
    901a:	4611      	mov	r1, r2
    901c:	a8d3      	add	r0, sp, #844	; 0x34c
    901e:	4f7d      	ldr	r7, [pc, #500]	; (9214 <grid_sys_nvm_store_configuration+0x214>)
    9020:	47b8      	blx	r7


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9022:	f44f 72c8 	mov.w	r2, #400	; 0x190
    9026:	4621      	mov	r1, r4
    9028:	a86f      	add	r0, sp, #444	; 0x1bc
    902a:	4b7b      	ldr	r3, [pc, #492]	; (9218 <grid_sys_nvm_store_configuration+0x218>)
    902c:	4798      	blx	r3
    902e:	f109 0913 	add.w	r9, r9, #19
    9032:	4626      	mov	r6, r4
	for(uint8_t i=0; i<4; i++){
		
		// BANK ENABLED	
		offset = grid_msg_body_get_length(&message);
			
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    9034:	9503      	str	r5, [sp, #12]
		offset = grid_msg_body_get_length(&message);
    9036:	a8d3      	add	r0, sp, #844	; 0x34c
    9038:	4b78      	ldr	r3, [pc, #480]	; (921c <grid_sys_nvm_store_configuration+0x21c>)
    903a:	4798      	blx	r3
    903c:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    903e:	f04f 0b03 	mov.w	fp, #3
    9042:	f8cd b000 	str.w	fp, [sp]
    9046:	2331      	movs	r3, #49	; 0x31
    9048:	2202      	movs	r2, #2
    904a:	4975      	ldr	r1, [pc, #468]	; (9220 <grid_sys_nvm_store_configuration+0x220>)
    904c:	a86f      	add	r0, sp, #444	; 0x1bc
    904e:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 9240 <grid_sys_nvm_store_configuration+0x240>
    9052:	47d0      	blx	sl
		payload_length = strlen(payload);
    9054:	a86f      	add	r0, sp, #444	; 0x1bc
    9056:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 9244 <grid_sys_nvm_store_configuration+0x244>
    905a:	47c0      	blx	r8
			
		grid_msg_body_append_text(&message, payload, payload_length);
    905c:	b2c2      	uxtb	r2, r0
    905e:	a96f      	add	r1, sp, #444	; 0x1bc
    9060:	a8d3      	add	r0, sp, #844	; 0x34c
    9062:	4d70      	ldr	r5, [pc, #448]	; (9224 <grid_sys_nvm_store_configuration+0x224>)
    9064:	47a8      	blx	r5
			
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    9066:	270e      	movs	r7, #14
    9068:	9700      	str	r7, [sp, #0]
    906a:	2301      	movs	r3, #1
    906c:	2204      	movs	r2, #4
    906e:	9402      	str	r4, [sp, #8]
    9070:	4621      	mov	r1, r4
    9072:	a8d3      	add	r0, sp, #844	; 0x34c
    9074:	4c6c      	ldr	r4, [pc, #432]	; (9228 <grid_sys_nvm_store_configuration+0x228>)
    9076:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    9078:	9600      	str	r6, [sp, #0]
    907a:	2302      	movs	r3, #2
    907c:	2205      	movs	r2, #5
    907e:	9902      	ldr	r1, [sp, #8]
    9080:	a8d3      	add	r0, sp, #844	; 0x34c
    9082:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);		
    9084:	f819 3b01 	ldrb.w	r3, [r9], #1
    9088:	9300      	str	r3, [sp, #0]
    908a:	2302      	movs	r3, #2
    908c:	2207      	movs	r2, #7
    908e:	9902      	ldr	r1, [sp, #8]
    9090:	a8d3      	add	r0, sp, #844	; 0x34c
    9092:	47a0      	blx	r4
			
		// BANK COLOR	
		offset = grid_msg_body_get_length(&message);
    9094:	a8d3      	add	r0, sp, #844	; 0x34c
    9096:	4b61      	ldr	r3, [pc, #388]	; (921c <grid_sys_nvm_store_configuration+0x21c>)
    9098:	4798      	blx	r3
    909a:	9002      	str	r0, [sp, #8]
		
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    909c:	f8cd b000 	str.w	fp, [sp]
    90a0:	2332      	movs	r3, #50	; 0x32
    90a2:	2202      	movs	r2, #2
    90a4:	4961      	ldr	r1, [pc, #388]	; (922c <grid_sys_nvm_store_configuration+0x22c>)
    90a6:	a86f      	add	r0, sp, #444	; 0x1bc
    90a8:	47d0      	blx	sl
		payload_length = strlen(payload);
    90aa:	ab6f      	add	r3, sp, #444	; 0x1bc
    90ac:	4618      	mov	r0, r3
    90ae:	47c0      	blx	r8
		
		grid_msg_body_append_text(&message, payload, payload_length);
    90b0:	b2c2      	uxtb	r2, r0
    90b2:	a96f      	add	r1, sp, #444	; 0x1bc
    90b4:	abd3      	add	r3, sp, #844	; 0x34c
    90b6:	4618      	mov	r0, r3
    90b8:	47a8      	blx	r5

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    90ba:	9700      	str	r7, [sp, #0]
    90bc:	2301      	movs	r3, #1
    90be:	2204      	movs	r2, #4
    90c0:	9d02      	ldr	r5, [sp, #8]
    90c2:	4629      	mov	r1, r5
    90c4:	a8d3      	add	r0, sp, #844	; 0x34c
    90c6:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    90c8:	9600      	str	r6, [sp, #0]
    90ca:	2302      	movs	r3, #2
    90cc:	2205      	movs	r2, #5
    90ce:	4629      	mov	r1, r5
    90d0:	a8d3      	add	r0, sp, #844	; 0x34c
    90d2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    90d4:	f899 3003 	ldrb.w	r3, [r9, #3]
    90d8:	9300      	str	r3, [sp, #0]
    90da:	2302      	movs	r3, #2
    90dc:	2207      	movs	r2, #7
    90de:	4629      	mov	r1, r5
    90e0:	a8d3      	add	r0, sp, #844	; 0x34c
    90e2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    90e4:	f899 3007 	ldrb.w	r3, [r9, #7]
    90e8:	9300      	str	r3, [sp, #0]
    90ea:	2302      	movs	r3, #2
    90ec:	2209      	movs	r2, #9
    90ee:	4629      	mov	r1, r5
    90f0:	a8d3      	add	r0, sp, #844	; 0x34c
    90f2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    90f4:	f899 300b 	ldrb.w	r3, [r9, #11]
    90f8:	9300      	str	r3, [sp, #0]
    90fa:	2302      	movs	r3, #2
    90fc:	220b      	movs	r2, #11
    90fe:	4629      	mov	r1, r5
    9100:	a8d3      	add	r0, sp, #844	; 0x34c
    9102:	47a0      	blx	r4
    9104:	3601      	adds	r6, #1
	for(uint8_t i=0; i<4; i++){
    9106:	2e04      	cmp	r6, #4
    9108:	d195      	bne.n	9036 <grid_sys_nvm_store_configuration+0x36>
    910a:	9d03      	ldr	r5, [sp, #12]
		
		
	}
	
	grid_msg_packet_close(&message);
    910c:	a8d3      	add	r0, sp, #844	; 0x34c
    910e:	4b48      	ldr	r3, [pc, #288]	; (9230 <grid_sys_nvm_store_configuration+0x230>)
    9110:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    9112:	4628      	mov	r0, r5
    9114:	4b47      	ldr	r3, [pc, #284]	; (9234 <grid_sys_nvm_store_configuration+0x234>)
    9116:	4798      	blx	r3
	
	uint8_t acknowledge = 0;
	
	if (grid_msg_packet_get_length(&message)){
    9118:	a8d3      	add	r0, sp, #844	; 0x34c
    911a:	4b47      	ldr	r3, [pc, #284]	; (9238 <grid_sys_nvm_store_configuration+0x238>)
    911c:	4798      	blx	r3
    911e:	2800      	cmp	r0, #0
    9120:	d130      	bne.n	9184 <grid_sys_nvm_store_configuration+0x184>

	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    9122:	a808      	add	r0, sp, #32
    9124:	4b3a      	ldr	r3, [pc, #232]	; (9210 <grid_sys_nvm_store_configuration+0x210>)
    9126:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9128:	2400      	movs	r4, #0
    912a:	9400      	str	r4, [sp, #0]
    912c:	4623      	mov	r3, r4
    912e:	227f      	movs	r2, #127	; 0x7f
    9130:	4611      	mov	r1, r2
    9132:	a808      	add	r0, sp, #32
    9134:	4d37      	ldr	r5, [pc, #220]	; (9214 <grid_sys_nvm_store_configuration+0x214>)
    9136:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    9138:	9405      	str	r4, [sp, #20]
    913a:	9406      	str	r4, [sp, #24]
    913c:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    9140:	2303      	movs	r3, #3
    9142:	9300      	str	r3, [sp, #0]
    9144:	2360      	movs	r3, #96	; 0x60
    9146:	2202      	movs	r2, #2
    9148:	493c      	ldr	r1, [pc, #240]	; (923c <grid_sys_nvm_store_configuration+0x23c>)
    914a:	a805      	add	r0, sp, #20
    914c:	4d3c      	ldr	r5, [pc, #240]	; (9240 <grid_sys_nvm_store_configuration+0x240>)
    914e:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9150:	a805      	add	r0, sp, #20
    9152:	4b3c      	ldr	r3, [pc, #240]	; (9244 <grid_sys_nvm_store_configuration+0x244>)
    9154:	4798      	blx	r3
    9156:	4602      	mov	r2, r0
    9158:	a905      	add	r1, sp, #20
    915a:	a808      	add	r0, sp, #32
    915c:	4b31      	ldr	r3, [pc, #196]	; (9224 <grid_sys_nvm_store_configuration+0x224>)
    915e:	4798      	blx	r3
	
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    9160:	230b      	movs	r3, #11
    9162:	9300      	str	r3, [sp, #0]
    9164:	2301      	movs	r3, #1
    9166:	2204      	movs	r2, #4
    9168:	4621      	mov	r1, r4
    916a:	a808      	add	r0, sp, #32
    916c:	4c2e      	ldr	r4, [pc, #184]	; (9228 <grid_sys_nvm_store_configuration+0x228>)
    916e:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    9170:	a808      	add	r0, sp, #32
    9172:	4b2f      	ldr	r3, [pc, #188]	; (9230 <grid_sys_nvm_store_configuration+0x230>)
    9174:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    9176:	a808      	add	r0, sp, #32
    9178:	4b33      	ldr	r3, [pc, #204]	; (9248 <grid_sys_nvm_store_configuration+0x248>)
    917a:	4798      	blx	r3
		
	
}
    917c:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
    9180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    9184:	a8d3      	add	r0, sp, #844	; 0x34c
    9186:	4b2c      	ldr	r3, [pc, #176]	; (9238 <grid_sys_nvm_store_configuration+0x238>)
    9188:	4798      	blx	r3
    918a:	4603      	mov	r3, r0
    918c:	f8c5 0418 	str.w	r0, [r5, #1048]	; 0x418
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    9190:	b168      	cbz	r0, 91ae <grid_sys_nvm_store_configuration+0x1ae>
    9192:	f205 2617 	addw	r6, r5, #535	; 0x217
    9196:	2400      	movs	r4, #0
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    9198:	4f2c      	ldr	r7, [pc, #176]	; (924c <grid_sys_nvm_store_configuration+0x24c>)
    919a:	4621      	mov	r1, r4
    919c:	a8d3      	add	r0, sp, #844	; 0x34c
    919e:	47b8      	blx	r7
    91a0:	f806 0f01 	strb.w	r0, [r6, #1]!
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    91a4:	3401      	adds	r4, #1
    91a6:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
    91aa:	42a3      	cmp	r3, r4
    91ac:	d8f5      	bhi.n	919a <grid_sys_nvm_store_configuration+0x19a>
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    91ae:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    91b2:	f8c5 1420 	str.w	r1, [r5, #1056]	; 0x420
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    91b6:	f505 7206 	add.w	r2, r5, #536	; 0x218
    91ba:	6828      	ldr	r0, [r5, #0]
    91bc:	4c24      	ldr	r4, [pc, #144]	; (9250 <grid_sys_nvm_store_configuration+0x250>)
    91be:	47a0      	blx	r4
	grid_msg_init(&response);
    91c0:	a808      	add	r0, sp, #32
    91c2:	4b13      	ldr	r3, [pc, #76]	; (9210 <grid_sys_nvm_store_configuration+0x210>)
    91c4:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    91c6:	2400      	movs	r4, #0
    91c8:	9400      	str	r4, [sp, #0]
    91ca:	4623      	mov	r3, r4
    91cc:	227f      	movs	r2, #127	; 0x7f
    91ce:	4611      	mov	r1, r2
    91d0:	a808      	add	r0, sp, #32
    91d2:	4d10      	ldr	r5, [pc, #64]	; (9214 <grid_sys_nvm_store_configuration+0x214>)
    91d4:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    91d6:	9405      	str	r4, [sp, #20]
    91d8:	9406      	str	r4, [sp, #24]
    91da:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    91de:	2303      	movs	r3, #3
    91e0:	9300      	str	r3, [sp, #0]
    91e2:	2360      	movs	r3, #96	; 0x60
    91e4:	2202      	movs	r2, #2
    91e6:	4915      	ldr	r1, [pc, #84]	; (923c <grid_sys_nvm_store_configuration+0x23c>)
    91e8:	a805      	add	r0, sp, #20
    91ea:	4d15      	ldr	r5, [pc, #84]	; (9240 <grid_sys_nvm_store_configuration+0x240>)
    91ec:	47a8      	blx	r5
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    91ee:	a805      	add	r0, sp, #20
    91f0:	4b14      	ldr	r3, [pc, #80]	; (9244 <grid_sys_nvm_store_configuration+0x244>)
    91f2:	4798      	blx	r3
    91f4:	4602      	mov	r2, r0
    91f6:	a905      	add	r1, sp, #20
    91f8:	a808      	add	r0, sp, #32
    91fa:	4b0a      	ldr	r3, [pc, #40]	; (9224 <grid_sys_nvm_store_configuration+0x224>)
    91fc:	4798      	blx	r3
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
    91fe:	230a      	movs	r3, #10
    9200:	9300      	str	r3, [sp, #0]
    9202:	2301      	movs	r3, #1
    9204:	2204      	movs	r2, #4
    9206:	4621      	mov	r1, r4
    9208:	a808      	add	r0, sp, #32
    920a:	4c07      	ldr	r4, [pc, #28]	; (9228 <grid_sys_nvm_store_configuration+0x228>)
    920c:	47a0      	blx	r4
    920e:	e7af      	b.n	9170 <grid_sys_nvm_store_configuration+0x170>
    9210:	00005351 	.word	0x00005351
    9214:	00005399 	.word	0x00005399
    9218:	00012943 	.word	0x00012943
    921c:	0000529b 	.word	0x0000529b
    9220:	000141b4 	.word	0x000141b4
    9224:	000052a1 	.word	0x000052a1
    9228:	00005339 	.word	0x00005339
    922c:	00014050 	.word	0x00014050
    9230:	00005499 	.word	0x00005499
    9234:	0000585d 	.word	0x0000585d
    9238:	00005289 	.word	0x00005289
    923c:	00013f18 	.word	0x00013f18
    9240:	00012d99 	.word	0x00012d99
    9244:	00012de1 	.word	0x00012de1
    9248:	0000557d 	.word	0x0000557d
    924c:	0000545b 	.word	0x0000545b
    9250:	0000bd11 	.word	0x0000bd11

00009254 <grid_sys_recall_configuration>:


void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    9254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9258:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344
    925c:	4605      	mov	r5, r0
    925e:	468a      	mov	sl, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    9260:	a869      	add	r0, sp, #420	; 0x1a4
    9262:	4b46      	ldr	r3, [pc, #280]	; (937c <grid_sys_recall_configuration+0x128>)
    9264:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9266:	2400      	movs	r4, #0
    9268:	9400      	str	r4, [sp, #0]
    926a:	4623      	mov	r3, r4
    926c:	227f      	movs	r2, #127	; 0x7f
    926e:	4611      	mov	r1, r2
    9270:	a869      	add	r0, sp, #420	; 0x1a4
    9272:	4e43      	ldr	r6, [pc, #268]	; (9380 <grid_sys_recall_configuration+0x12c>)
    9274:	47b0      	blx	r6


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9276:	f44f 72c8 	mov.w	r2, #400	; 0x190
    927a:	4621      	mov	r1, r4
    927c:	a805      	add	r0, sp, #20
    927e:	4b41      	ldr	r3, [pc, #260]	; (9384 <grid_sys_recall_configuration+0x130>)
    9280:	4798      	blx	r3
    9282:	3513      	adds	r5, #19
    9284:	e069      	b.n	935a <grid_sys_recall_configuration+0x106>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
			
			// BANK ENABLED
			offset = grid_msg_body_get_length(&message);
    9286:	a869      	add	r0, sp, #420	; 0x1a4
    9288:	4b3f      	ldr	r3, [pc, #252]	; (9388 <grid_sys_recall_configuration+0x134>)
    928a:	4798      	blx	r3
    928c:	4607      	mov	r7, r0
		
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    928e:	f04f 0b03 	mov.w	fp, #3
    9292:	f8cd b000 	str.w	fp, [sp]
    9296:	2331      	movs	r3, #49	; 0x31
    9298:	2202      	movs	r2, #2
    929a:	493c      	ldr	r1, [pc, #240]	; (938c <grid_sys_recall_configuration+0x138>)
    929c:	a805      	add	r0, sp, #20
    929e:	4e3c      	ldr	r6, [pc, #240]	; (9390 <grid_sys_recall_configuration+0x13c>)
    92a0:	47b0      	blx	r6
			payload_length = strlen(payload);
    92a2:	a805      	add	r0, sp, #20
    92a4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 93a8 <grid_sys_recall_configuration+0x154>
    92a8:	47c8      	blx	r9
		
			grid_msg_body_append_text(&message, payload, payload_length);
    92aa:	b2c2      	uxtb	r2, r0
    92ac:	a905      	add	r1, sp, #20
    92ae:	a869      	add	r0, sp, #420	; 0x1a4
    92b0:	4b38      	ldr	r3, [pc, #224]	; (9394 <grid_sys_recall_configuration+0x140>)
    92b2:	4798      	blx	r3
		
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    92b4:	f04f 080d 	mov.w	r8, #13
    92b8:	f8cd 8000 	str.w	r8, [sp]
    92bc:	2301      	movs	r3, #1
    92be:	2204      	movs	r2, #4
    92c0:	4639      	mov	r1, r7
    92c2:	a869      	add	r0, sp, #420	; 0x1a4
    92c4:	4e34      	ldr	r6, [pc, #208]	; (9398 <grid_sys_recall_configuration+0x144>)
    92c6:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    92c8:	9400      	str	r4, [sp, #0]
    92ca:	2302      	movs	r3, #2
    92cc:	2205      	movs	r2, #5
    92ce:	4639      	mov	r1, r7
    92d0:	a869      	add	r0, sp, #420	; 0x1a4
    92d2:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);
    92d4:	782b      	ldrb	r3, [r5, #0]
    92d6:	9300      	str	r3, [sp, #0]
    92d8:	2302      	movs	r3, #2
    92da:	2207      	movs	r2, #7
    92dc:	4639      	mov	r1, r7
    92de:	a869      	add	r0, sp, #420	; 0x1a4
    92e0:	47b0      	blx	r6
		
			// BANK COLOR
			offset = grid_msg_body_get_length(&message);
    92e2:	a869      	add	r0, sp, #420	; 0x1a4
    92e4:	4b28      	ldr	r3, [pc, #160]	; (9388 <grid_sys_recall_configuration+0x134>)
    92e6:	4798      	blx	r3
    92e8:	9003      	str	r0, [sp, #12]
		
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    92ea:	f8cd b000 	str.w	fp, [sp]
    92ee:	2332      	movs	r3, #50	; 0x32
    92f0:	2202      	movs	r2, #2
    92f2:	492a      	ldr	r1, [pc, #168]	; (939c <grid_sys_recall_configuration+0x148>)
    92f4:	a805      	add	r0, sp, #20
    92f6:	4f26      	ldr	r7, [pc, #152]	; (9390 <grid_sys_recall_configuration+0x13c>)
    92f8:	47b8      	blx	r7
			payload_length = strlen(payload);
    92fa:	ab05      	add	r3, sp, #20
    92fc:	4618      	mov	r0, r3
    92fe:	47c8      	blx	r9
		
			grid_msg_body_append_text(&message, payload, payload_length);
    9300:	b2c2      	uxtb	r2, r0
    9302:	a905      	add	r1, sp, #20
    9304:	ab69      	add	r3, sp, #420	; 0x1a4
    9306:	4618      	mov	r0, r3
    9308:	4b22      	ldr	r3, [pc, #136]	; (9394 <grid_sys_recall_configuration+0x140>)
    930a:	4798      	blx	r3

			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    930c:	f8cd 8000 	str.w	r8, [sp]
    9310:	2301      	movs	r3, #1
    9312:	2204      	movs	r2, #4
    9314:	9f03      	ldr	r7, [sp, #12]
    9316:	4639      	mov	r1, r7
    9318:	a869      	add	r0, sp, #420	; 0x1a4
    931a:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    931c:	9400      	str	r4, [sp, #0]
    931e:	2302      	movs	r3, #2
    9320:	2205      	movs	r2, #5
    9322:	4639      	mov	r1, r7
    9324:	a869      	add	r0, sp, #420	; 0x1a4
    9326:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    9328:	792b      	ldrb	r3, [r5, #4]
    932a:	9300      	str	r3, [sp, #0]
    932c:	2302      	movs	r3, #2
    932e:	2207      	movs	r2, #7
    9330:	4639      	mov	r1, r7
    9332:	a869      	add	r0, sp, #420	; 0x1a4
    9334:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    9336:	7a2b      	ldrb	r3, [r5, #8]
    9338:	9300      	str	r3, [sp, #0]
    933a:	2302      	movs	r3, #2
    933c:	2209      	movs	r2, #9
    933e:	4639      	mov	r1, r7
    9340:	a869      	add	r0, sp, #420	; 0x1a4
    9342:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    9344:	7b2b      	ldrb	r3, [r5, #12]
    9346:	9300      	str	r3, [sp, #0]
    9348:	2302      	movs	r3, #2
    934a:	220b      	movs	r2, #11
    934c:	4639      	mov	r1, r7
    934e:	a869      	add	r0, sp, #420	; 0x1a4
    9350:	47b0      	blx	r6
    9352:	3401      	adds	r4, #1
    9354:	3501      	adds	r5, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9356:	2c04      	cmp	r4, #4
    9358:	d006      	beq.n	9368 <grid_sys_recall_configuration+0x114>
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
    935a:	f1ba 0f04 	cmp.w	sl, #4
    935e:	d892      	bhi.n	9286 <grid_sys_recall_configuration+0x32>
    9360:	b2e3      	uxtb	r3, r4
    9362:	459a      	cmp	sl, r3
    9364:	d1f5      	bne.n	9352 <grid_sys_recall_configuration+0xfe>
    9366:	e78e      	b.n	9286 <grid_sys_recall_configuration+0x32>
		}

		
	}
	
	grid_msg_packet_close(&message);
    9368:	a869      	add	r0, sp, #420	; 0x1a4
    936a:	4b0d      	ldr	r3, [pc, #52]	; (93a0 <grid_sys_recall_configuration+0x14c>)
    936c:	4798      	blx	r3

	grid_msg_packet_send_everywhere(&message);
    936e:	a869      	add	r0, sp, #420	; 0x1a4
    9370:	4b0c      	ldr	r3, [pc, #48]	; (93a4 <grid_sys_recall_configuration+0x150>)
    9372:	4798      	blx	r3
// 	
// 	grid_msg_packet_close(&response);
// 	grid_msg_packet_send_everywhere(&response);
	
	
}
    9374:	f50d 7d51 	add.w	sp, sp, #836	; 0x344
    9378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    937c:	00005351 	.word	0x00005351
    9380:	00005399 	.word	0x00005399
    9384:	00012943 	.word	0x00012943
    9388:	0000529b 	.word	0x0000529b
    938c:	000141b4 	.word	0x000141b4
    9390:	00012d99 	.word	0x00012d99
    9394:	000052a1 	.word	0x000052a1
    9398:	00005339 	.word	0x00005339
    939c:	00014050 	.word	0x00014050
    93a0:	00005499 	.word	0x00005499
    93a4:	0000557d 	.word	0x0000557d
    93a8:	00012de1 	.word	0x00012de1

000093ac <grid_sys_nvm_load_configuration>:


void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    93ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    93b0:	f5ad 7d6d 	sub.w	sp, sp, #948	; 0x3b4
    93b4:	460c      	mov	r4, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    93b6:	f44f 7500 	mov.w	r5, #512	; 0x200
    93ba:	462a      	mov	r2, r5
    93bc:	2100      	movs	r1, #0
    93be:	a86c      	add	r0, sp, #432	; 0x1b0
    93c0:	4b36      	ldr	r3, [pc, #216]	; (949c <grid_sys_nvm_load_configuration+0xf0>)
    93c2:	4798      	blx	r3
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    93c4:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    93c8:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    93cc:	462b      	mov	r3, r5
    93ce:	aa6c      	add	r2, sp, #432	; 0x1b0
    93d0:	6820      	ldr	r0, [r4, #0]
    93d2:	4c33      	ldr	r4, [pc, #204]	; (94a0 <grid_sys_nvm_load_configuration+0xf4>)
    93d4:	47a0      	blx	r4
    93d6:	2300      	movs	r3, #0
	//...Check if valid
	length = GRID_NVM_PAGE_SIZE;
		
	uint8_t copydone = 0;
		
	uint8_t acknowledge = 0;	
    93d8:	4698      	mov	r8, r3
	uint8_t copydone = 0;
    93da:	4618      	mov	r0, r3
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
	
		
		if (copydone == 0){
				
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    93dc:	ad6c      	add	r5, sp, #432	; 0x1b0
				copydone = 1;
				acknowledge = 1;
				
			}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    93de:	f04f 0e01 	mov.w	lr, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    93e2:	4c30      	ldr	r4, [pc, #192]	; (94a4 <grid_sys_nvm_load_configuration+0xf8>)
    93e4:	f241 37b4 	movw	r7, #5044	; 0x13b4
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    93e8:	f04f 090a 	mov.w	r9, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    93ec:	461e      	mov	r6, r3
				copydone = 1;
    93ee:	46f4      	mov	ip, lr
    93f0:	e00b      	b.n	940a <grid_sys_nvm_load_configuration+0x5e>
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    93f2:	18e2      	adds	r2, r4, r3
    93f4:	f802 9007 	strb.w	r9, [r2, r7]
    93f8:	1c5a      	adds	r2, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    93fa:	6222      	str	r2, [r4, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    93fc:	62a6      	str	r6, [r4, #40]	; 0x28
				acknowledge = 1;
    93fe:	46f0      	mov	r8, lr
				copydone = 1;
    9400:	4660      	mov	r0, ip
    9402:	3301      	adds	r3, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
    9404:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9408:	d00b      	beq.n	9422 <grid_sys_nvm_load_configuration+0x76>
		if (copydone == 0){
    940a:	2800      	cmp	r0, #0
    940c:	d1f9      	bne.n	9402 <grid_sys_nvm_load_configuration+0x56>
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    940e:	4619      	mov	r1, r3
    9410:	5d5a      	ldrb	r2, [r3, r5]
    9412:	2a0a      	cmp	r2, #10
    9414:	d0ed      	beq.n	93f2 <grid_sys_nvm_load_configuration+0x46>
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    9416:	2aff      	cmp	r2, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    9418:	bf1a      	itte	ne
    941a:	1909      	addne	r1, r1, r4
    941c:	55ca      	strbne	r2, [r1, r7]
				copydone = 1;
    941e:	4670      	moveq	r0, lr
    9420:	e7ef      	b.n	9402 <grid_sys_nvm_load_configuration+0x56>
	
	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    9422:	a805      	add	r0, sp, #20
    9424:	4b20      	ldr	r3, [pc, #128]	; (94a8 <grid_sys_nvm_load_configuration+0xfc>)
    9426:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9428:	2400      	movs	r4, #0
    942a:	9400      	str	r4, [sp, #0]
    942c:	4623      	mov	r3, r4
    942e:	227f      	movs	r2, #127	; 0x7f
    9430:	4611      	mov	r1, r2
    9432:	a805      	add	r0, sp, #20
    9434:	4d1d      	ldr	r5, [pc, #116]	; (94ac <grid_sys_nvm_load_configuration+0x100>)
    9436:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    9438:	9402      	str	r4, [sp, #8]
    943a:	9403      	str	r4, [sp, #12]
    943c:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    9440:	2303      	movs	r3, #3
    9442:	9300      	str	r3, [sp, #0]
    9444:	2361      	movs	r3, #97	; 0x61
    9446:	2202      	movs	r2, #2
    9448:	4919      	ldr	r1, [pc, #100]	; (94b0 <grid_sys_nvm_load_configuration+0x104>)
    944a:	a802      	add	r0, sp, #8
    944c:	4c19      	ldr	r4, [pc, #100]	; (94b4 <grid_sys_nvm_load_configuration+0x108>)
    944e:	47a0      	blx	r4

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9450:	a802      	add	r0, sp, #8
    9452:	4b19      	ldr	r3, [pc, #100]	; (94b8 <grid_sys_nvm_load_configuration+0x10c>)
    9454:	4798      	blx	r3
    9456:	4602      	mov	r2, r0
    9458:	a902      	add	r1, sp, #8
    945a:	a805      	add	r0, sp, #20
    945c:	4b17      	ldr	r3, [pc, #92]	; (94bc <grid_sys_nvm_load_configuration+0x110>)
    945e:	4798      	blx	r3
	
	if (acknowledge == 1){
    9460:	f1b8 0f00 	cmp.w	r8, #0
    9464:	d111      	bne.n	948a <grid_sys_nvm_load_configuration+0xde>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    9466:	230b      	movs	r3, #11
    9468:	9300      	str	r3, [sp, #0]
    946a:	2301      	movs	r3, #1
    946c:	2204      	movs	r2, #4
    946e:	2100      	movs	r1, #0
    9470:	a805      	add	r0, sp, #20
    9472:	4c13      	ldr	r4, [pc, #76]	; (94c0 <grid_sys_nvm_load_configuration+0x114>)
    9474:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    9476:	a805      	add	r0, sp, #20
    9478:	4b12      	ldr	r3, [pc, #72]	; (94c4 <grid_sys_nvm_load_configuration+0x118>)
    947a:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    947c:	a805      	add	r0, sp, #20
    947e:	4b12      	ldr	r3, [pc, #72]	; (94c8 <grid_sys_nvm_load_configuration+0x11c>)
    9480:	4798      	blx	r3
	
}
    9482:	f50d 7d6d 	add.w	sp, sp, #948	; 0x3b4
    9486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    948a:	230a      	movs	r3, #10
    948c:	9300      	str	r3, [sp, #0]
    948e:	2301      	movs	r3, #1
    9490:	2204      	movs	r2, #4
    9492:	2100      	movs	r1, #0
    9494:	a805      	add	r0, sp, #20
    9496:	4c0a      	ldr	r4, [pc, #40]	; (94c0 <grid_sys_nvm_load_configuration+0x114>)
    9498:	47a0      	blx	r4
    949a:	e7ec      	b.n	9476 <grid_sys_nvm_load_configuration+0xca>
    949c:	00012943 	.word	0x00012943
    94a0:	0000bcbd 	.word	0x0000bcbd
    94a4:	20004308 	.word	0x20004308
    94a8:	00005351 	.word	0x00005351
    94ac:	00005399 	.word	0x00005399
    94b0:	00013f18 	.word	0x00013f18
    94b4:	00012d99 	.word	0x00012d99
    94b8:	00012de1 	.word	0x00012de1
    94bc:	000052a1 	.word	0x000052a1
    94c0:	00005339 	.word	0x00005339
    94c4:	00005499 	.word	0x00005499
    94c8:	0000557d 	.word	0x0000557d

000094cc <grid_sys_nvm_clear_configuration>:

void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    94cc:	b530      	push	{r4, r5, lr}
    94ce:	b0ed      	sub	sp, #436	; 0x1b4
    94d0:	460b      	mov	r3, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    94d2:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    94d6:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
	
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    94da:	2201      	movs	r2, #1
    94dc:	6818      	ldr	r0, [r3, #0]
    94de:	4b18      	ldr	r3, [pc, #96]	; (9540 <grid_sys_nvm_clear_configuration+0x74>)
    94e0:	4798      	blx	r3
	uint8_t acknowledge = 1;

	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
		
	grid_msg_init(&response);
    94e2:	a805      	add	r0, sp, #20
    94e4:	4b17      	ldr	r3, [pc, #92]	; (9544 <grid_sys_nvm_clear_configuration+0x78>)
    94e6:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    94e8:	2400      	movs	r4, #0
    94ea:	9400      	str	r4, [sp, #0]
    94ec:	4623      	mov	r3, r4
    94ee:	227f      	movs	r2, #127	; 0x7f
    94f0:	4611      	mov	r1, r2
    94f2:	a805      	add	r0, sp, #20
    94f4:	4d14      	ldr	r5, [pc, #80]	; (9548 <grid_sys_nvm_clear_configuration+0x7c>)
    94f6:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    94f8:	9402      	str	r4, [sp, #8]
    94fa:	9403      	str	r4, [sp, #12]
    94fc:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    9500:	2303      	movs	r3, #3
    9502:	9300      	str	r3, [sp, #0]
    9504:	2362      	movs	r3, #98	; 0x62
    9506:	2202      	movs	r2, #2
    9508:	4910      	ldr	r1, [pc, #64]	; (954c <grid_sys_nvm_clear_configuration+0x80>)
    950a:	a802      	add	r0, sp, #8
    950c:	4d10      	ldr	r5, [pc, #64]	; (9550 <grid_sys_nvm_clear_configuration+0x84>)
    950e:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9510:	a802      	add	r0, sp, #8
    9512:	4b10      	ldr	r3, [pc, #64]	; (9554 <grid_sys_nvm_clear_configuration+0x88>)
    9514:	4798      	blx	r3
    9516:	4602      	mov	r2, r0
    9518:	a902      	add	r1, sp, #8
    951a:	a805      	add	r0, sp, #20
    951c:	4b0e      	ldr	r3, [pc, #56]	; (9558 <grid_sys_nvm_clear_configuration+0x8c>)
    951e:	4798      	blx	r3
		
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    9520:	230a      	movs	r3, #10
    9522:	9300      	str	r3, [sp, #0]
    9524:	2301      	movs	r3, #1
    9526:	2204      	movs	r2, #4
    9528:	4621      	mov	r1, r4
    952a:	a805      	add	r0, sp, #20
    952c:	4c0b      	ldr	r4, [pc, #44]	; (955c <grid_sys_nvm_clear_configuration+0x90>)
    952e:	47a0      	blx	r4
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
	}

		
	grid_msg_packet_close(&response);
    9530:	a805      	add	r0, sp, #20
    9532:	4b0b      	ldr	r3, [pc, #44]	; (9560 <grid_sys_nvm_clear_configuration+0x94>)
    9534:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    9536:	a805      	add	r0, sp, #20
    9538:	4b0a      	ldr	r3, [pc, #40]	; (9564 <grid_sys_nvm_clear_configuration+0x98>)
    953a:	4798      	blx	r3
	
	
}
    953c:	b06d      	add	sp, #436	; 0x1b4
    953e:	bd30      	pop	{r4, r5, pc}
    9540:	0000bd7d 	.word	0x0000bd7d
    9544:	00005351 	.word	0x00005351
    9548:	00005399 	.word	0x00005399
    954c:	00013f18 	.word	0x00013f18
    9550:	00012d99 	.word	0x00012d99
    9554:	00012de1 	.word	0x00012de1
    9558:	000052a1 	.word	0x000052a1
    955c:	00005339 	.word	0x00005339
    9560:	00005499 	.word	0x00005499
    9564:	0000557d 	.word	0x0000557d

00009568 <grid_debug_print_text>:



void grid_debug_print_text(uint8_t* debug_string){
    9568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    956c:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
    9570:	4604      	mov	r4, r0
	
	uint32_t debug_string_length = strlen(debug_string);
    9572:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 964c <grid_debug_print_text+0xe4>
    9576:	47c0      	blx	r8
    9578:	4606      	mov	r6, r0
	
	struct grid_msg message;
	
	grid_msg_init(&message);
    957a:	a867      	add	r0, sp, #412	; 0x19c
    957c:	4b2d      	ldr	r3, [pc, #180]	; (9634 <grid_debug_print_text+0xcc>)
    957e:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9580:	2500      	movs	r5, #0
    9582:	9500      	str	r5, [sp, #0]
    9584:	462b      	mov	r3, r5
    9586:	227f      	movs	r2, #127	; 0x7f
    9588:	4611      	mov	r1, r2
    958a:	a867      	add	r0, sp, #412	; 0x19c
    958c:	4f2a      	ldr	r7, [pc, #168]	; (9638 <grid_debug_print_text+0xd0>)
    958e:	47b8      	blx	r7
	
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9590:	af03      	add	r7, sp, #12
    9592:	f44f 72c8 	mov.w	r2, #400	; 0x190
    9596:	4629      	mov	r1, r5
    9598:	4638      	mov	r0, r7
    959a:	4b28      	ldr	r3, [pc, #160]	; (963c <grid_debug_print_text+0xd4>)
    959c:	4798      	blx	r3
	uint32_t offset = 0;
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    959e:	2320      	movs	r3, #32
    95a0:	2202      	movs	r2, #2
    95a2:	4927      	ldr	r1, [pc, #156]	; (9640 <grid_debug_print_text+0xd8>)
    95a4:	4638      	mov	r0, r7
    95a6:	4d27      	ldr	r5, [pc, #156]	; (9644 <grid_debug_print_text+0xdc>)
    95a8:	47a8      	blx	r5
	offset += strlen(&payload[offset]);
    95aa:	4638      	mov	r0, r7
    95ac:	47c0      	blx	r8
    95ae:	4605      	mov	r5, r0
		
	sprintf(&payload[offset], "# ");
    95b0:	1838      	adds	r0, r7, r0
    95b2:	4b25      	ldr	r3, [pc, #148]	; (9648 <grid_debug_print_text+0xe0>)
    95b4:	881a      	ldrh	r2, [r3, #0]
    95b6:	789b      	ldrb	r3, [r3, #2]
    95b8:	537a      	strh	r2, [r7, r5]
    95ba:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    95bc:	47c0      	blx	r8
    95be:	4405      	add	r5, r0

	for(uint32_t i=0; i<debug_string_length; i++){
    95c0:	b1a6      	cbz	r6, 95ec <grid_debug_print_text+0x84>
		
		payload[offset+i] = debug_string[i];
    95c2:	7822      	ldrb	r2, [r4, #0]
    95c4:	ab03      	add	r3, sp, #12
    95c6:	555a      	strb	r2, [r3, r5]
		
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    95c8:	2dc8      	cmp	r5, #200	; 0xc8
    95ca:	d80f      	bhi.n	95ec <grid_debug_print_text+0x84>
    95cc:	4620      	mov	r0, r4
    95ce:	442b      	add	r3, r5
    95d0:	1e71      	subs	r1, r6, #1
    95d2:	4429      	add	r1, r5
    95d4:	aa03      	add	r2, sp, #12
    95d6:	4411      	add	r1, r2
    95d8:	f10d 04d5 	add.w	r4, sp, #213	; 0xd5
	for(uint32_t i=0; i<debug_string_length; i++){
    95dc:	428b      	cmp	r3, r1
    95de:	d005      	beq.n	95ec <grid_debug_print_text+0x84>
		payload[offset+i] = debug_string[i];
    95e0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    95e4:	f803 2f01 	strb.w	r2, [r3, #1]!
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    95e8:	42a3      	cmp	r3, r4
    95ea:	d1f7      	bne.n	95dc <grid_debug_print_text+0x74>
		{
			break;
		}
	}
	offset += strlen(&payload[offset]);
    95ec:	ac03      	add	r4, sp, #12
    95ee:	1960      	adds	r0, r4, r5
    95f0:	4e16      	ldr	r6, [pc, #88]	; (964c <grid_debug_print_text+0xe4>)
    95f2:	47b0      	blx	r6
    95f4:	4405      	add	r5, r0
	
	
	sprintf(&payload[offset], " #");
    95f6:	1960      	adds	r0, r4, r5
    95f8:	4b15      	ldr	r3, [pc, #84]	; (9650 <grid_debug_print_text+0xe8>)
    95fa:	881a      	ldrh	r2, [r3, #0]
    95fc:	789b      	ldrb	r3, [r3, #2]
    95fe:	5362      	strh	r2, [r4, r5]
    9600:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    9602:	47b0      	blx	r6
    9604:	4405      	add	r5, r0
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    9606:	1967      	adds	r7, r4, r5
    9608:	2203      	movs	r2, #3
    960a:	4912      	ldr	r1, [pc, #72]	; (9654 <grid_debug_print_text+0xec>)
    960c:	4638      	mov	r0, r7
    960e:	4b0d      	ldr	r3, [pc, #52]	; (9644 <grid_debug_print_text+0xdc>)
    9610:	4798      	blx	r3
	offset += strlen(&payload[offset]);	
    9612:	4638      	mov	r0, r7
    9614:	47b0      	blx	r6
	
	grid_msg_body_append_text(&message, payload, offset);
    9616:	182a      	adds	r2, r5, r0
    9618:	4621      	mov	r1, r4
    961a:	a867      	add	r0, sp, #412	; 0x19c
    961c:	4b0e      	ldr	r3, [pc, #56]	; (9658 <grid_debug_print_text+0xf0>)
    961e:	4798      	blx	r3
	grid_msg_packet_close(&message);
    9620:	a867      	add	r0, sp, #412	; 0x19c
    9622:	4b0e      	ldr	r3, [pc, #56]	; (965c <grid_debug_print_text+0xf4>)
    9624:	4798      	blx	r3
	
	grid_msg_packet_send_everywhere(&message);
    9626:	a867      	add	r0, sp, #412	; 0x19c
    9628:	4b0d      	ldr	r3, [pc, #52]	; (9660 <grid_debug_print_text+0xf8>)
    962a:	4798      	blx	r3
	

	
	
}
    962c:	f50d 7d4e 	add.w	sp, sp, #824	; 0x338
    9630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9634:	00005351 	.word	0x00005351
    9638:	00005399 	.word	0x00005399
    963c:	00012943 	.word	0x00012943
    9640:	000141c4 	.word	0x000141c4
    9644:	00012d99 	.word	0x00012d99
    9648:	000141cc 	.word	0x000141cc
    964c:	00012de1 	.word	0x00012de1
    9650:	000141d0 	.word	0x000141d0
    9654:	00013f0c 	.word	0x00013f0c
    9658:	000052a1 	.word	0x000052a1
    965c:	00005499 	.word	0x00005499
    9660:	0000557d 	.word	0x0000557d

00009664 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    9664:	8982      	ldrh	r2, [r0, #12]
    9666:	b142      	cbz	r2, 967a <tx_cb_USART_GRID+0x16>
    9668:	f100 032b 	add.w	r3, r0, #43	; 0x2b
    966c:	322b      	adds	r2, #43	; 0x2b
    966e:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    9670:	2100      	movs	r1, #0
    9672:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    9676:	4293      	cmp	r3, r2
    9678:	d1fb      	bne.n	9672 <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    967a:	2300      	movs	r3, #0
    967c:	8183      	strh	r3, [r0, #12]
    967e:	4770      	bx	lr

00009680 <tx_cb_USART_GRID_W>:
{
    9680:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    9682:	4802      	ldr	r0, [pc, #8]	; (968c <tx_cb_USART_GRID_W+0xc>)
    9684:	4b02      	ldr	r3, [pc, #8]	; (9690 <tx_cb_USART_GRID_W+0x10>)
    9686:	4798      	blx	r3
    9688:	bd08      	pop	{r3, pc}
    968a:	bf00      	nop
    968c:	20007b9c 	.word	0x20007b9c
    9690:	00009665 	.word	0x00009665

00009694 <tx_cb_USART_GRID_S>:
{
    9694:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    9696:	4802      	ldr	r0, [pc, #8]	; (96a0 <tx_cb_USART_GRID_S+0xc>)
    9698:	4b02      	ldr	r3, [pc, #8]	; (96a4 <tx_cb_USART_GRID_S+0x10>)
    969a:	4798      	blx	r3
    969c:	bd08      	pop	{r3, pc}
    969e:	bf00      	nop
    96a0:	2000af9c 	.word	0x2000af9c
    96a4:	00009665 	.word	0x00009665

000096a8 <tx_cb_USART_GRID_E>:
{
    96a8:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    96aa:	4802      	ldr	r0, [pc, #8]	; (96b4 <tx_cb_USART_GRID_E+0xc>)
    96ac:	4b02      	ldr	r3, [pc, #8]	; (96b8 <tx_cb_USART_GRID_E+0x10>)
    96ae:	4798      	blx	r3
    96b0:	bd08      	pop	{r3, pc}
    96b2:	bf00      	nop
    96b4:	20010f38 	.word	0x20010f38
    96b8:	00009665 	.word	0x00009665

000096bc <tx_cb_USART_GRID_N>:
{
    96bc:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    96be:	4802      	ldr	r0, [pc, #8]	; (96c8 <tx_cb_USART_GRID_N+0xc>)
    96c0:	4b02      	ldr	r3, [pc, #8]	; (96cc <tx_cb_USART_GRID_N+0x10>)
    96c2:	4798      	blx	r3
    96c4:	bd08      	pop	{r3, pc}
    96c6:	bf00      	nop
    96c8:	200013a8 	.word	0x200013a8
    96cc:	00009665 	.word	0x00009665

000096d0 <err_cb_USART_GRID>:
{
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
    96d0:	b508      	push	{r3, lr}
	por->usart_error_flag = 1;	
    96d2:	2301      	movs	r3, #1
    96d4:	7603      	strb	r3, [r0, #24]
	
	usart_async_disable(por->usart);
    96d6:	6840      	ldr	r0, [r0, #4]
    96d8:	4b01      	ldr	r3, [pc, #4]	; (96e0 <err_cb_USART_GRID+0x10>)
    96da:	4798      	blx	r3
    96dc:	bd08      	pop	{r3, pc}
    96de:	bf00      	nop
    96e0:	0000c52d 	.word	0x0000c52d

000096e4 <err_cb_USART_GRID_W>:
{
    96e4:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_W);
    96e6:	4802      	ldr	r0, [pc, #8]	; (96f0 <err_cb_USART_GRID_W+0xc>)
    96e8:	4b02      	ldr	r3, [pc, #8]	; (96f4 <err_cb_USART_GRID_W+0x10>)
    96ea:	4798      	blx	r3
    96ec:	bd08      	pop	{r3, pc}
    96ee:	bf00      	nop
    96f0:	20007b9c 	.word	0x20007b9c
    96f4:	000096d1 	.word	0x000096d1

000096f8 <err_cb_USART_GRID_S>:
{
    96f8:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_S);
    96fa:	4802      	ldr	r0, [pc, #8]	; (9704 <err_cb_USART_GRID_S+0xc>)
    96fc:	4b02      	ldr	r3, [pc, #8]	; (9708 <err_cb_USART_GRID_S+0x10>)
    96fe:	4798      	blx	r3
    9700:	bd08      	pop	{r3, pc}
    9702:	bf00      	nop
    9704:	2000af9c 	.word	0x2000af9c
    9708:	000096d1 	.word	0x000096d1

0000970c <err_cb_USART_GRID_E>:
{
    970c:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_E);
    970e:	4802      	ldr	r0, [pc, #8]	; (9718 <err_cb_USART_GRID_E+0xc>)
    9710:	4b02      	ldr	r3, [pc, #8]	; (971c <err_cb_USART_GRID_E+0x10>)
    9712:	4798      	blx	r3
    9714:	bd08      	pop	{r3, pc}
    9716:	bf00      	nop
    9718:	20010f38 	.word	0x20010f38
    971c:	000096d1 	.word	0x000096d1

00009720 <err_cb_USART_GRID_N>:
{
    9720:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_N);
    9722:	4802      	ldr	r0, [pc, #8]	; (972c <err_cb_USART_GRID_N+0xc>)
    9724:	4b02      	ldr	r3, [pc, #8]	; (9730 <err_cb_USART_GRID_N+0x10>)
    9726:	4798      	blx	r3
    9728:	bd08      	pop	{r3, pc}
    972a:	bf00      	nop
    972c:	200013a8 	.word	0x200013a8
    9730:	000096d1 	.word	0x000096d1

00009734 <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    9734:	b508      	push	{r3, lr}
    9736:	7a83      	ldrb	r3, [r0, #10]
    9738:	011b      	lsls	r3, r3, #4
    973a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    973e:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    9742:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    9744:	f022 0202 	bic.w	r2, r2, #2
    9748:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    974a:	2100      	movs	r1, #0
    974c:	7a80      	ldrb	r0, [r0, #10]
    974e:	4b01      	ldr	r3, [pc, #4]	; (9754 <grid_sys_port_reset_dma+0x20>)
    9750:	4798      	blx	r3
    9752:	bd08      	pop	{r3, pc}
    9754:	0000d3d1 	.word	0x0000d3d1

00009758 <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    9758:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    975a:	4802      	ldr	r0, [pc, #8]	; (9764 <dma_transfer_complete_w_cb+0xc>)
    975c:	4b02      	ldr	r3, [pc, #8]	; (9768 <dma_transfer_complete_w_cb+0x10>)
    975e:	4798      	blx	r3
    9760:	bd08      	pop	{r3, pc}
    9762:	bf00      	nop
    9764:	20007b9c 	.word	0x20007b9c
    9768:	00009735 	.word	0x00009735

0000976c <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    976c:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    976e:	4802      	ldr	r0, [pc, #8]	; (9778 <dma_transfer_complete_s_cb+0xc>)
    9770:	4b02      	ldr	r3, [pc, #8]	; (977c <dma_transfer_complete_s_cb+0x10>)
    9772:	4798      	blx	r3
    9774:	bd08      	pop	{r3, pc}
    9776:	bf00      	nop
    9778:	2000af9c 	.word	0x2000af9c
    977c:	00009735 	.word	0x00009735

00009780 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    9780:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    9782:	4802      	ldr	r0, [pc, #8]	; (978c <dma_transfer_complete_e_cb+0xc>)
    9784:	4b02      	ldr	r3, [pc, #8]	; (9790 <dma_transfer_complete_e_cb+0x10>)
    9786:	4798      	blx	r3
    9788:	bd08      	pop	{r3, pc}
    978a:	bf00      	nop
    978c:	20010f38 	.word	0x20010f38
    9790:	00009735 	.word	0x00009735

00009794 <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    9794:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    9796:	4802      	ldr	r0, [pc, #8]	; (97a0 <dma_transfer_complete_n_cb+0xc>)
    9798:	4b02      	ldr	r3, [pc, #8]	; (97a4 <dma_transfer_complete_n_cb+0x10>)
    979a:	4798      	blx	r3
    979c:	bd08      	pop	{r3, pc}
    979e:	bf00      	nop
    97a0:	200013a8 	.word	0x200013a8
    97a4:	00009735 	.word	0x00009735

000097a8 <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    97a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    97ac:	4b3e      	ldr	r3, [pc, #248]	; (98a8 <grid_sys_uart_init+0x100>)
    97ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    97b2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    97b6:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    97ba:	f042 0204 	orr.w	r2, r2, #4
    97be:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    97c2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    97c6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    97ca:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    97ce:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    97d2:	f042 0204 	orr.w	r2, r2, #4
    97d6:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    97da:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    97de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    97e2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    97e6:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    97ea:	f042 0204 	orr.w	r2, r2, #4
    97ee:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    97f2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    97f6:	f44f 7100 	mov.w	r1, #512	; 0x200
    97fa:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    97fe:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    9802:	f042 0204 	orr.w	r2, r2, #4
    9806:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    980a:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    980e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 98f4 <grid_sys_uart_init+0x14c>
    9812:	4a26      	ldr	r2, [pc, #152]	; (98ac <grid_sys_uart_init+0x104>)
    9814:	2101      	movs	r1, #1
    9816:	4640      	mov	r0, r8
    9818:	4c25      	ldr	r4, [pc, #148]	; (98b0 <grid_sys_uart_init+0x108>)
    981a:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    981c:	4f25      	ldr	r7, [pc, #148]	; (98b4 <grid_sys_uart_init+0x10c>)
    981e:	4a26      	ldr	r2, [pc, #152]	; (98b8 <grid_sys_uart_init+0x110>)
    9820:	2101      	movs	r1, #1
    9822:	4638      	mov	r0, r7
    9824:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    9826:	4e25      	ldr	r6, [pc, #148]	; (98bc <grid_sys_uart_init+0x114>)
    9828:	4a25      	ldr	r2, [pc, #148]	; (98c0 <grid_sys_uart_init+0x118>)
    982a:	2101      	movs	r1, #1
    982c:	4630      	mov	r0, r6
    982e:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    9830:	4d24      	ldr	r5, [pc, #144]	; (98c4 <grid_sys_uart_init+0x11c>)
    9832:	4a25      	ldr	r2, [pc, #148]	; (98c8 <grid_sys_uart_init+0x120>)
    9834:	2101      	movs	r1, #1
    9836:	4628      	mov	r0, r5
    9838:	47a0      	blx	r4
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    983a:	2101      	movs	r1, #1
    983c:	4640      	mov	r0, r8
    983e:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 98f8 <grid_sys_uart_init+0x150>
    9842:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    9844:	2101      	movs	r1, #1
    9846:	4638      	mov	r0, r7
    9848:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    984a:	2101      	movs	r1, #1
    984c:	4630      	mov	r0, r6
    984e:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    9850:	2101      	movs	r1, #1
    9852:	4628      	mov	r0, r5
    9854:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    9856:	4a1d      	ldr	r2, [pc, #116]	; (98cc <grid_sys_uart_init+0x124>)
    9858:	2102      	movs	r1, #2
    985a:	4640      	mov	r0, r8
    985c:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    985e:	4a1c      	ldr	r2, [pc, #112]	; (98d0 <grid_sys_uart_init+0x128>)
    9860:	2102      	movs	r1, #2
    9862:	4638      	mov	r0, r7
    9864:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    9866:	4a1b      	ldr	r2, [pc, #108]	; (98d4 <grid_sys_uart_init+0x12c>)
    9868:	2102      	movs	r1, #2
    986a:	4630      	mov	r0, r6
    986c:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    986e:	4a1a      	ldr	r2, [pc, #104]	; (98d8 <grid_sys_uart_init+0x130>)
    9870:	2102      	movs	r1, #2
    9872:	4628      	mov	r0, r5
    9874:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    9876:	4919      	ldr	r1, [pc, #100]	; (98dc <grid_sys_uart_init+0x134>)
    9878:	4640      	mov	r0, r8
    987a:	4c19      	ldr	r4, [pc, #100]	; (98e0 <grid_sys_uart_init+0x138>)
    987c:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    987e:	4919      	ldr	r1, [pc, #100]	; (98e4 <grid_sys_uart_init+0x13c>)
    9880:	4638      	mov	r0, r7
    9882:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    9884:	4918      	ldr	r1, [pc, #96]	; (98e8 <grid_sys_uart_init+0x140>)
    9886:	4630      	mov	r0, r6
    9888:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    988a:	4918      	ldr	r1, [pc, #96]	; (98ec <grid_sys_uart_init+0x144>)
    988c:	4628      	mov	r0, r5
    988e:	47a0      	blx	r4
	
	
	usart_async_enable(&USART_NORTH);
    9890:	4640      	mov	r0, r8
    9892:	4c17      	ldr	r4, [pc, #92]	; (98f0 <grid_sys_uart_init+0x148>)
    9894:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    9896:	4638      	mov	r0, r7
    9898:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    989a:	4630      	mov	r0, r6
    989c:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    989e:	4628      	mov	r0, r5
    98a0:	47a0      	blx	r4
    98a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    98a6:	bf00      	nop
    98a8:	41008000 	.word	0x41008000
    98ac:	000096bd 	.word	0x000096bd
    98b0:	0000c545 	.word	0x0000c545
    98b4:	20001180 	.word	0x20001180
    98b8:	000096a9 	.word	0x000096a9
    98bc:	200012d8 	.word	0x200012d8
    98c0:	00009695 	.word	0x00009695
    98c4:	20001288 	.word	0x20001288
    98c8:	00009681 	.word	0x00009681
    98cc:	00009721 	.word	0x00009721
    98d0:	0000970d 	.word	0x0000970d
    98d4:	000096f9 	.word	0x000096f9
    98d8:	000096e5 	.word	0x000096e5
    98dc:	2000725c 	.word	0x2000725c
    98e0:	0000c53d 	.word	0x0000c53d
    98e4:	2000af98 	.word	0x2000af98
    98e8:	2000dee8 	.word	0x2000dee8
    98ec:	20013f14 	.word	0x20013f14
    98f0:	0000c51d 	.word	0x0000c51d
    98f4:	200011d4 	.word	0x200011d4
    98f8:	0000c599 	.word	0x0000c599

000098fc <grid_sys_dma_rx_init_one>:

}



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    98fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    98fe:	b083      	sub	sp, #12
    9900:	4605      	mov	r5, r0
    9902:	460f      	mov	r7, r1
    9904:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    9906:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    9908:	6843      	ldr	r3, [r0, #4]
    990a:	6a19      	ldr	r1, [r3, #32]
    990c:	3128      	adds	r1, #40	; 0x28
    990e:	4620      	mov	r0, r4
    9910:	4b0e      	ldr	r3, [pc, #56]	; (994c <grid_sys_dma_rx_init_one+0x50>)
    9912:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    9914:	f505 519d 	add.w	r1, r5, #5024	; 0x13a0
    9918:	3114      	adds	r1, #20
    991a:	4620      	mov	r0, r4
    991c:	4b0c      	ldr	r3, [pc, #48]	; (9950 <grid_sys_dma_rx_init_one+0x54>)
    991e:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    9920:	4639      	mov	r1, r7
    9922:	4620      	mov	r0, r4
    9924:	4b0b      	ldr	r3, [pc, #44]	; (9954 <grid_sys_dma_rx_init_one+0x58>)
    9926:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    9928:	4621      	mov	r1, r4
    992a:	a801      	add	r0, sp, #4
    992c:	4b0a      	ldr	r3, [pc, #40]	; (9958 <grid_sys_dma_rx_init_one+0x5c>)
    992e:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    9930:	9b01      	ldr	r3, [sp, #4]
    9932:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    9934:	2201      	movs	r2, #1
    9936:	2100      	movs	r1, #0
    9938:	4620      	mov	r0, r4
    993a:	4b08      	ldr	r3, [pc, #32]	; (995c <grid_sys_dma_rx_init_one+0x60>)
    993c:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    993e:	2100      	movs	r1, #0
    9940:	4620      	mov	r0, r4
    9942:	4b07      	ldr	r3, [pc, #28]	; (9960 <grid_sys_dma_rx_init_one+0x64>)
    9944:	4798      	blx	r3
	

}
    9946:	b003      	add	sp, #12
    9948:	bdf0      	pop	{r4, r5, r6, r7, pc}
    994a:	bf00      	nop
    994c:	0000d34d 	.word	0x0000d34d
    9950:	0000d33d 	.word	0x0000d33d
    9954:	0000d379 	.word	0x0000d379
    9958:	0000d411 	.word	0x0000d411
    995c:	0000d2e9 	.word	0x0000d2e9
    9960:	0000d3d1 	.word	0x0000d3d1

00009964 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    9964:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    9966:	4a10      	ldr	r2, [pc, #64]	; (99a8 <grid_sys_dma_rx_init+0x44>)
    9968:	f241 3188 	movw	r1, #5000	; 0x1388
    996c:	480f      	ldr	r0, [pc, #60]	; (99ac <grid_sys_dma_rx_init+0x48>)
    996e:	4c10      	ldr	r4, [pc, #64]	; (99b0 <grid_sys_dma_rx_init+0x4c>)
    9970:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    9972:	4a10      	ldr	r2, [pc, #64]	; (99b4 <grid_sys_dma_rx_init+0x50>)
    9974:	f241 3188 	movw	r1, #5000	; 0x1388
    9978:	480f      	ldr	r0, [pc, #60]	; (99b8 <grid_sys_dma_rx_init+0x54>)
    997a:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    997c:	4a0f      	ldr	r2, [pc, #60]	; (99bc <grid_sys_dma_rx_init+0x58>)
    997e:	f241 3188 	movw	r1, #5000	; 0x1388
    9982:	480f      	ldr	r0, [pc, #60]	; (99c0 <grid_sys_dma_rx_init+0x5c>)
    9984:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    9986:	4a0f      	ldr	r2, [pc, #60]	; (99c4 <grid_sys_dma_rx_init+0x60>)
    9988:	f241 3188 	movw	r1, #5000	; 0x1388
    998c:	480e      	ldr	r0, [pc, #56]	; (99c8 <grid_sys_dma_rx_init+0x64>)
    998e:	47a0      	blx	r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    9990:	4b0e      	ldr	r3, [pc, #56]	; (99cc <grid_sys_dma_rx_init+0x68>)
    9992:	2200      	movs	r2, #0
    9994:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    9998:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    999c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    99a0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    99a4:	bd10      	pop	{r4, pc}
    99a6:	bf00      	nop
    99a8:	00009795 	.word	0x00009795
    99ac:	200013a8 	.word	0x200013a8
    99b0:	000098fd 	.word	0x000098fd
    99b4:	00009781 	.word	0x00009781
    99b8:	20010f38 	.word	0x20010f38
    99bc:	0000976d 	.word	0x0000976d
    99c0:	2000af9c 	.word	0x2000af9c
    99c4:	00009759 	.word	0x00009759
    99c8:	20007b9c 	.word	0x20007b9c
    99cc:	e000e100 	.word	0xe000e100

000099d0 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    99d0:	b510      	push	{r4, lr}
	
	mod->uptime = 0;
    99d2:	2300      	movs	r3, #0
    99d4:	6003      	str	r3, [r0, #0]
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    99d6:	4a1c      	ldr	r2, [pc, #112]	; (9a48 <grid_sys_init+0x78>)
    99d8:	7812      	ldrb	r2, [r2, #0]
	mod->reset_cause = hri_rstc_read_RCAUSE_reg(RSTC);
    99da:	7102      	strb	r2, [r0, #4]
	
	
	mod->bank_color_r[0] = 0;
    99dc:	75c3      	strb	r3, [r0, #23]
	mod->bank_color_g[0] = 100;
    99de:	2164      	movs	r1, #100	; 0x64
    99e0:	76c1      	strb	r1, [r0, #27]
	mod->bank_color_b[0] = 200;
    99e2:	22c8      	movs	r2, #200	; 0xc8
    99e4:	77c2      	strb	r2, [r0, #31]
	
	mod->bank_color_r[1] = 200;
    99e6:	7602      	strb	r2, [r0, #24]
	mod->bank_color_g[1] = 100;
    99e8:	7701      	strb	r1, [r0, #28]
	mod->bank_color_b[1] = 0;
    99ea:	f880 3020 	strb.w	r3, [r0, #32]
		
	mod->bank_color_r[2] = 50;
    99ee:	2432      	movs	r4, #50	; 0x32
    99f0:	7644      	strb	r4, [r0, #25]
	mod->bank_color_g[2] = 200;
    99f2:	7742      	strb	r2, [r0, #29]
	mod->bank_color_b[2] = 50;
    99f4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
	
	mod->bank_color_r[3] = 100;
    99f8:	7681      	strb	r1, [r0, #26]
	mod->bank_color_g[3] = 0;
    99fa:	7783      	strb	r3, [r0, #30]
	mod->bank_color_b[3] = 200;
    99fc:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	
	mod->bank_enabled[0] = 1;
    9a00:	2201      	movs	r2, #1
    9a02:	74c2      	strb	r2, [r0, #19]
	mod->bank_enabled[1] = 1;
    9a04:	7502      	strb	r2, [r0, #20]
	mod->bank_enabled[2] = 1;
    9a06:	7542      	strb	r2, [r0, #21]
	mod->bank_enabled[3] = 1;
    9a08:	7582      	strb	r2, [r0, #22]
	
	mod->bank_activebank_color_r = 0;
    9a0a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	mod->bank_activebank_color_g = 0;
    9a0e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	mod->bank_activebank_color_b = 0;
    9a12:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
	
	mod->mapmodestate = 1;
    9a16:	7402      	strb	r2, [r0, #16]
	
	mod->bank_active_changed = 0;
    9a18:	7443      	strb	r3, [r0, #17]
	mod->bank_setting_changed_flag = 0;
    9a1a:	7483      	strb	r3, [r0, #18]
	
	mod->bank_init_flag = 0;
    9a1c:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27


	mod->bank_activebank_number = 0;
    9a20:	73c3      	strb	r3, [r0, #15]

	
	if (banknumber == 255){
			
		//mod->bank_activebank_number = 0;
		mod->bank_activebank_valid = 0;
    9a22:	490a      	ldr	r1, [pc, #40]	; (9a4c <grid_sys_init+0x7c>)
    9a24:	f881 3023 	strb.w	r3, [r1, #35]	; 0x23
		
		mod->bank_active_changed = 1;
    9a28:	744a      	strb	r2, [r1, #17]
				
		mod->bank_activebank_color_r = 127;
    9a2a:	237f      	movs	r3, #127	; 0x7f
    9a2c:	f881 3024 	strb.w	r3, [r1, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
    9a30:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
		mod->bank_activebank_color_b = 127;
    9a34:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
	grid_port_init_all();
    9a38:	4b05      	ldr	r3, [pc, #20]	; (9a50 <grid_sys_init+0x80>)
    9a3a:	4798      	blx	r3
	grid_sys_uart_init();
    9a3c:	4b05      	ldr	r3, [pc, #20]	; (9a54 <grid_sys_init+0x84>)
    9a3e:	4798      	blx	r3
	grid_sys_dma_rx_init();
    9a40:	4b05      	ldr	r3, [pc, #20]	; (9a58 <grid_sys_init+0x88>)
    9a42:	4798      	blx	r3
    9a44:	bd10      	pop	{r4, pc}
    9a46:	bf00      	nop
    9a48:	40000c00 	.word	0x40000c00
    9a4c:	20007260 	.word	0x20007260
    9a50:	0000662d 	.word	0x0000662d
    9a54:	000097a9 	.word	0x000097a9
    9a58:	00009965 	.word	0x00009965

00009a5c <grid_sys_bank_enable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    9a5c:	2903      	cmp	r1, #3
    9a5e:	d802      	bhi.n	9a66 <grid_sys_bank_enable+0xa>
		mod->bank_enabled[banknumber] = 1;
    9a60:	4408      	add	r0, r1
    9a62:	2301      	movs	r3, #1
    9a64:	74c3      	strb	r3, [r0, #19]
}
    9a66:	4770      	bx	lr

00009a68 <grid_sys_bank_disable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    9a68:	2903      	cmp	r1, #3
    9a6a:	d802      	bhi.n	9a72 <grid_sys_bank_disable+0xa>
		mod->bank_enabled[banknumber] = 0;
    9a6c:	4408      	add	r0, r1
    9a6e:	2300      	movs	r3, #0
    9a70:	74c3      	strb	r3, [r0, #19]
}
    9a72:	4770      	bx	lr

00009a74 <grid_sys_bank_set_color>:
	if (banknumber>GRID_SYS_BANK_MAXNUMBER){
    9a74:	2904      	cmp	r1, #4
    9a76:	d901      	bls.n	9a7c <grid_sys_bank_set_color+0x8>
		return false;
    9a78:	2000      	movs	r0, #0
    9a7a:	4770      	bx	lr
	mod->bank_color_r[banknumber] = ((rgb&0x00FF0000)>>16);
    9a7c:	4408      	add	r0, r1
    9a7e:	0c13      	lsrs	r3, r2, #16
    9a80:	75c3      	strb	r3, [r0, #23]
	mod->bank_color_g[banknumber] = ((rgb&0x0000FF00)>>8);
    9a82:	0a13      	lsrs	r3, r2, #8
    9a84:	76c3      	strb	r3, [r0, #27]
	mod->bank_color_b[banknumber] = ((rgb&0x000000FF)>>0);
    9a86:	77c2      	strb	r2, [r0, #31]
}
    9a88:	4770      	bx	lr

00009a8a <grid_sys_get_bank_num>:
}
    9a8a:	7bc0      	ldrb	r0, [r0, #15]
    9a8c:	4770      	bx	lr

00009a8e <grid_sys_get_bank_valid>:
}
    9a8e:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
    9a92:	4770      	bx	lr

00009a94 <grid_sys_get_bank_red>:
}
    9a94:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
    9a98:	4770      	bx	lr

00009a9a <grid_sys_get_bank_gre>:
}
    9a9a:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
    9a9e:	4770      	bx	lr

00009aa0 <grid_sys_get_bank_blu>:
}
    9aa0:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
    9aa4:	4770      	bx	lr

00009aa6 <grid_sys_get_bank_next>:
uint8_t grid_sys_get_bank_next(struct grid_sys_model* mod){
    9aa6:	b430      	push	{r4, r5}
	return mod->bank_activebank_number;
    9aa8:	7bc4      	ldrb	r4, [r0, #15]
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    9aaa:	1c63      	adds	r3, r4, #1
    9aac:	425a      	negs	r2, r3
    9aae:	f003 0303 	and.w	r3, r3, #3
    9ab2:	f002 0203 	and.w	r2, r2, #3
    9ab6:	bf58      	it	pl
    9ab8:	4253      	negpl	r3, r2
		if (mod->bank_enabled[bank_check] == 1){
    9aba:	fa50 f283 	uxtab	r2, r0, r3
    9abe:	7cd2      	ldrb	r2, [r2, #19]
    9ac0:	2a01      	cmp	r2, #1
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    9ac2:	bf08      	it	eq
    9ac4:	b2dc      	uxtbeq	r4, r3
		if (mod->bank_enabled[bank_check] == 1){
    9ac6:	d010      	beq.n	9aea <grid_sys_get_bank_next+0x44>
    9ac8:	1ca3      	adds	r3, r4, #2
    9aca:	1d65      	adds	r5, r4, #5
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    9acc:	4259      	negs	r1, r3
    9ace:	f003 0203 	and.w	r2, r3, #3
    9ad2:	f001 0103 	and.w	r1, r1, #3
    9ad6:	bf58      	it	pl
    9ad8:	424a      	negpl	r2, r1
		if (mod->bank_enabled[bank_check] == 1){
    9ada:	fa50 f182 	uxtab	r1, r0, r2
    9ade:	7cc9      	ldrb	r1, [r1, #19]
    9ae0:	2901      	cmp	r1, #1
    9ae2:	d005      	beq.n	9af0 <grid_sys_get_bank_next+0x4a>
    9ae4:	3301      	adds	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9ae6:	42ab      	cmp	r3, r5
    9ae8:	d1f0      	bne.n	9acc <grid_sys_get_bank_next+0x26>
}
    9aea:	4620      	mov	r0, r4
    9aec:	bc30      	pop	{r4, r5}
    9aee:	4770      	bx	lr
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    9af0:	b2d4      	uxtb	r4, r2
    9af2:	e7fa      	b.n	9aea <grid_sys_get_bank_next+0x44>

00009af4 <grid_sys_get_bank_number_of_first_valid>:
uint8_t grid_sys_get_bank_number_of_first_valid(struct grid_sys_model* mod){
    9af4:	4603      	mov	r3, r0
		if (mod->bank_enabled[i] == 1){
    9af6:	7cc2      	ldrb	r2, [r0, #19]
    9af8:	2a01      	cmp	r2, #1
    9afa:	d00d      	beq.n	9b18 <grid_sys_get_bank_number_of_first_valid+0x24>
    9afc:	7d00      	ldrb	r0, [r0, #20]
    9afe:	2801      	cmp	r0, #1
    9b00:	d00b      	beq.n	9b1a <grid_sys_get_bank_number_of_first_valid+0x26>
    9b02:	7d5a      	ldrb	r2, [r3, #21]
    9b04:	2a01      	cmp	r2, #1
    9b06:	d005      	beq.n	9b14 <grid_sys_get_bank_number_of_first_valid+0x20>
    9b08:	7d9b      	ldrb	r3, [r3, #22]
    9b0a:	2b01      	cmp	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9b0c:	bf14      	ite	ne
    9b0e:	20ff      	movne	r0, #255	; 0xff
    9b10:	2003      	moveq	r0, #3
    9b12:	4770      	bx	lr
    9b14:	2002      	movs	r0, #2
    9b16:	4770      	bx	lr
    9b18:	2000      	movs	r0, #0
}
    9b1a:	4770      	bx	lr

00009b1c <grid_sys_set_bank>:
	if (banknumber == 255){
    9b1c:	29ff      	cmp	r1, #255	; 0xff
    9b1e:	d009      	beq.n	9b34 <grid_sys_set_bank+0x18>

		
	}
	else if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    9b20:	2903      	cmp	r1, #3
    9b22:	d806      	bhi.n	9b32 <grid_sys_set_bank+0x16>
							
							
		mod->bank_init_flag = 1;
    9b24:	2301      	movs	r3, #1
    9b26:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
		
		
		if (mod->bank_enabled[banknumber] == 1){
    9b2a:	1843      	adds	r3, r0, r1
    9b2c:	7cdb      	ldrb	r3, [r3, #19]
    9b2e:	2b01      	cmp	r3, #1
    9b30:	d00d      	beq.n	9b4e <grid_sys_set_bank+0x32>
    9b32:	4770      	bx	lr
		mod->bank_activebank_valid = 0;
    9b34:	2300      	movs	r3, #0
    9b36:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
		mod->bank_active_changed = 1;
    9b3a:	2301      	movs	r3, #1
    9b3c:	7443      	strb	r3, [r0, #17]
		mod->bank_activebank_color_r = 127;
    9b3e:	237f      	movs	r3, #127	; 0x7f
    9b40:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
    9b44:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
		mod->bank_activebank_color_b = 127;
    9b48:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
    9b4c:	4770      	bx	lr
			
			mod->bank_activebank_number = banknumber;
    9b4e:	73c1      	strb	r1, [r0, #15]
			mod->bank_activebank_valid = 1;
    9b50:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
			
			mod->bank_active_changed = 1;
    9b54:	7443      	strb	r3, [r0, #17]
			
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
    9b56:	4401      	add	r1, r0
    9b58:	7dcb      	ldrb	r3, [r1, #23]
    9b5a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
    9b5e:	7ecb      	ldrb	r3, [r1, #27]
    9b60:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    9b64:	7fcb      	ldrb	r3, [r1, #31]
    9b66:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
		//grid_debug_print_text("Invalid Bank Number");	
				
	}

	
}
    9b6a:	e7e2      	b.n	9b32 <grid_sys_set_bank+0x16>

00009b6c <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    9b6c:	6a80      	ldr	r0, [r0, #40]	; 0x28
    9b6e:	4770      	bx	lr

00009b70 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    9b70:	6a80      	ldr	r0, [r0, #40]	; 0x28
	
	

}
    9b72:	1a40      	subs	r0, r0, r1
    9b74:	4770      	bx	lr

00009b76 <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	
	mod->realtime++;
    9b76:	6a83      	ldr	r3, [r0, #40]	; 0x28
    9b78:	3301      	adds	r3, #1
    9b7a:	6283      	str	r3, [r0, #40]	; 0x28
	if (mod->uptime != -1){
    9b7c:	6803      	ldr	r3, [r0, #0]
    9b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
		mod->uptime++;
    9b82:	bf1c      	itt	ne
    9b84:	3301      	addne	r3, #1
    9b86:	6003      	strne	r3, [r0, #0]
    9b88:	4770      	bx	lr

00009b8a <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    9b8a:	7b80      	ldrb	r0, [r0, #14]
    9b8c:	4770      	bx	lr

00009b8e <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    9b8e:	2300      	movs	r3, #0
    9b90:	7383      	strb	r3, [r0, #14]
    9b92:	4770      	bx	lr

00009b94 <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    9b94:	7b03      	ldrb	r3, [r0, #12]
    9b96:	b123      	cbz	r3, 9ba2 <grid_sys_alert_get_color_intensity+0xe>
		
		return (250-abs(mod->alert_state/2-250))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    9b98:	2b01      	cmp	r3, #1
    9b9a:	d00f      	beq.n	9bbc <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    9b9c:	2b02      	cmp	r3, #2
    9b9e:	d015      	beq.n	9bcc <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    9ba0:	4770      	bx	lr
		return (250-abs(mod->alert_state/2-250))/2;
    9ba2:	8940      	ldrh	r0, [r0, #10]
    9ba4:	0840      	lsrs	r0, r0, #1
    9ba6:	38fa      	subs	r0, #250	; 0xfa
    9ba8:	2800      	cmp	r0, #0
    9baa:	bfb8      	it	lt
    9bac:	4240      	neglt	r0, r0
    9bae:	f1c0 00fa 	rsb	r0, r0, #250	; 0xfa
    9bb2:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    9bb6:	f3c0 0047 	ubfx	r0, r0, #1, #8
    9bba:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    9bbc:	8940      	ldrh	r0, [r0, #10]
    9bbe:	4b06      	ldr	r3, [pc, #24]	; (9bd8 <grid_sys_alert_get_color_intensity+0x44>)
    9bc0:	fba3 3000 	umull	r3, r0, r3, r0
    9bc4:	f340 1000 	sbfx	r0, r0, #4, #1
    9bc8:	b2c0      	uxtb	r0, r0
    9bca:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    9bcc:	8940      	ldrh	r0, [r0, #10]
    9bce:	2864      	cmp	r0, #100	; 0x64
    9bd0:	bf8c      	ite	hi
    9bd2:	20ff      	movhi	r0, #255	; 0xff
    9bd4:	2000      	movls	r0, #0
    9bd6:	4770      	bx	lr
    9bd8:	10624dd3 	.word	0x10624dd3

00009bdc <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    9bdc:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    9bde:	2401      	movs	r4, #1
    9be0:	7384      	strb	r4, [r0, #14]
	mod->alert_color_red = red;
    9be2:	7181      	strb	r1, [r0, #6]
	mod->alert_color_green = green;
    9be4:	71c2      	strb	r2, [r0, #7]
	mod->alert_color_blue = blue;
    9be6:	7203      	strb	r3, [r0, #8]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    9be8:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    9bec:	8143      	strh	r3, [r0, #10]
	mod->alert_style = style;
    9bee:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9bf2:	7303      	strb	r3, [r0, #12]
	
}
    9bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
    9bf8:	4770      	bx	lr

00009bfa <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    9bfa:	7980      	ldrb	r0, [r0, #6]
    9bfc:	4770      	bx	lr

00009bfe <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    9bfe:	79c0      	ldrb	r0, [r0, #7]
    9c00:	4770      	bx	lr

00009c02 <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    9c02:	7a00      	ldrb	r0, [r0, #8]
    9c04:	4770      	bx	lr

00009c06 <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    9c06:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    9c08:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    9c0c:	b2d8      	uxtb	r0, r3
    9c0e:	2809      	cmp	r0, #9
    9c10:	d90d      	bls.n	9c2e <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    9c12:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    9c16:	b2db      	uxtb	r3, r3
    9c18:	2b05      	cmp	r3, #5
    9c1a:	d903      	bls.n	9c24 <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    9c1c:	b131      	cbz	r1, 9c2c <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    9c1e:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    9c20:	2000      	movs	r0, #0
    9c22:	4770      	bx	lr
		result = ascii - 97 + 10;
    9c24:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    9c28:	b2c0      	uxtb	r0, r0
    9c2a:	4770      	bx	lr
	uint8_t result = 0;
    9c2c:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    9c2e:	4770      	bx	lr

00009c30 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    9c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    9c34:	b1c1      	cbz	r1, 9c68 <grid_sys_read_hex_string_value+0x38>
    9c36:	4690      	mov	r8, r2
    9c38:	1e45      	subs	r5, r0, #1
    9c3a:	1e4b      	subs	r3, r1, #1
    9c3c:	009c      	lsls	r4, r3, #2
    9c3e:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    9c42:	3f02      	subs	r7, #2
    9c44:	b2db      	uxtb	r3, r3
    9c46:	1aff      	subs	r7, r7, r3
    9c48:	00bf      	lsls	r7, r7, #2
    9c4a:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    9c4c:	f8df 901c 	ldr.w	r9, [pc, #28]	; 9c6c <grid_sys_read_hex_string_value+0x3c>
    9c50:	4641      	mov	r1, r8
    9c52:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    9c56:	47c8      	blx	r9
    9c58:	40a0      	lsls	r0, r4
    9c5a:	4406      	add	r6, r0
    9c5c:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    9c5e:	42bc      	cmp	r4, r7
    9c60:	d1f6      	bne.n	9c50 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    9c62:	4630      	mov	r0, r6
    9c64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    9c68:	2600      	movs	r6, #0
	return result;
    9c6a:	e7fa      	b.n	9c62 <grid_sys_read_hex_string_value+0x32>
    9c6c:	00009c07 	.word	0x00009c07

00009c70 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    9c70:	b530      	push	{r4, r5, lr}
    9c72:	b085      	sub	sp, #20
    9c74:	4605      	mov	r5, r0
    9c76:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    9c78:	4909      	ldr	r1, [pc, #36]	; (9ca0 <grid_sys_write_hex_string_value+0x30>)
    9c7a:	a801      	add	r0, sp, #4
    9c7c:	4b09      	ldr	r3, [pc, #36]	; (9ca4 <grid_sys_write_hex_string_value+0x34>)
    9c7e:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    9c80:	b164      	cbz	r4, 9c9c <grid_sys_write_hex_string_value+0x2c>
    9c82:	ab04      	add	r3, sp, #16
    9c84:	1b1a      	subs	r2, r3, r4
    9c86:	3a05      	subs	r2, #5
    9c88:	1e6b      	subs	r3, r5, #1
    9c8a:	1e60      	subs	r0, r4, #1
    9c8c:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    9c90:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    9c94:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    9c98:	4283      	cmp	r3, r0
    9c9a:	d1f9      	bne.n	9c90 <grid_sys_write_hex_string_value+0x20>
	}

}
    9c9c:	b005      	add	sp, #20
    9c9e:	bd30      	pop	{r4, r5, pc}
    9ca0:	000141d4 	.word	0x000141d4
    9ca4:	00012d99 	.word	0x00012d99

00009ca8 <grid_sys_get_id>:



uint32_t grid_sys_get_id(uint32_t* return_array){
			
	return_array[0] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_0);
    9ca8:	4b06      	ldr	r3, [pc, #24]	; (9cc4 <grid_sys_get_id+0x1c>)
    9caa:	681b      	ldr	r3, [r3, #0]
    9cac:	6003      	str	r3, [r0, #0]
	return_array[1] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_1);
    9cae:	4b06      	ldr	r3, [pc, #24]	; (9cc8 <grid_sys_get_id+0x20>)
    9cb0:	681b      	ldr	r3, [r3, #0]
    9cb2:	6043      	str	r3, [r0, #4]
	return_array[2] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_2);
    9cb4:	4b05      	ldr	r3, [pc, #20]	; (9ccc <grid_sys_get_id+0x24>)
    9cb6:	681b      	ldr	r3, [r3, #0]
    9cb8:	6083      	str	r3, [r0, #8]
	return_array[3] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_3);
    9cba:	4b05      	ldr	r3, [pc, #20]	; (9cd0 <grid_sys_get_id+0x28>)
    9cbc:	681b      	ldr	r3, [r3, #0]
    9cbe:	60c3      	str	r3, [r0, #12]
	
	return 1;
	
}
    9cc0:	2001      	movs	r0, #1
    9cc2:	4770      	bx	lr
    9cc4:	008061fc 	.word	0x008061fc
    9cc8:	00806010 	.word	0x00806010
    9ccc:	00806014 	.word	0x00806014
    9cd0:	00806018 	.word	0x00806018

00009cd4 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    9cd4:	4b34      	ldr	r3, [pc, #208]	; (9da8 <grid_sys_get_hwcfg+0xd4>)
    9cd6:	681b      	ldr	r3, [r3, #0]
    9cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
    9cdc:	d002      	beq.n	9ce4 <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    9cde:	4b32      	ldr	r3, [pc, #200]	; (9da8 <grid_sys_get_hwcfg+0xd4>)
    9ce0:	6818      	ldr	r0, [r3, #0]
    9ce2:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    9ce4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    9ce8:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9cea:	4b30      	ldr	r3, [pc, #192]	; (9dac <grid_sys_get_hwcfg+0xd8>)
    9cec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    9cf0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9cf4:	492e      	ldr	r1, [pc, #184]	; (9db0 <grid_sys_get_hwcfg+0xdc>)
    9cf6:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    9cfa:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    9cfe:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9d02:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    9d06:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9d0a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    9d0e:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    9d12:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9d16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    9d1a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9d1e:	4925      	ldr	r1, [pc, #148]	; (9db4 <grid_sys_get_hwcfg+0xe0>)
    9d20:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    9d24:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    9d28:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9d2c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    9d30:	2001      	movs	r0, #1
    9d32:	4b21      	ldr	r3, [pc, #132]	; (9db8 <grid_sys_get_hwcfg+0xe4>)
    9d34:	4798      	blx	r3
    9d36:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    9d38:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9d3a:	4d1c      	ldr	r5, [pc, #112]	; (9dac <grid_sys_get_hwcfg+0xd8>)
    9d3c:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    9d40:	4f1d      	ldr	r7, [pc, #116]	; (9db8 <grid_sys_get_hwcfg+0xe4>)
    9d42:	e00c      	b.n	9d5e <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    9d44:	2e07      	cmp	r6, #7
    9d46:	d027      	beq.n	9d98 <grid_sys_get_hwcfg+0xc4>
    9d48:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    9d4c:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    9d50:	2001      	movs	r0, #1
    9d52:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9d54:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    9d58:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    9d5a:	2e08      	cmp	r6, #8
    9d5c:	d01c      	beq.n	9d98 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9d5e:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    9d62:	2001      	movs	r0, #1
    9d64:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    9d66:	a801      	add	r0, sp, #4
    9d68:	4b14      	ldr	r3, [pc, #80]	; (9dbc <grid_sys_get_hwcfg+0xe8>)
    9d6a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    9d6c:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    9d70:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    9d74:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    9d78:	405c      	eors	r4, r3
    9d7a:	4014      	ands	r4, r2
    9d7c:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    9d7e:	a801      	add	r0, sp, #4
    9d80:	4b0f      	ldr	r3, [pc, #60]	; (9dc0 <grid_sys_get_hwcfg+0xec>)
    9d82:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    9d84:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    9d88:	d0dc      	beq.n	9d44 <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    9d8a:	2301      	movs	r3, #1
    9d8c:	40b3      	lsls	r3, r6
    9d8e:	ea43 0808 	orr.w	r8, r3, r8
    9d92:	fa5f f888 	uxtb.w	r8, r8
    9d96:	e7d5      	b.n	9d44 <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    9d98:	4b03      	ldr	r3, [pc, #12]	; (9da8 <grid_sys_get_hwcfg+0xd4>)
    9d9a:	f8c3 8000 	str.w	r8, [r3]
}
    9d9e:	4b02      	ldr	r3, [pc, #8]	; (9da8 <grid_sys_get_hwcfg+0xd4>)
    9da0:	6818      	ldr	r0, [r3, #0]
    9da2:	b003      	add	sp, #12
    9da4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    9da8:	20000344 	.word	0x20000344
    9dac:	41008000 	.word	0x41008000
    9db0:	40002000 	.word	0x40002000
    9db4:	40028000 	.word	0x40028000
    9db8:	0000bc59 	.word	0x0000bc59
    9dbc:	0000bbfd 	.word	0x0000bbfd
    9dc0:	0000bc0b 	.word	0x0000bc0b

00009dc4 <grid_msg_calculate_checksum_of_packet_string>:
}

uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    9dc4:	2903      	cmp	r1, #3
    9dc6:	d009      	beq.n	9ddc <grid_msg_calculate_checksum_of_packet_string+0x18>
    9dc8:	1e43      	subs	r3, r0, #1
    9dca:	3904      	subs	r1, #4
    9dcc:	4401      	add	r1, r0
    9dce:	2000      	movs	r0, #0
		checksum ^= str[i];
    9dd0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    9dd4:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    9dd6:	428b      	cmp	r3, r1
    9dd8:	d1fa      	bne.n	9dd0 <grid_msg_calculate_checksum_of_packet_string+0xc>
    9dda:	4770      	bx	lr
	uint8_t checksum = 0;
    9ddc:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    9dde:	4770      	bx	lr

00009de0 <grid_msg_checksum_read>:
	return checksum;
	
}


uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    9de0:	b500      	push	{lr}
    9de2:	b083      	sub	sp, #12
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    9de4:	1ecb      	subs	r3, r1, #3
    9de6:	f10d 0207 	add.w	r2, sp, #7
    9dea:	2102      	movs	r1, #2
    9dec:	4418      	add	r0, r3
    9dee:	4b03      	ldr	r3, [pc, #12]	; (9dfc <grid_msg_checksum_read+0x1c>)
    9df0:	4798      	blx	r3
}
    9df2:	b2c0      	uxtb	r0, r0
    9df4:	b003      	add	sp, #12
    9df6:	f85d fb04 	ldr.w	pc, [sp], #4
    9dfa:	bf00      	nop
    9dfc:	00009c31 	.word	0x00009c31

00009e00 <grid_msg_checksum_write>:

void grid_msg_checksum_write(uint8_t* message, uint32_t length, uint8_t checksum){
    9e00:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    9e02:	1ecb      	subs	r3, r1, #3
    9e04:	2102      	movs	r1, #2
    9e06:	4418      	add	r0, r3
    9e08:	4b01      	ldr	r3, [pc, #4]	; (9e10 <grid_msg_checksum_write+0x10>)
    9e0a:	4798      	blx	r3
    9e0c:	bd08      	pop	{r3, pc}
    9e0e:	bf00      	nop
    9e10:	00009c71 	.word	0x00009c71

00009e14 <grid_msg_get_parameter>:
}


// MESSAGE PARAMETER FUNCTIONS

uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    9e14:	b510      	push	{r4, lr}
    9e16:	4614      	mov	r4, r2
		
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    9e18:	4408      	add	r0, r1
    9e1a:	461a      	mov	r2, r3
    9e1c:	4621      	mov	r1, r4
    9e1e:	4b01      	ldr	r3, [pc, #4]	; (9e24 <grid_msg_get_parameter+0x10>)
    9e20:	4798      	blx	r3
}
    9e22:	bd10      	pop	{r4, pc}
    9e24:	00009c31 	.word	0x00009c31

00009e28 <grid_msg_set_parameter>:

uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    9e28:	b510      	push	{r4, lr}
    9e2a:	4614      	mov	r4, r2
	
	grid_sys_write_hex_string_value(&message[offset], length, value);
    9e2c:	4408      	add	r0, r1
    9e2e:	461a      	mov	r2, r3
    9e30:	4621      	mov	r1, r4
    9e32:	4b01      	ldr	r3, [pc, #4]	; (9e38 <grid_msg_set_parameter+0x10>)
    9e34:	4798      	blx	r3
	
}
    9e36:	bd10      	pop	{r4, pc}
    9e38:	00009c71 	.word	0x00009c71

00009e3c <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    9e3c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    9e3e:	4299      	cmp	r1, r3
    9e40:	d00d      	beq.n	9e5e <grid_msg_find_recent+0x22>
    9e42:	2301      	movs	r3, #1
    9e44:	f003 021f 	and.w	r2, r3, #31
    9e48:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    9e4c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    9e4e:	428a      	cmp	r2, r1
    9e50:	d007      	beq.n	9e62 <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    9e52:	3301      	adds	r3, #1
    9e54:	b2db      	uxtb	r3, r3
    9e56:	2b20      	cmp	r3, #32
    9e58:	d1f4      	bne.n	9e44 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    9e5a:	2000      	movs	r0, #0
    9e5c:	4770      	bx	lr
			return 1;
    9e5e:	2001      	movs	r0, #1
    9e60:	4770      	bx	lr
    9e62:	2001      	movs	r0, #1
}
    9e64:	4770      	bx	lr

00009e66 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    9e66:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
    9e6a:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    9e6c:	f003 031f 	and.w	r3, r3, #31
    9e70:	f880 30ac 	strb.w	r3, [r0, #172]	; 0xac
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    9e74:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    9e78:	62c1      	str	r1, [r0, #44]	; 0x2c
    9e7a:	4770      	bx	lr

00009e7c <grid_ui_model_init>:
	}
	
}


void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    9e7c:	b538      	push	{r3, r4, r5, lr}
    9e7e:	4604      	mov	r4, r0
    9e80:	460d      	mov	r5, r1
	
	mod->status = GRID_UI_STATUS_INITIALIZED;
    9e82:	2301      	movs	r3, #1
    9e84:	7003      	strb	r3, [r0, #0]
	
	mod->bank_list_length = bank_list_length;	
    9e86:	7041      	strb	r1, [r0, #1]
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9e88:	0108      	lsls	r0, r1, #4
    9e8a:	4b09      	ldr	r3, [pc, #36]	; (9eb0 <grid_ui_model_init+0x34>)
    9e8c:	4798      	blx	r3
    9e8e:	6060      	str	r0, [r4, #4]
	
	for(uint8_t i=0; i<bank_list_length; i++){
    9e90:	b16d      	cbz	r5, 9eae <grid_ui_model_init+0x32>
    9e92:	1e69      	subs	r1, r5, #1
    9e94:	b2c9      	uxtb	r1, r1
    9e96:	3101      	adds	r1, #1
    9e98:	0109      	lsls	r1, r1, #4
    9e9a:	2300      	movs	r3, #0
		
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    9e9c:	4618      	mov	r0, r3
    9e9e:	6862      	ldr	r2, [r4, #4]
    9ea0:	54d0      	strb	r0, [r2, r3]
		mod->bank_list[i].element_list_length = 0;
    9ea2:	6862      	ldr	r2, [r4, #4]
    9ea4:	441a      	add	r2, r3
    9ea6:	7250      	strb	r0, [r2, #9]
    9ea8:	3310      	adds	r3, #16
	for(uint8_t i=0; i<bank_list_length; i++){
    9eaa:	428b      	cmp	r3, r1
    9eac:	d1f7      	bne.n	9e9e <grid_ui_model_init+0x22>
    9eae:	bd38      	pop	{r3, r4, r5, pc}
    9eb0:	0001291d 	.word	0x0001291d

00009eb4 <grid_ui_bank_init>:
		
	}
	
}

void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    9eb4:	b538      	push	{r3, r4, r5, lr}
    9eb6:	4615      	mov	r5, r2
	
	struct grid_ui_bank* bank = &parent->bank_list[index];
    9eb8:	010b      	lsls	r3, r1, #4
    9eba:	6842      	ldr	r2, [r0, #4]
    9ebc:	18d4      	adds	r4, r2, r3
	bank->parent = parent;
    9ebe:	6060      	str	r0, [r4, #4]
	bank->index = index;
    9ec0:	7221      	strb	r1, [r4, #8]
	
	
	bank->status = GRID_UI_STATUS_INITIALIZED;
    9ec2:	2101      	movs	r1, #1
    9ec4:	54d1      	strb	r1, [r2, r3]
	
	bank->element_list_length = element_list_length;
    9ec6:	7265      	strb	r5, [r4, #9]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    9ec8:	2064      	movs	r0, #100	; 0x64
    9eca:	fb00 f005 	mul.w	r0, r0, r5
    9ece:	4b0a      	ldr	r3, [pc, #40]	; (9ef8 <grid_ui_bank_init+0x44>)
    9ed0:	4798      	blx	r3
    9ed2:	60e0      	str	r0, [r4, #12]
	
	for(uint8_t i=0; i<element_list_length; i++){
    9ed4:	b17d      	cbz	r5, 9ef6 <grid_ui_bank_init+0x42>
    9ed6:	3d01      	subs	r5, #1
    9ed8:	b2ed      	uxtb	r5, r5
    9eda:	2064      	movs	r0, #100	; 0x64
    9edc:	fb05 0000 	mla	r0, r5, r0, r0
    9ee0:	2300      	movs	r3, #0
		
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    9ee2:	4619      	mov	r1, r3
    9ee4:	68e2      	ldr	r2, [r4, #12]
    9ee6:	54d1      	strb	r1, [r2, r3]
		bank->element_list[i].event_list_length = 0;
    9ee8:	68e2      	ldr	r2, [r4, #12]
    9eea:	441a      	add	r2, r3
    9eec:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
    9ef0:	3364      	adds	r3, #100	; 0x64
	for(uint8_t i=0; i<element_list_length; i++){
    9ef2:	4283      	cmp	r3, r0
    9ef4:	d1f6      	bne.n	9ee4 <grid_ui_bank_init+0x30>
    9ef6:	bd38      	pop	{r3, r4, r5, pc}
    9ef8:	0001291d 	.word	0x0001291d

00009efc <grid_ui_nvm_load_all_configuration>:
	grid_msg_packet_send_everywhere(&response);
		

}

void grid_ui_nvm_load_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    9efc:	b508      	push	{r3, lr}
    9efe:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_read_init(nvm, ui);
    9f00:	4601      	mov	r1, r0
    9f02:	4618      	mov	r0, r3
    9f04:	4b01      	ldr	r3, [pc, #4]	; (9f0c <grid_ui_nvm_load_all_configuration+0x10>)
    9f06:	4798      	blx	r3
    9f08:	bd08      	pop	{r3, pc}
    9f0a:	bf00      	nop
    9f0c:	000055dd 	.word	0x000055dd

00009f10 <grid_ui_nvm_clear_all_configuration>:

		
	
}

void grid_ui_nvm_clear_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    9f10:	b508      	push	{r3, lr}
    9f12:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_clear_init(nvm, ui);
    9f14:	4601      	mov	r1, r0
    9f16:	4618      	mov	r0, r3
    9f18:	4b01      	ldr	r3, [pc, #4]	; (9f20 <grid_ui_nvm_clear_all_configuration+0x10>)
    9f1a:	4798      	blx	r3
    9f1c:	bd08      	pop	{r3, pc}
    9f1e:	bf00      	nop
    9f20:	0000570d 	.word	0x0000570d

00009f24 <grid_ui_recall_event_configuration>:

}


uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    9f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9f28:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    9f2c:	460e      	mov	r6, r1
    9f2e:	4617      	mov	r7, r2
    9f30:	461c      	mov	r4, r3
	
	struct grid_ui_element* ele = NULL;
	struct grid_ui_event* eve = NULL;
	uint8_t event_index = 255;
	
	if (bank < ui->bank_list_length){
    9f32:	7843      	ldrb	r3, [r0, #1]
    9f34:	428b      	cmp	r3, r1
    9f36:	f240 80af 	bls.w	a098 <grid_ui_recall_event_configuration+0x174>
		
		if (element < ui->bank_list[bank].element_list_length){
    9f3a:	6843      	ldr	r3, [r0, #4]
    9f3c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    9f40:	7a5a      	ldrb	r2, [r3, #9]
    9f42:	42ba      	cmp	r2, r7
    9f44:	f240 80a8 	bls.w	a098 <grid_ui_recall_event_configuration+0x174>
			
			ele = &ui->bank_list[bank].element_list[element];
    9f48:	68da      	ldr	r2, [r3, #12]
    9f4a:	2364      	movs	r3, #100	; 0x64
    9f4c:	fb03 2307 	mla	r3, r3, r7, r2
			
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9f50:	f893 c05c 	ldrb.w	ip, [r3, #92]	; 0x5c
    9f54:	f1bc 0f00 	cmp.w	ip, #0
    9f58:	f000 809e 	beq.w	a098 <grid_ui_recall_event_configuration+0x174>
    9f5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
				if (ele->event_list[i].type == event_type){
    9f5e:	2300      	movs	r3, #0
    9f60:	20ff      	movs	r0, #255	; 0xff
    9f62:	461d      	mov	r5, r3
    9f64:	fa5f fe83 	uxtb.w	lr, r3
    9f68:	7a91      	ldrb	r1, [r2, #10]
    9f6a:	42a1      	cmp	r1, r4
    9f6c:	bf08      	it	eq
    9f6e:	4670      	moveq	r0, lr
    9f70:	42a1      	cmp	r1, r4
    9f72:	bf08      	it	eq
    9f74:	4615      	moveq	r5, r2
    9f76:	3301      	adds	r3, #1
    9f78:	f502 7286 	add.w	r2, r2, #268	; 0x10c
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9f7c:	b2d9      	uxtb	r1, r3
    9f7e:	4561      	cmp	r1, ip
    9f80:	d3f0      	bcc.n	9f64 <grid_ui_recall_event_configuration+0x40>
		
		
	}
	
	
	if (event_index != 255){ // OK
    9f82:	28ff      	cmp	r0, #255	; 0xff
    9f84:	f000 8088 	beq.w	a098 <grid_ui_recall_event_configuration+0x174>
		
		struct grid_msg message;

		grid_msg_init(&message);
    9f88:	a867      	add	r0, sp, #412	; 0x19c
    9f8a:	4b6c      	ldr	r3, [pc, #432]	; (a13c <grid_ui_recall_event_configuration+0x218>)
    9f8c:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9f8e:	2400      	movs	r4, #0
    9f90:	9400      	str	r4, [sp, #0]
    9f92:	4623      	mov	r3, r4
    9f94:	227f      	movs	r2, #127	; 0x7f
    9f96:	4611      	mov	r1, r2
    9f98:	a867      	add	r0, sp, #412	; 0x19c
    9f9a:	4e69      	ldr	r6, [pc, #420]	; (a140 <grid_ui_recall_event_configuration+0x21c>)
    9f9c:	47b0      	blx	r6


		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9f9e:	f44f 72c8 	mov.w	r2, #400	; 0x190
    9fa2:	4621      	mov	r1, r4
    9fa4:	a803      	add	r0, sp, #12
    9fa6:	4b67      	ldr	r3, [pc, #412]	; (a144 <grid_ui_recall_event_configuration+0x220>)
    9fa8:	4798      	blx	r3
		uint32_t offset = 0;



		// BANK ENABLED
		offset = grid_msg_body_get_length(&message);
    9faa:	a867      	add	r0, sp, #412	; 0x19c
    9fac:	4f66      	ldr	r7, [pc, #408]	; (a148 <grid_ui_recall_event_configuration+0x224>)
    9fae:	47b8      	blx	r7
    9fb0:	4606      	mov	r6, r0

		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9fb2:	2380      	movs	r3, #128	; 0x80
    9fb4:	2202      	movs	r2, #2
    9fb6:	4965      	ldr	r1, [pc, #404]	; (a14c <grid_ui_recall_event_configuration+0x228>)
    9fb8:	a803      	add	r0, sp, #12
    9fba:	4c65      	ldr	r4, [pc, #404]	; (a150 <grid_ui_recall_event_configuration+0x22c>)
    9fbc:	47a0      	blx	r4
		payload_length = strlen(payload);
    9fbe:	a803      	add	r0, sp, #12
    9fc0:	4b64      	ldr	r3, [pc, #400]	; (a154 <grid_ui_recall_event_configuration+0x230>)
    9fc2:	4798      	blx	r3

		grid_msg_body_append_text(&message, payload, payload_length);
    9fc4:	b2c2      	uxtb	r2, r0
    9fc6:	a903      	add	r1, sp, #12
    9fc8:	a867      	add	r0, sp, #412	; 0x19c
    9fca:	4b63      	ldr	r3, [pc, #396]	; (a158 <grid_ui_recall_event_configuration+0x234>)
    9fcc:	4798      	blx	r3

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9fce:	230d      	movs	r3, #13
    9fd0:	9300      	str	r3, [sp, #0]
    9fd2:	2301      	movs	r3, #1
    9fd4:	2204      	movs	r2, #4
    9fd6:	4631      	mov	r1, r6
    9fd8:	a867      	add	r0, sp, #412	; 0x19c
    9fda:	4c60      	ldr	r4, [pc, #384]	; (a15c <grid_ui_recall_event_configuration+0x238>)
    9fdc:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    9fde:	686b      	ldr	r3, [r5, #4]
    9fe0:	685b      	ldr	r3, [r3, #4]
    9fe2:	7a1b      	ldrb	r3, [r3, #8]
    9fe4:	9300      	str	r3, [sp, #0]
    9fe6:	2302      	movs	r3, #2
    9fe8:	2205      	movs	r2, #5
    9fea:	4631      	mov	r1, r6
    9fec:	a867      	add	r0, sp, #412	; 0x19c
    9fee:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    9ff0:	686b      	ldr	r3, [r5, #4]
    9ff2:	7a1b      	ldrb	r3, [r3, #8]
    9ff4:	9300      	str	r3, [sp, #0]
    9ff6:	2302      	movs	r3, #2
    9ff8:	2207      	movs	r2, #7
    9ffa:	4631      	mov	r1, r6
    9ffc:	a867      	add	r0, sp, #412	; 0x19c
    9ffe:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    a000:	7aab      	ldrb	r3, [r5, #10]
    a002:	9300      	str	r3, [sp, #0]
    a004:	2302      	movs	r3, #2
    a006:	2209      	movs	r2, #9
    a008:	4631      	mov	r1, r6
    a00a:	a867      	add	r0, sp, #412	; 0x19c
    a00c:	47a0      	blx	r4

		offset = grid_msg_body_get_length(&message);
    a00e:	a867      	add	r0, sp, #412	; 0x19c
    a010:	47b8      	blx	r7
    a012:	4606      	mov	r6, r0
		grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    a014:	6c6a      	ldr	r2, [r5, #68]	; 0x44
    a016:	f105 0148 	add.w	r1, r5, #72	; 0x48
    a01a:	a867      	add	r0, sp, #412	; 0x19c
    a01c:	4b50      	ldr	r3, [pc, #320]	; (a160 <grid_ui_recall_event_configuration+0x23c>)
    a01e:	4798      	blx	r3

		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a020:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    a024:	b30b      	cbz	r3, a06a <grid_ui_recall_event_configuration+0x146>
    a026:	2400      	movs	r4, #0
				
			uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
				
				
			message.body[offset + parameter_offset] = parameter_group;
    a028:	ab67      	add	r3, sp, #412	; 0x19c
    a02a:	eb03 0806 	add.w	r8, r3, r6
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a02e:	4f4b      	ldr	r7, [pc, #300]	; (a15c <grid_ui_recall_event_configuration+0x238>)
			uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    a030:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    a034:	4429      	add	r1, r5
    a036:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
			uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    a03a:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
			uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
    a03e:	f891 e0c2 	ldrb.w	lr, [r1, #194]	; 0xc2
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    a042:	f891 10c3 	ldrb.w	r1, [r1, #195]	; 0xc3
			message.body[offset + parameter_offset] = parameter_group;
    a046:	eb08 0002 	add.w	r0, r8, r2
    a04a:	f880 e014 	strb.w	lr, [r0, #20]
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a04e:	3b01      	subs	r3, #1
    a050:	3201      	adds	r2, #1
    a052:	9100      	str	r1, [sp, #0]
    a054:	b2db      	uxtb	r3, r3
    a056:	b2d2      	uxtb	r2, r2
    a058:	4631      	mov	r1, r6
    a05a:	a867      	add	r0, sp, #412	; 0x19c
    a05c:	47b8      	blx	r7
		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a05e:	3401      	adds	r4, #1
    a060:	b2e4      	uxtb	r4, r4
    a062:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    a066:	42a3      	cmp	r3, r4
    a068:	d8e2      	bhi.n	a030 <grid_ui_recall_event_configuration+0x10c>
		}




		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    a06a:	2203      	movs	r2, #3
    a06c:	493d      	ldr	r1, [pc, #244]	; (a164 <grid_ui_recall_event_configuration+0x240>)
    a06e:	a803      	add	r0, sp, #12
    a070:	4b37      	ldr	r3, [pc, #220]	; (a150 <grid_ui_recall_event_configuration+0x22c>)
    a072:	4798      	blx	r3
		payload_length = strlen(payload);
    a074:	a803      	add	r0, sp, #12
    a076:	4b37      	ldr	r3, [pc, #220]	; (a154 <grid_ui_recall_event_configuration+0x230>)
    a078:	4798      	blx	r3

		grid_msg_body_append_text(&message, payload, payload_length);
    a07a:	b2c2      	uxtb	r2, r0
    a07c:	a903      	add	r1, sp, #12
    a07e:	a867      	add	r0, sp, #412	; 0x19c
    a080:	4b35      	ldr	r3, [pc, #212]	; (a158 <grid_ui_recall_event_configuration+0x234>)
    a082:	4798      	blx	r3


		grid_msg_packet_close(&message);
    a084:	a867      	add	r0, sp, #412	; 0x19c
    a086:	4b38      	ldr	r3, [pc, #224]	; (a168 <grid_ui_recall_event_configuration+0x244>)
    a088:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);
    a08a:	a867      	add	r0, sp, #412	; 0x19c
    a08c:	4b37      	ldr	r3, [pc, #220]	; (a16c <grid_ui_recall_event_configuration+0x248>)
    a08e:	4798      	blx	r3
		
		
	}

	
}
    a090:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    a094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_init(&message);
    a098:	a867      	add	r0, sp, #412	; 0x19c
    a09a:	4b28      	ldr	r3, [pc, #160]	; (a13c <grid_ui_recall_event_configuration+0x218>)
    a09c:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a09e:	2500      	movs	r5, #0
    a0a0:	9500      	str	r5, [sp, #0]
    a0a2:	462b      	mov	r3, r5
    a0a4:	227f      	movs	r2, #127	; 0x7f
    a0a6:	4611      	mov	r1, r2
    a0a8:	a867      	add	r0, sp, #412	; 0x19c
    a0aa:	f8df 8094 	ldr.w	r8, [pc, #148]	; a140 <grid_ui_recall_event_configuration+0x21c>
    a0ae:	47c0      	blx	r8
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    a0b0:	f44f 72c8 	mov.w	r2, #400	; 0x190
    a0b4:	4629      	mov	r1, r5
    a0b6:	a803      	add	r0, sp, #12
    a0b8:	4b22      	ldr	r3, [pc, #136]	; (a144 <grid_ui_recall_event_configuration+0x220>)
    a0ba:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    a0bc:	a867      	add	r0, sp, #412	; 0x19c
    a0be:	4b22      	ldr	r3, [pc, #136]	; (a148 <grid_ui_recall_event_configuration+0x224>)
    a0c0:	4798      	blx	r3
    a0c2:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    a0c4:	2380      	movs	r3, #128	; 0x80
    a0c6:	2202      	movs	r2, #2
    a0c8:	4920      	ldr	r1, [pc, #128]	; (a14c <grid_ui_recall_event_configuration+0x228>)
    a0ca:	a803      	add	r0, sp, #12
    a0cc:	f8df b080 	ldr.w	fp, [pc, #128]	; a150 <grid_ui_recall_event_configuration+0x22c>
    a0d0:	47d8      	blx	fp
		payload_length = strlen(payload);
    a0d2:	a803      	add	r0, sp, #12
    a0d4:	f8df a07c 	ldr.w	sl, [pc, #124]	; a154 <grid_ui_recall_event_configuration+0x230>
    a0d8:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    a0da:	b2c2      	uxtb	r2, r0
    a0dc:	a903      	add	r1, sp, #12
    a0de:	a867      	add	r0, sp, #412	; 0x19c
    a0e0:	f8df 9074 	ldr.w	r9, [pc, #116]	; a158 <grid_ui_recall_event_configuration+0x234>
    a0e4:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    a0e6:	230b      	movs	r3, #11
    a0e8:	9300      	str	r3, [sp, #0]
    a0ea:	2301      	movs	r3, #1
    a0ec:	2204      	movs	r2, #4
    a0ee:	4641      	mov	r1, r8
    a0f0:	a867      	add	r0, sp, #412	; 0x19c
    a0f2:	4d1a      	ldr	r5, [pc, #104]	; (a15c <grid_ui_recall_event_configuration+0x238>)
    a0f4:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, bank);
    a0f6:	9600      	str	r6, [sp, #0]
    a0f8:	2302      	movs	r3, #2
    a0fa:	2205      	movs	r2, #5
    a0fc:	4641      	mov	r1, r8
    a0fe:	a867      	add	r0, sp, #412	; 0x19c
    a100:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, element);
    a102:	9700      	str	r7, [sp, #0]
    a104:	2302      	movs	r3, #2
    a106:	2207      	movs	r2, #7
    a108:	4641      	mov	r1, r8
    a10a:	a867      	add	r0, sp, #412	; 0x19c
    a10c:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, event_type);
    a10e:	9400      	str	r4, [sp, #0]
    a110:	2302      	movs	r3, #2
    a112:	2209      	movs	r2, #9
    a114:	4641      	mov	r1, r8
    a116:	a867      	add	r0, sp, #412	; 0x19c
    a118:	47a8      	blx	r5
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    a11a:	2203      	movs	r2, #3
    a11c:	4911      	ldr	r1, [pc, #68]	; (a164 <grid_ui_recall_event_configuration+0x240>)
    a11e:	a803      	add	r0, sp, #12
    a120:	47d8      	blx	fp
		payload_length = strlen(payload);
    a122:	a803      	add	r0, sp, #12
    a124:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    a126:	b2c2      	uxtb	r2, r0
    a128:	a903      	add	r1, sp, #12
    a12a:	a867      	add	r0, sp, #412	; 0x19c
    a12c:	47c8      	blx	r9
		grid_msg_packet_close(&message);
    a12e:	a867      	add	r0, sp, #412	; 0x19c
    a130:	4b0d      	ldr	r3, [pc, #52]	; (a168 <grid_ui_recall_event_configuration+0x244>)
    a132:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);		
    a134:	a867      	add	r0, sp, #412	; 0x19c
    a136:	4b0d      	ldr	r3, [pc, #52]	; (a16c <grid_ui_recall_event_configuration+0x248>)
    a138:	4798      	blx	r3
    a13a:	e7a9      	b.n	a090 <grid_ui_recall_event_configuration+0x16c>
    a13c:	00005351 	.word	0x00005351
    a140:	00005399 	.word	0x00005399
    a144:	00012943 	.word	0x00012943
    a148:	0000529b 	.word	0x0000529b
    a14c:	00014298 	.word	0x00014298
    a150:	00012d99 	.word	0x00012d99
    a154:	00012de1 	.word	0x00012de1
    a158:	000052a1 	.word	0x000052a1
    a15c:	00005339 	.word	0x00005339
    a160:	000052cf 	.word	0x000052cf
    a164:	00013f0c 	.word	0x00013f0c
    a168:	00005499 	.word	0x00005499
    a16c:	0000557d 	.word	0x0000557d

0000a170 <grid_ui_nvm_store_event_configuration>:



uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    a170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a174:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    a178:	4688      	mov	r8, r1
    a17a:	4617      	mov	r7, r2
	

	struct grid_msg message;

	grid_msg_init(&message);
    a17c:	a867      	add	r0, sp, #412	; 0x19c
    a17e:	4b64      	ldr	r3, [pc, #400]	; (a310 <grid_ui_nvm_store_event_configuration+0x1a0>)
    a180:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a182:	2400      	movs	r4, #0
    a184:	9400      	str	r4, [sp, #0]
    a186:	4623      	mov	r3, r4
    a188:	22ff      	movs	r2, #255	; 0xff
    a18a:	4611      	mov	r1, r2
    a18c:	a867      	add	r0, sp, #412	; 0x19c
    a18e:	4d61      	ldr	r5, [pc, #388]	; (a314 <grid_ui_nvm_store_event_configuration+0x1a4>)
    a190:	47a8      	blx	r5


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    a192:	f44f 72c8 	mov.w	r2, #400	; 0x190
    a196:	4621      	mov	r1, r4
    a198:	a803      	add	r0, sp, #12
    a19a:	4b5f      	ldr	r3, [pc, #380]	; (a318 <grid_ui_nvm_store_event_configuration+0x1a8>)
    a19c:	4798      	blx	r3
	uint32_t offset = 0;



	// BANK ENABLED
	offset = grid_msg_body_get_length(&message);
    a19e:	a867      	add	r0, sp, #412	; 0x19c
    a1a0:	4e5e      	ldr	r6, [pc, #376]	; (a31c <grid_ui_nvm_store_event_configuration+0x1ac>)
    a1a2:	47b0      	blx	r6
    a1a4:	4605      	mov	r5, r0

	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    a1a6:	2380      	movs	r3, #128	; 0x80
    a1a8:	2202      	movs	r2, #2
    a1aa:	495d      	ldr	r1, [pc, #372]	; (a320 <grid_ui_nvm_store_event_configuration+0x1b0>)
    a1ac:	a803      	add	r0, sp, #12
    a1ae:	4c5d      	ldr	r4, [pc, #372]	; (a324 <grid_ui_nvm_store_event_configuration+0x1b4>)
    a1b0:	47a0      	blx	r4
	payload_length = strlen(payload);
    a1b2:	a803      	add	r0, sp, #12
    a1b4:	4b5c      	ldr	r3, [pc, #368]	; (a328 <grid_ui_nvm_store_event_configuration+0x1b8>)
    a1b6:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    a1b8:	b2c2      	uxtb	r2, r0
    a1ba:	a903      	add	r1, sp, #12
    a1bc:	a867      	add	r0, sp, #412	; 0x19c
    a1be:	4b5b      	ldr	r3, [pc, #364]	; (a32c <grid_ui_nvm_store_event_configuration+0x1bc>)
    a1c0:	4798      	blx	r3

	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    a1c2:	230e      	movs	r3, #14
    a1c4:	9300      	str	r3, [sp, #0]
    a1c6:	2301      	movs	r3, #1
    a1c8:	2204      	movs	r2, #4
    a1ca:	4629      	mov	r1, r5
    a1cc:	a867      	add	r0, sp, #412	; 0x19c
    a1ce:	4c58      	ldr	r4, [pc, #352]	; (a330 <grid_ui_nvm_store_event_configuration+0x1c0>)
    a1d0:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    a1d2:	687b      	ldr	r3, [r7, #4]
    a1d4:	685b      	ldr	r3, [r3, #4]
    a1d6:	7a1b      	ldrb	r3, [r3, #8]
    a1d8:	9300      	str	r3, [sp, #0]
    a1da:	2302      	movs	r3, #2
    a1dc:	2205      	movs	r2, #5
    a1de:	4629      	mov	r1, r5
    a1e0:	a867      	add	r0, sp, #412	; 0x19c
    a1e2:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    a1e4:	687b      	ldr	r3, [r7, #4]
    a1e6:	7a1b      	ldrb	r3, [r3, #8]
    a1e8:	9300      	str	r3, [sp, #0]
    a1ea:	2302      	movs	r3, #2
    a1ec:	2207      	movs	r2, #7
    a1ee:	4629      	mov	r1, r5
    a1f0:	a867      	add	r0, sp, #412	; 0x19c
    a1f2:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    a1f4:	7abb      	ldrb	r3, [r7, #10]
    a1f6:	9300      	str	r3, [sp, #0]
    a1f8:	2302      	movs	r3, #2
    a1fa:	2209      	movs	r2, #9
    a1fc:	4629      	mov	r1, r5
    a1fe:	a867      	add	r0, sp, #412	; 0x19c
    a200:	47a0      	blx	r4

	offset = grid_msg_body_get_length(&message);
    a202:	a867      	add	r0, sp, #412	; 0x19c
    a204:	47b0      	blx	r6
    a206:	4605      	mov	r5, r0
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    a208:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    a20a:	f107 0148 	add.w	r1, r7, #72	; 0x48
    a20e:	a867      	add	r0, sp, #412	; 0x19c
    a210:	4b48      	ldr	r3, [pc, #288]	; (a334 <grid_ui_nvm_store_event_configuration+0x1c4>)
    a212:	4798      	blx	r3

	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a214:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    a218:	b30b      	cbz	r3, a25e <grid_ui_nvm_store_event_configuration+0xee>
    a21a:	2400      	movs	r4, #0
	
		uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
	
	
		message.body[offset + parameter_offset] = parameter_group;
    a21c:	ab67      	add	r3, sp, #412	; 0x19c
    a21e:	eb03 0905 	add.w	r9, r3, r5
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a222:	4e43      	ldr	r6, [pc, #268]	; (a330 <grid_ui_nvm_store_event_configuration+0x1c0>)
		uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    a224:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    a228:	4439      	add	r1, r7
    a22a:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
		uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    a22e:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    a232:	f891 00c3 	ldrb.w	r0, [r1, #195]	; 0xc3
		message.body[offset + parameter_offset] = parameter_group;
    a236:	eb09 0e02 	add.w	lr, r9, r2
    a23a:	f891 10c2 	ldrb.w	r1, [r1, #194]	; 0xc2
    a23e:	f88e 1014 	strb.w	r1, [lr, #20]
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a242:	3b01      	subs	r3, #1
    a244:	3201      	adds	r2, #1
    a246:	9000      	str	r0, [sp, #0]
    a248:	b2db      	uxtb	r3, r3
    a24a:	b2d2      	uxtb	r2, r2
    a24c:	4629      	mov	r1, r5
    a24e:	a867      	add	r0, sp, #412	; 0x19c
    a250:	47b0      	blx	r6
	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a252:	3401      	adds	r4, #1
    a254:	b2e4      	uxtb	r4, r4
    a256:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    a25a:	42a3      	cmp	r3, r4
    a25c:	d8e2      	bhi.n	a224 <grid_ui_nvm_store_event_configuration+0xb4>
	}




	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    a25e:	2203      	movs	r2, #3
    a260:	4935      	ldr	r1, [pc, #212]	; (a338 <grid_ui_nvm_store_event_configuration+0x1c8>)
    a262:	a803      	add	r0, sp, #12
    a264:	4b2f      	ldr	r3, [pc, #188]	; (a324 <grid_ui_nvm_store_event_configuration+0x1b4>)
    a266:	4798      	blx	r3
	payload_length = strlen(payload);
    a268:	a803      	add	r0, sp, #12
    a26a:	4b2f      	ldr	r3, [pc, #188]	; (a328 <grid_ui_nvm_store_event_configuration+0x1b8>)
    a26c:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    a26e:	b2c2      	uxtb	r2, r0
    a270:	a903      	add	r1, sp, #12
    a272:	a867      	add	r0, sp, #412	; 0x19c
    a274:	4b2d      	ldr	r3, [pc, #180]	; (a32c <grid_ui_nvm_store_event_configuration+0x1bc>)
    a276:	4798      	blx	r3


	grid_msg_packet_close(&message);
    a278:	a867      	add	r0, sp, #412	; 0x19c
    a27a:	4b30      	ldr	r3, [pc, #192]	; (a33c <grid_ui_nvm_store_event_configuration+0x1cc>)
    a27c:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    a27e:	4640      	mov	r0, r8
    a280:	4b2f      	ldr	r3, [pc, #188]	; (a340 <grid_ui_nvm_store_event_configuration+0x1d0>)
    a282:	4798      	blx	r3

	uint32_t message_length = grid_msg_packet_get_length(&message);
    a284:	a867      	add	r0, sp, #412	; 0x19c
    a286:	4b2f      	ldr	r3, [pc, #188]	; (a344 <grid_ui_nvm_store_event_configuration+0x1d4>)
    a288:	4798      	blx	r3

	if (message_length){
    a28a:	4606      	mov	r6, r0
    a28c:	b170      	cbz	r0, a2ac <grid_ui_nvm_store_event_configuration+0x13c>

		nvm->write_buffer_length = message_length;
    a28e:	f8c8 0418 	str.w	r0, [r8, #1048]	; 0x418
    a292:	f208 2517 	addw	r5, r8, #535	; 0x217
    a296:	2400      	movs	r4, #0
	
		for(uint32_t i = 0; i<message_length; i++){
		
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    a298:	f8df 90b8 	ldr.w	r9, [pc, #184]	; a354 <grid_ui_nvm_store_event_configuration+0x1e4>
    a29c:	4621      	mov	r1, r4
    a29e:	a867      	add	r0, sp, #412	; 0x19c
    a2a0:	47c8      	blx	r9
    a2a2:	f805 0f01 	strb.w	r0, [r5, #1]!
		for(uint32_t i = 0; i<message_length; i++){
    a2a6:	3401      	adds	r4, #1
    a2a8:	42a6      	cmp	r6, r4
    a2aa:	d1f7      	bne.n	a29c <grid_ui_nvm_store_event_configuration+0x12c>
		}

	}

	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    a2ac:	4639      	mov	r1, r7
    a2ae:	4640      	mov	r0, r8
    a2b0:	4b25      	ldr	r3, [pc, #148]	; (a348 <grid_ui_nvm_store_event_configuration+0x1d8>)
    a2b2:	4798      	blx	r3
	nvm->write_target_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;
    a2b4:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    a2b8:	0249      	lsls	r1, r1, #9
    a2ba:	f8c8 1420 	str.w	r1, [r8, #1056]	; 0x420
	int status = 0;
	
	
	uint8_t debugtext[200] = {0};

	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    a2be:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
    a2c2:	2b01      	cmp	r3, #1
    a2c4:	d00e      	beq.n	a2e4 <grid_ui_nvm_store_event_configuration+0x174>
	int status = 0;
    a2c6:	2000      	movs	r0, #0
		eve->cfg_flashempty_flag = 1;
		status = 1;
	}
	
	
	if (eve->cfg_default_flag == 0 && eve->cfg_changed_flag == 1){
    a2c8:	f897 3108 	ldrb.w	r3, [r7, #264]	; 0x108
    a2cc:	b91b      	cbnz	r3, a2d6 <grid_ui_nvm_store_event_configuration+0x166>
    a2ce:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
    a2d2:	2b01      	cmp	r3, #1
    a2d4:	d00f      	beq.n	a2f6 <grid_ui_nvm_store_event_configuration+0x186>
	}


	//grid_debug_print_text(debugtext);

	eve->cfg_changed_flag = 0;
    a2d6:	2300      	movs	r3, #0
    a2d8:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	
	return status;
	
}
    a2dc:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    a2e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		flash_erase(nvm->flash, nvm->write_target_address, 1);
    a2e4:	2201      	movs	r2, #1
    a2e6:	f8d8 0000 	ldr.w	r0, [r8]
    a2ea:	4b18      	ldr	r3, [pc, #96]	; (a34c <grid_ui_nvm_store_event_configuration+0x1dc>)
    a2ec:	4798      	blx	r3
		eve->cfg_flashempty_flag = 1;
    a2ee:	2001      	movs	r0, #1
    a2f0:	f887 0109 	strb.w	r0, [r7, #265]	; 0x109
    a2f4:	e7e8      	b.n	a2c8 <grid_ui_nvm_store_event_configuration+0x158>
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, GRID_NVM_PAGE_SIZE);
    a2f6:	f44f 7300 	mov.w	r3, #512	; 0x200
    a2fa:	f508 7206 	add.w	r2, r8, #536	; 0x218
    a2fe:	f8d8 1420 	ldr.w	r1, [r8, #1056]	; 0x420
    a302:	f8d8 0000 	ldr.w	r0, [r8]
    a306:	4c12      	ldr	r4, [pc, #72]	; (a350 <grid_ui_nvm_store_event_configuration+0x1e0>)
    a308:	47a0      	blx	r4
		status = 1;
    a30a:	2001      	movs	r0, #1
    a30c:	e7e3      	b.n	a2d6 <grid_ui_nvm_store_event_configuration+0x166>
    a30e:	bf00      	nop
    a310:	00005351 	.word	0x00005351
    a314:	00005399 	.word	0x00005399
    a318:	00012943 	.word	0x00012943
    a31c:	0000529b 	.word	0x0000529b
    a320:	00014298 	.word	0x00014298
    a324:	00012d99 	.word	0x00012d99
    a328:	00012de1 	.word	0x00012de1
    a32c:	000052a1 	.word	0x000052a1
    a330:	00005339 	.word	0x00005339
    a334:	000052cf 	.word	0x000052cf
    a338:	00013f0c 	.word	0x00013f0c
    a33c:	00005499 	.word	0x00005499
    a340:	0000585d 	.word	0x0000585d
    a344:	00005289 	.word	0x00005289
    a348:	000058cd 	.word	0x000058cd
    a34c:	0000bd7d 	.word	0x0000bd7d
    a350:	0000bd11 	.word	0x0000bd11
    a354:	0000545b 	.word	0x0000545b

0000a358 <grid_ui_nvm_store_all_configuration>:
void grid_ui_nvm_store_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    a358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a35c:	b0f1      	sub	sp, #452	; 0x1c4
    a35e:	9003      	str	r0, [sp, #12]
    a360:	9104      	str	r1, [sp, #16]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a362:	7843      	ldrb	r3, [r0, #1]
    a364:	2b00      	cmp	r3, #0
    a366:	d07f      	beq.n	a468 <grid_ui_nvm_store_all_configuration+0x110>
    a368:	2300      	movs	r3, #0
    a36a:	9305      	str	r3, [sp, #20]
    a36c:	4699      	mov	r9, r3
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    a36e:	f8df b15c 	ldr.w	fp, [pc, #348]	; a4cc <grid_ui_nvm_store_all_configuration+0x174>
    a372:	e031      	b.n	a3d8 <grid_ui_nvm_store_all_configuration+0x80>
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a374:	3401      	adds	r4, #1
    a376:	b2e4      	uxtb	r4, r4
    a378:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
    a37c:	42a3      	cmp	r3, r4
    a37e:	d90d      	bls.n	a39c <grid_ui_nvm_store_all_configuration+0x44>
				struct grid_ui_event* eve = &ele->event_list[k];
    a380:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    a382:	fb07 2204 	mla	r2, r7, r4, r2
				if (eve->cfg_changed_flag == 1){
    a386:	f892 6107 	ldrb.w	r6, [r2, #263]	; 0x107
    a38a:	2e01      	cmp	r6, #1
    a38c:	d1f2      	bne.n	a374 <grid_ui_nvm_store_all_configuration+0x1c>
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    a38e:	9904      	ldr	r1, [sp, #16]
    a390:	9803      	ldr	r0, [sp, #12]
    a392:	47d8      	blx	fp
						acknowledge = 1;
    a394:	2800      	cmp	r0, #0
    a396:	bf18      	it	ne
    a398:	46b1      	movne	r9, r6
    a39a:	e7eb      	b.n	a374 <grid_ui_nvm_store_all_configuration+0x1c>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a39c:	f108 0801 	add.w	r8, r8, #1
    a3a0:	fa5f f888 	uxtb.w	r8, r8
    a3a4:	f89a 3009 	ldrb.w	r3, [sl, #9]
    a3a8:	4543      	cmp	r3, r8
    a3aa:	d90c      	bls.n	a3c6 <grid_ui_nvm_store_all_configuration+0x6e>
			struct grid_ui_element* ele = &bank->element_list[j];
    a3ac:	f8da 500c 	ldr.w	r5, [sl, #12]
    a3b0:	2364      	movs	r3, #100	; 0x64
    a3b2:	fb03 5508 	mla	r5, r3, r8, r5
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a3b6:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
    a3ba:	2b00      	cmp	r3, #0
    a3bc:	d0ee      	beq.n	a39c <grid_ui_nvm_store_all_configuration+0x44>
    a3be:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    a3c0:	f44f 7786 	mov.w	r7, #268	; 0x10c
    a3c4:	e7dc      	b.n	a380 <grid_ui_nvm_store_all_configuration+0x28>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a3c6:	9b05      	ldr	r3, [sp, #20]
    a3c8:	3301      	adds	r3, #1
    a3ca:	b2db      	uxtb	r3, r3
    a3cc:	461a      	mov	r2, r3
    a3ce:	9305      	str	r3, [sp, #20]
    a3d0:	9b03      	ldr	r3, [sp, #12]
    a3d2:	785b      	ldrb	r3, [r3, #1]
    a3d4:	4293      	cmp	r3, r2
    a3d6:	d90b      	bls.n	a3f0 <grid_ui_nvm_store_all_configuration+0x98>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a3d8:	9b03      	ldr	r3, [sp, #12]
    a3da:	685b      	ldr	r3, [r3, #4]
    a3dc:	9a05      	ldr	r2, [sp, #20]
    a3de:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a3e2:	f89a 3009 	ldrb.w	r3, [sl, #9]
    a3e6:	2b00      	cmp	r3, #0
    a3e8:	d0ed      	beq.n	a3c6 <grid_ui_nvm_store_all_configuration+0x6e>
    a3ea:	f04f 0800 	mov.w	r8, #0
    a3ee:	e7dd      	b.n	a3ac <grid_ui_nvm_store_all_configuration+0x54>
	grid_msg_init(&response);
    a3f0:	a809      	add	r0, sp, #36	; 0x24
    a3f2:	4b2d      	ldr	r3, [pc, #180]	; (a4a8 <grid_ui_nvm_store_all_configuration+0x150>)
    a3f4:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a3f6:	2400      	movs	r4, #0
    a3f8:	9400      	str	r4, [sp, #0]
    a3fa:	4623      	mov	r3, r4
    a3fc:	227f      	movs	r2, #127	; 0x7f
    a3fe:	4611      	mov	r1, r2
    a400:	a809      	add	r0, sp, #36	; 0x24
    a402:	4d2a      	ldr	r5, [pc, #168]	; (a4ac <grid_ui_nvm_store_all_configuration+0x154>)
    a404:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    a406:	9406      	str	r4, [sp, #24]
    a408:	9407      	str	r4, [sp, #28]
    a40a:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    a40e:	2303      	movs	r3, #3
    a410:	9300      	str	r3, [sp, #0]
    a412:	2370      	movs	r3, #112	; 0x70
    a414:	2202      	movs	r2, #2
    a416:	4926      	ldr	r1, [pc, #152]	; (a4b0 <grid_ui_nvm_store_all_configuration+0x158>)
    a418:	a806      	add	r0, sp, #24
    a41a:	4c26      	ldr	r4, [pc, #152]	; (a4b4 <grid_ui_nvm_store_all_configuration+0x15c>)
    a41c:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    a41e:	a806      	add	r0, sp, #24
    a420:	4b25      	ldr	r3, [pc, #148]	; (a4b8 <grid_ui_nvm_store_all_configuration+0x160>)
    a422:	4798      	blx	r3
    a424:	4602      	mov	r2, r0
    a426:	a906      	add	r1, sp, #24
    a428:	a809      	add	r0, sp, #36	; 0x24
    a42a:	4b24      	ldr	r3, [pc, #144]	; (a4bc <grid_ui_nvm_store_all_configuration+0x164>)
    a42c:	4798      	blx	r3
	if (acknowledge == 1){
    a42e:	f1b9 0f01 	cmp.w	r9, #1
    a432:	d010      	beq.n	a456 <grid_ui_nvm_store_all_configuration+0xfe>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    a434:	230b      	movs	r3, #11
    a436:	9300      	str	r3, [sp, #0]
    a438:	2301      	movs	r3, #1
    a43a:	2204      	movs	r2, #4
    a43c:	2100      	movs	r1, #0
    a43e:	a809      	add	r0, sp, #36	; 0x24
    a440:	4c1f      	ldr	r4, [pc, #124]	; (a4c0 <grid_ui_nvm_store_all_configuration+0x168>)
    a442:	47a0      	blx	r4
	grid_msg_packet_close(&response);
    a444:	a809      	add	r0, sp, #36	; 0x24
    a446:	4b1f      	ldr	r3, [pc, #124]	; (a4c4 <grid_ui_nvm_store_all_configuration+0x16c>)
    a448:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    a44a:	a809      	add	r0, sp, #36	; 0x24
    a44c:	4b1e      	ldr	r3, [pc, #120]	; (a4c8 <grid_ui_nvm_store_all_configuration+0x170>)
    a44e:	4798      	blx	r3
}
    a450:	b071      	add	sp, #452	; 0x1c4
    a452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    a456:	230a      	movs	r3, #10
    a458:	9300      	str	r3, [sp, #0]
    a45a:	2301      	movs	r3, #1
    a45c:	2204      	movs	r2, #4
    a45e:	2100      	movs	r1, #0
    a460:	a809      	add	r0, sp, #36	; 0x24
    a462:	4c17      	ldr	r4, [pc, #92]	; (a4c0 <grid_ui_nvm_store_all_configuration+0x168>)
    a464:	47a0      	blx	r4
    a466:	e7ed      	b.n	a444 <grid_ui_nvm_store_all_configuration+0xec>
	grid_msg_init(&response);
    a468:	a809      	add	r0, sp, #36	; 0x24
    a46a:	4b0f      	ldr	r3, [pc, #60]	; (a4a8 <grid_ui_nvm_store_all_configuration+0x150>)
    a46c:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a46e:	2400      	movs	r4, #0
    a470:	9400      	str	r4, [sp, #0]
    a472:	4623      	mov	r3, r4
    a474:	227f      	movs	r2, #127	; 0x7f
    a476:	4611      	mov	r1, r2
    a478:	a809      	add	r0, sp, #36	; 0x24
    a47a:	4d0c      	ldr	r5, [pc, #48]	; (a4ac <grid_ui_nvm_store_all_configuration+0x154>)
    a47c:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    a47e:	9406      	str	r4, [sp, #24]
    a480:	9407      	str	r4, [sp, #28]
    a482:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    a486:	2303      	movs	r3, #3
    a488:	9300      	str	r3, [sp, #0]
    a48a:	2370      	movs	r3, #112	; 0x70
    a48c:	2202      	movs	r2, #2
    a48e:	4908      	ldr	r1, [pc, #32]	; (a4b0 <grid_ui_nvm_store_all_configuration+0x158>)
    a490:	a806      	add	r0, sp, #24
    a492:	4c08      	ldr	r4, [pc, #32]	; (a4b4 <grid_ui_nvm_store_all_configuration+0x15c>)
    a494:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    a496:	a806      	add	r0, sp, #24
    a498:	4b07      	ldr	r3, [pc, #28]	; (a4b8 <grid_ui_nvm_store_all_configuration+0x160>)
    a49a:	4798      	blx	r3
    a49c:	4602      	mov	r2, r0
    a49e:	a906      	add	r1, sp, #24
    a4a0:	a809      	add	r0, sp, #36	; 0x24
    a4a2:	4b06      	ldr	r3, [pc, #24]	; (a4bc <grid_ui_nvm_store_all_configuration+0x164>)
    a4a4:	4798      	blx	r3
    a4a6:	e7c5      	b.n	a434 <grid_ui_nvm_store_all_configuration+0xdc>
    a4a8:	00005351 	.word	0x00005351
    a4ac:	00005399 	.word	0x00005399
    a4b0:	00013f18 	.word	0x00013f18
    a4b4:	00012d99 	.word	0x00012d99
    a4b8:	00012de1 	.word	0x00012de1
    a4bc:	000052a1 	.word	0x000052a1
    a4c0:	00005339 	.word	0x00005339
    a4c4:	00005499 	.word	0x00005499
    a4c8:	0000557d 	.word	0x0000557d
    a4cc:	0000a171 	.word	0x0000a171

0000a4d0 <grid_ui_nvm_load_event_configuration>:



uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    a4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    a4d4:	460c      	mov	r4, r1
    a4d6:	4615      	mov	r5, r2
	
		
	grid_nvm_clear_read_buffer(nvm);
    a4d8:	4608      	mov	r0, r1
    a4da:	4b1f      	ldr	r3, [pc, #124]	; (a558 <grid_ui_nvm_load_event_configuration+0x88>)
    a4dc:	4798      	blx	r3
	
	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);	
    a4de:	4629      	mov	r1, r5
    a4e0:	4620      	mov	r0, r4
    a4e2:	4b1e      	ldr	r3, [pc, #120]	; (a55c <grid_ui_nvm_load_event_configuration+0x8c>)
    a4e4:	4798      	blx	r3
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    a4e6:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    a4ea:	0249      	lsls	r1, r1, #9
    a4ec:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	

	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    a4f0:	f104 0509 	add.w	r5, r4, #9
    a4f4:	f44f 7300 	mov.w	r3, #512	; 0x200
    a4f8:	462a      	mov	r2, r5
    a4fa:	6820      	ldr	r0, [r4, #0]
    a4fc:	4c18      	ldr	r4, [pc, #96]	; (a560 <grid_ui_nvm_load_event_configuration+0x90>)
    a4fe:	47a0      	blx	r4
    a500:	462a      	mov	r2, r5
    a502:	2300      	movs	r3, #0
		
	uint8_t copydone = 0;
	
	uint8_t cfgfound = 0;
    a504:	4618      	mov	r0, r3
	uint8_t copydone = 0;
    a506:	461d      	mov	r5, r3
				
				cfgfound=2;
					
			}
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    a508:	2701      	movs	r7, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    a50a:	4e16      	ldr	r6, [pc, #88]	; (a564 <grid_ui_nvm_load_event_configuration+0x94>)
    a50c:	f241 3eb4 	movw	lr, #5044	; 0x13b4
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    a510:	f04f 090a 	mov.w	r9, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    a514:	4698      	mov	r8, r3
				cfgfound=2;
    a516:	f04f 0c02 	mov.w	ip, #2
    a51a:	e00d      	b.n	a538 <grid_ui_nvm_load_event_configuration+0x68>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    a51c:	18f1      	adds	r1, r6, r3
    a51e:	f801 900e 	strb.w	r9, [r1, lr]
    a522:	1c59      	adds	r1, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    a524:	6231      	str	r1, [r6, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    a526:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
				cfgfound=2;
    a52a:	4660      	mov	r0, ip
				copydone = 1;
    a52c:	463d      	mov	r5, r7
    a52e:	3301      	adds	r3, #1
    a530:	3201      	adds	r2, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    a532:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    a536:	d00d      	beq.n	a554 <grid_ui_nvm_load_event_configuration+0x84>
		if (copydone == 0){
    a538:	2d00      	cmp	r5, #0
    a53a:	d1f8      	bne.n	a52e <grid_ui_nvm_load_event_configuration+0x5e>
			if (nvm->read_buffer[i] == '\n'){ // END OF PACKET, copy newline character
    a53c:	461c      	mov	r4, r3
    a53e:	7811      	ldrb	r1, [r2, #0]
    a540:	290a      	cmp	r1, #10
    a542:	d0eb      	beq.n	a51c <grid_ui_nvm_load_event_configuration+0x4c>
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    a544:	29ff      	cmp	r1, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    a546:	bf1d      	ittte	ne
    a548:	19a4      	addne	r4, r4, r6
    a54a:	f804 100e 	strbne.w	r1, [r4, lr]
				
				cfgfound=1;
    a54e:	4638      	movne	r0, r7
				copydone = 1;
    a550:	463d      	moveq	r5, r7
    a552:	e7ec      	b.n	a52e <grid_ui_nvm_load_event_configuration+0x5e>
	}
	
	return cfgfound;
	
	
}
    a554:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    a558:	0000583d 	.word	0x0000583d
    a55c:	000058cd 	.word	0x000058cd
    a560:	0000bcbd 	.word	0x0000bcbd
    a564:	20004308 	.word	0x20004308

0000a568 <grid_ui_nvm_clear_event_configuration>:
uint8_t grid_ui_nvm_clear_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    a568:	b510      	push	{r4, lr}
    a56a:	460c      	mov	r4, r1
		
		uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    a56c:	4611      	mov	r1, r2
    a56e:	4620      	mov	r0, r4
    a570:	4b05      	ldr	r3, [pc, #20]	; (a588 <grid_ui_nvm_clear_event_configuration+0x20>)
    a572:	4798      	blx	r3
		
		

		flash_erase(nvm->flash, GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset, 1);
    a574:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    a578:	2201      	movs	r2, #1
    a57a:	0249      	lsls	r1, r1, #9
    a57c:	6820      	ldr	r0, [r4, #0]
    a57e:	4b03      	ldr	r3, [pc, #12]	; (a58c <grid_ui_nvm_clear_event_configuration+0x24>)
    a580:	4798      	blx	r3

		
		
		return 1;
		
}
    a582:	2001      	movs	r0, #1
    a584:	bd10      	pop	{r4, pc}
    a586:	bf00      	nop
    a588:	000058cd 	.word	0x000058cd
    a58c:	0000bd7d 	.word	0x0000bd7d

0000a590 <grid_ui_event_find>:
	
}



uint8_t grid_ui_event_find(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a590:	b470      	push	{r4, r5, r6}

	uint8_t event_index = 255;
		
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a592:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
    a596:	b17e      	cbz	r6, a5b8 <grid_ui_event_find+0x28>
    a598:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    a59a:	2300      	movs	r3, #0
    a59c:	20ff      	movs	r0, #255	; 0xff
    a59e:	b2dc      	uxtb	r4, r3
    a5a0:	7a95      	ldrb	r5, [r2, #10]
    a5a2:	428d      	cmp	r5, r1
    a5a4:	bf08      	it	eq
    a5a6:	4620      	moveq	r0, r4
    a5a8:	3301      	adds	r3, #1
    a5aa:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a5ae:	b2dc      	uxtb	r4, r3
    a5b0:	42a6      	cmp	r6, r4
    a5b2:	d8f4      	bhi.n	a59e <grid_ui_event_find+0xe>

		
		
	return event_index;
	
}
    a5b4:	bc70      	pop	{r4, r5, r6}
    a5b6:	4770      	bx	lr
	uint8_t event_index = 255;
    a5b8:	20ff      	movs	r0, #255	; 0xff
    a5ba:	e7fb      	b.n	a5b4 <grid_ui_event_find+0x24>

0000a5bc <grid_ui_event_trigger>:

void grid_ui_event_trigger(struct grid_ui_element* ele, uint8_t event_index){

	if (event_index == 255){
    a5bc:	29ff      	cmp	r1, #255	; 0xff
    a5be:	d006      	beq.n	a5ce <grid_ui_event_trigger+0x12>
	
	struct grid_ui_event* eve = &ele->event_list[event_index];


		
	eve->trigger = GRID_UI_STATUS_TRIGGERED;
    a5c0:	6e03      	ldr	r3, [r0, #96]	; 0x60
    a5c2:	f44f 7286 	mov.w	r2, #268	; 0x10c
    a5c6:	fb02 3101 	mla	r1, r2, r1, r3
    a5ca:	2305      	movs	r3, #5
    a5cc:	724b      	strb	r3, [r1, #9]
    a5ce:	4770      	bx	lr

0000a5d0 <grid_ui_event_render_action>:
		return 0;
	}
			
}

uint32_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    a5d0:	b430      	push	{r4, r5}

	
	uint32_t i=0;
	
	for(true; i<eve->event_string_length; i++){
    a5d2:	68c3      	ldr	r3, [r0, #12]
    a5d4:	b15b      	cbz	r3, a5ee <grid_ui_event_render_action+0x1e>
    a5d6:	f100 040f 	add.w	r4, r0, #15
    a5da:	1e4a      	subs	r2, r1, #1
    a5dc:	2300      	movs	r3, #0
		target_string[i] = eve->event_string[i];
    a5de:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    a5e2:	f802 5f01 	strb.w	r5, [r2, #1]!
	for(true; i<eve->event_string_length; i++){
    a5e6:	3301      	adds	r3, #1
    a5e8:	68c5      	ldr	r5, [r0, #12]
    a5ea:	429d      	cmp	r5, r3
    a5ec:	d8f7      	bhi.n	a5de <grid_ui_event_render_action+0xe>
		
	}
		
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    a5ee:	68c2      	ldr	r2, [r0, #12]
    a5f0:	6c44      	ldr	r4, [r0, #68]	; 0x44
    a5f2:	4414      	add	r4, r2
    a5f4:	42a3      	cmp	r3, r4
    a5f6:	d20c      	bcs.n	a612 <grid_ui_event_render_action+0x42>
    a5f8:	4419      	add	r1, r3
		target_string[i] = eve->action_string[i-eve->event_string_length];
    a5fa:	1a9a      	subs	r2, r3, r2
    a5fc:	4402      	add	r2, r0
    a5fe:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    a602:	f801 2b01 	strb.w	r2, [r1], #1
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    a606:	3301      	adds	r3, #1
    a608:	68c2      	ldr	r2, [r0, #12]
    a60a:	6c44      	ldr	r4, [r0, #68]	; 0x44
    a60c:	4414      	add	r4, r2
    a60e:	429c      	cmp	r4, r3
    a610:	d8f3      	bhi.n	a5fa <grid_ui_event_render_action+0x2a>
		
	}
	
	
	// RESET ENCODER RELATIVE TEMPLATE PARAMETER VALUES
	if(eve->parent->type == GRID_UI_ELEMENT_ENCODER){	
    a612:	6843      	ldr	r3, [r0, #4]
    a614:	7a5a      	ldrb	r2, [r3, #9]
    a616:	2a03      	cmp	r2, #3
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = 255;	
    a618:	bf04      	itt	eq
    a61a:	22ff      	moveq	r2, #255	; 0xff
    a61c:	635a      	streq	r2, [r3, #52]	; 0x34
	}
	
	
	return eve->event_string_length + eve->action_string_length;
    a61e:	68c2      	ldr	r2, [r0, #12]
    a620:	6c40      	ldr	r0, [r0, #68]	; 0x44
		
}
    a622:	4410      	add	r0, r2
    a624:	bc30      	pop	{r4, r5}
    a626:	4770      	bx	lr

0000a628 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    a628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a62c:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
    a630:	9003      	str	r0, [sp, #12]
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a632:	4baa      	ldr	r3, [pc, #680]	; (a8dc <grid_port_process_ui+0x2b4>)
    a634:	785b      	ldrb	r3, [r3, #1]
    a636:	b15b      	cbz	r3, a650 <grid_port_process_ui+0x28>
    a638:	f04f 0900 	mov.w	r9, #0
    a63c:	464d      	mov	r5, r9
    a63e:	464c      	mov	r4, r9
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a640:	49a6      	ldr	r1, [pc, #664]	; (a8dc <grid_port_process_ui+0x2b4>)
    a642:	46aa      	mov	sl, r5
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a644:	f04f 0c64 	mov.w	ip, #100	; 0x64
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a648:	f44f 7786 	mov.w	r7, #268	; 0x10c
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a64c:	46c8      	mov	r8, r9
    a64e:	e047      	b.n	a6e0 <grid_port_process_ui+0xb8>
    a650:	f003 04ff 	and.w	r4, r3, #255	; 0xff
	uint8_t message_local_action_available = 0;
    a654:	4625      	mov	r5, r4
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    a656:	4ba2      	ldr	r3, [pc, #648]	; (a8e0 <grid_port_process_ui+0x2b8>)
    a658:	685b      	ldr	r3, [r3, #4]
    a65a:	7a5b      	ldrb	r3, [r3, #9]
    a65c:	2b00      	cmp	r3, #0
    a65e:	d06d      	beq.n	a73c <grid_port_process_ui+0x114>
    a660:	2700      	movs	r7, #0
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a662:	499f      	ldr	r1, [pc, #636]	; (a8e0 <grid_port_process_ui+0x2b8>)
    a664:	f04f 0c64 	mov.w	ip, #100	; 0x64
    a668:	46be      	mov	lr, r7
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a66a:	f44f 7686 	mov.w	r6, #268	; 0x10c
    a66e:	e05b      	b.n	a728 <grid_port_process_ui+0x100>
						message_broadcast_action_available++;
    a670:	3401      	adds	r4, #1
    a672:	b2e4      	uxtb	r4, r4
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a674:	3301      	adds	r3, #1
    a676:	b2db      	uxtb	r3, r3
    a678:	684a      	ldr	r2, [r1, #4]
    a67a:	4402      	add	r2, r0
    a67c:	68d2      	ldr	r2, [r2, #12]
    a67e:	4432      	add	r2, r6
    a680:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
    a684:	429a      	cmp	r2, r3
    a686:	d90e      	bls.n	a6a6 <grid_port_process_ui+0x7e>
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a688:	684a      	ldr	r2, [r1, #4]
    a68a:	4402      	add	r2, r0
    a68c:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a68e:	4432      	add	r2, r6
    a690:	6e12      	ldr	r2, [r2, #96]	; 0x60
    a692:	fb07 2203 	mla	r2, r7, r3, r2
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a696:	7a52      	ldrb	r2, [r2, #9]
    a698:	2a05      	cmp	r2, #5
    a69a:	d1eb      	bne.n	a674 <grid_port_process_ui+0x4c>
					if (k==0){
    a69c:	2b00      	cmp	r3, #0
    a69e:	d1e7      	bne.n	a670 <grid_port_process_ui+0x48>
						message_local_action_available++;
    a6a0:	3501      	adds	r5, #1
    a6a2:	b2ed      	uxtb	r5, r5
    a6a4:	e7e6      	b.n	a674 <grid_port_process_ui+0x4c>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a6a6:	f10e 0e01 	add.w	lr, lr, #1
    a6aa:	fa5f fe8e 	uxtb.w	lr, lr
    a6ae:	684b      	ldr	r3, [r1, #4]
    a6b0:	4403      	add	r3, r0
    a6b2:	7a5b      	ldrb	r3, [r3, #9]
    a6b4:	4573      	cmp	r3, lr
    a6b6:	d90b      	bls.n	a6d0 <grid_port_process_ui+0xa8>
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a6b8:	684b      	ldr	r3, [r1, #4]
    a6ba:	fb0c f60e 	mul.w	r6, ip, lr
    a6be:	4403      	add	r3, r0
    a6c0:	68db      	ldr	r3, [r3, #12]
    a6c2:	4433      	add	r3, r6
    a6c4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    a6c8:	2b00      	cmp	r3, #0
    a6ca:	d0ec      	beq.n	a6a6 <grid_port_process_ui+0x7e>
    a6cc:	4643      	mov	r3, r8
    a6ce:	e7db      	b.n	a688 <grid_port_process_ui+0x60>
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a6d0:	f109 0901 	add.w	r9, r9, #1
    a6d4:	fa5f f989 	uxtb.w	r9, r9
    a6d8:	784b      	ldrb	r3, [r1, #1]
    a6da:	b2db      	uxtb	r3, r3
    a6dc:	454b      	cmp	r3, r9
    a6de:	d9ba      	bls.n	a656 <grid_port_process_ui+0x2e>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a6e0:	684b      	ldr	r3, [r1, #4]
    a6e2:	ea4f 1009 	mov.w	r0, r9, lsl #4
    a6e6:	4403      	add	r3, r0
    a6e8:	7a5b      	ldrb	r3, [r3, #9]
    a6ea:	2b00      	cmp	r3, #0
    a6ec:	d0f0      	beq.n	a6d0 <grid_port_process_ui+0xa8>
    a6ee:	46d6      	mov	lr, sl
    a6f0:	e7e2      	b.n	a6b8 <grid_port_process_ui+0x90>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a6f2:	4673      	mov	r3, lr
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    a6f4:	684a      	ldr	r2, [r1, #4]
    a6f6:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a6f8:	4402      	add	r2, r0
    a6fa:	6e12      	ldr	r2, [r2, #96]	; 0x60
    a6fc:	fb06 2203 	mla	r2, r6, r3, r2
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    a700:	7a52      	ldrb	r2, [r2, #9]
    a702:	2a05      	cmp	r2, #5
				message_broadcast_action_available++;
    a704:	bf04      	itt	eq
    a706:	3401      	addeq	r4, #1
    a708:	b2e4      	uxtbeq	r4, r4
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a70a:	3301      	adds	r3, #1
    a70c:	b2db      	uxtb	r3, r3
    a70e:	684a      	ldr	r2, [r1, #4]
    a710:	68d2      	ldr	r2, [r2, #12]
    a712:	4402      	add	r2, r0
    a714:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
    a718:	429a      	cmp	r2, r3
    a71a:	d8eb      	bhi.n	a6f4 <grid_port_process_ui+0xcc>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    a71c:	3701      	adds	r7, #1
    a71e:	b2ff      	uxtb	r7, r7
    a720:	684b      	ldr	r3, [r1, #4]
    a722:	7a5b      	ldrb	r3, [r3, #9]
    a724:	42bb      	cmp	r3, r7
    a726:	d909      	bls.n	a73c <grid_port_process_ui+0x114>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a728:	684b      	ldr	r3, [r1, #4]
    a72a:	fb0c f007 	mul.w	r0, ip, r7
    a72e:	68db      	ldr	r3, [r3, #12]
    a730:	4403      	add	r3, r0
    a732:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    a736:	2b00      	cmp	r3, #0
    a738:	d1db      	bne.n	a6f2 <grid_port_process_ui+0xca>
    a73a:	e7ef      	b.n	a71c <grid_port_process_ui+0xf4>
	struct grid_port* port[4] = {&GRID_PORT_N, &GRID_PORT_E, &GRID_PORT_S, &GRID_PORT_W};
    a73c:	4b69      	ldr	r3, [pc, #420]	; (a8e4 <grid_port_process_ui+0x2bc>)
    a73e:	aed2      	add	r6, sp, #840	; 0x348
    a740:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    a742:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    a746:	46a3      	mov	fp, r4
		if (port[k]->ping_flag == 1){
    a748:	f856 4b04 	ldr.w	r4, [r6], #4
    a74c:	f642 7348 	movw	r3, #12104	; 0x2f48
    a750:	5ce3      	ldrb	r3, [r4, r3]
    a752:	2b01      	cmp	r3, #1
    a754:	d013      	beq.n	a77e <grid_port_process_ui+0x156>
	for (uint8_t k = 0; k<4; k++){
    a756:	abd6      	add	r3, sp, #856	; 0x358
    a758:	429e      	cmp	r6, r3
    a75a:	d1f5      	bne.n	a748 <grid_port_process_ui+0x120>
    a75c:	465c      	mov	r4, fp
	if (message_local_action_available){
    a75e:	2d00      	cmp	r5, #0
    a760:	d137      	bne.n	a7d2 <grid_port_process_ui+0x1aa>
	if (por->cooldown > 0){
    a762:	9a03      	ldr	r2, [sp, #12]
    a764:	6813      	ldr	r3, [r2, #0]
    a766:	2b00      	cmp	r3, #0
    a768:	f000 80da 	beq.w	a920 <grid_port_process_ui+0x2f8>
		por->cooldown--;
    a76c:	3b01      	subs	r3, #1
    a76e:	6013      	str	r3, [r2, #0]
	if (por->cooldown > 10){
    a770:	2b0a      	cmp	r3, #10
    a772:	f240 80d5 	bls.w	a920 <grid_port_process_ui+0x2f8>
}
    a776:	f50d 7d57 	add.w	sp, sp, #860	; 0x35c
    a77a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (grid_buffer_write_init(&port[k]->tx_buffer, port[k]->ping_packet_length)){
    a77e:	f504 591c 	add.w	r9, r4, #9984	; 0x2700
    a782:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    a786:	f642 7347 	movw	r3, #12103	; 0x2f47
    a78a:	5ce1      	ldrb	r1, [r4, r3]
    a78c:	4648      	mov	r0, r9
    a78e:	4b56      	ldr	r3, [pc, #344]	; (a8e8 <grid_port_process_ui+0x2c0>)
    a790:	4798      	blx	r3
    a792:	b1c8      	cbz	r0, a7c8 <grid_port_process_ui+0x1a0>
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    a794:	f642 7347 	movw	r3, #12103	; 0x2f47
    a798:	5ce3      	ldrb	r3, [r4, r3]
    a79a:	b193      	cbz	r3, a7c2 <grid_port_process_ui+0x19a>
    a79c:	f504 583c 	add.w	r8, r4, #12032	; 0x2f00
    a7a0:	f108 0832 	add.w	r8, r8, #50	; 0x32
    a7a4:	2700      	movs	r7, #0
    a7a6:	f504 5a3d 	add.w	sl, r4, #12096	; 0x2f40
    a7aa:	f10a 0a07 	add.w	sl, sl, #7
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    a7ae:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    a7b2:	4648      	mov	r0, r9
    a7b4:	4b4d      	ldr	r3, [pc, #308]	; (a8ec <grid_port_process_ui+0x2c4>)
    a7b6:	4798      	blx	r3
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    a7b8:	3701      	adds	r7, #1
    a7ba:	f89a 3000 	ldrb.w	r3, [sl]
    a7be:	42bb      	cmp	r3, r7
    a7c0:	d8f5      	bhi.n	a7ae <grid_port_process_ui+0x186>
				grid_buffer_write_acknowledge(&port[k]->tx_buffer);
    a7c2:	4648      	mov	r0, r9
    a7c4:	4b4a      	ldr	r3, [pc, #296]	; (a8f0 <grid_port_process_ui+0x2c8>)
    a7c6:	4798      	blx	r3
			port[k]->ping_flag = 0;
    a7c8:	2200      	movs	r2, #0
    a7ca:	f642 7348 	movw	r3, #12104	; 0x2f48
    a7ce:	54e2      	strb	r2, [r4, r3]
    a7d0:	e7c1      	b.n	a756 <grid_port_process_ui+0x12e>
		grid_msg_init(&message);
    a7d2:	a86b      	add	r0, sp, #428	; 0x1ac
    a7d4:	4b47      	ldr	r3, [pc, #284]	; (a8f4 <grid_port_process_ui+0x2cc>)
    a7d6:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a7d8:	2500      	movs	r5, #0
    a7da:	9500      	str	r5, [sp, #0]
    a7dc:	462b      	mov	r3, r5
    a7de:	227f      	movs	r2, #127	; 0x7f
    a7e0:	4611      	mov	r1, r2
    a7e2:	a86b      	add	r0, sp, #428	; 0x1ac
    a7e4:	4e44      	ldr	r6, [pc, #272]	; (a8f8 <grid_port_process_ui+0x2d0>)
    a7e6:	47b0      	blx	r6
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};				
    a7e8:	f44f 72c8 	mov.w	r2, #400	; 0x190
    a7ec:	4629      	mov	r1, r5
    a7ee:	a807      	add	r0, sp, #28
    a7f0:	4b42      	ldr	r3, [pc, #264]	; (a8fc <grid_port_process_ui+0x2d4>)
    a7f2:	4798      	blx	r3
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    a7f4:	4b39      	ldr	r3, [pc, #228]	; (a8dc <grid_port_process_ui+0x2b4>)
    a7f6:	785b      	ldrb	r3, [r3, #1]
		uint32_t offset=0;
    a7f8:	46a9      	mov	r9, r5
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    a7fa:	2b00      	cmp	r3, #0
    a7fc:	d046      	beq.n	a88c <grid_port_process_ui+0x264>
    a7fe:	f04f 0a00 	mov.w	sl, #0
    a802:	46d1      	mov	r9, sl
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a804:	4e35      	ldr	r6, [pc, #212]	; (a8dc <grid_port_process_ui+0x2b4>)
					CRITICAL_SECTION_ENTER()
    a806:	f8df b110 	ldr.w	fp, [pc, #272]	; a918 <grid_port_process_ui+0x2f0>
    a80a:	e036      	b.n	a87a <grid_port_process_ui+0x252>
					CRITICAL_SECTION_LEAVE()
    a80c:	a805      	add	r0, sp, #20
    a80e:	4b3c      	ldr	r3, [pc, #240]	; (a900 <grid_port_process_ui+0x2d8>)
    a810:	4798      	blx	r3
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a812:	3501      	adds	r5, #1
    a814:	b2ed      	uxtb	r5, r5
    a816:	6873      	ldr	r3, [r6, #4]
    a818:	443b      	add	r3, r7
    a81a:	7a5b      	ldrb	r3, [r3, #9]
    a81c:	42ab      	cmp	r3, r5
    a81e:	d924      	bls.n	a86a <grid_port_process_ui+0x242>
				if (offset>GRID_PARAMETER_PACKET_marign){
    a820:	f1b9 0fc8 	cmp.w	r9, #200	; 0xc8
    a824:	d8f5      	bhi.n	a812 <grid_port_process_ui+0x1ea>
					CRITICAL_SECTION_ENTER()
    a826:	a805      	add	r0, sp, #20
    a828:	47d8      	blx	fp
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    a82a:	6873      	ldr	r3, [r6, #4]
    a82c:	f04f 0864 	mov.w	r8, #100	; 0x64
    a830:	fb08 f805 	mul.w	r8, r8, r5
    a834:	443b      	add	r3, r7
    a836:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a838:	4443      	add	r3, r8
    a83a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    a83c:	7a5b      	ldrb	r3, [r3, #9]
    a83e:	2b05      	cmp	r3, #5
    a840:	d1e4      	bne.n	a80c <grid_port_process_ui+0x1e4>
						offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[event], &payload[offset]);
    a842:	6873      	ldr	r3, [r6, #4]
    a844:	443b      	add	r3, r7
    a846:	68db      	ldr	r3, [r3, #12]
    a848:	4443      	add	r3, r8
    a84a:	aa07      	add	r2, sp, #28
    a84c:	eb02 0109 	add.w	r1, r2, r9
    a850:	6e18      	ldr	r0, [r3, #96]	; 0x60
    a852:	4b2c      	ldr	r3, [pc, #176]	; (a904 <grid_port_process_ui+0x2dc>)
    a854:	4798      	blx	r3
    a856:	4481      	add	r9, r0
						grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[event]);
    a858:	6873      	ldr	r3, [r6, #4]
    a85a:	443b      	add	r3, r7
    a85c:	68db      	ldr	r3, [r3, #12]
    a85e:	4498      	add	r8, r3
    a860:	f8d8 3060 	ldr.w	r3, [r8, #96]	; 0x60
	eve->trigger = GRID_UI_STATUS_READY;
    a864:	2204      	movs	r2, #4
    a866:	725a      	strb	r2, [r3, #9]
    a868:	e7d0      	b.n	a80c <grid_port_process_ui+0x1e4>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    a86a:	f10a 0a01 	add.w	sl, sl, #1
    a86e:	fa5f fa8a 	uxtb.w	sl, sl
    a872:	7873      	ldrb	r3, [r6, #1]
    a874:	b2db      	uxtb	r3, r3
    a876:	4553      	cmp	r3, sl
    a878:	d908      	bls.n	a88c <grid_port_process_ui+0x264>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a87a:	6873      	ldr	r3, [r6, #4]
    a87c:	ea4f 170a 	mov.w	r7, sl, lsl #4
    a880:	443b      	add	r3, r7
    a882:	7a5b      	ldrb	r3, [r3, #9]
    a884:	2500      	movs	r5, #0
    a886:	2b00      	cmp	r3, #0
    a888:	d1ca      	bne.n	a820 <grid_port_process_ui+0x1f8>
    a88a:	e7ee      	b.n	a86a <grid_port_process_ui+0x242>
		grid_msg_body_append_text(&message, payload, offset);
    a88c:	464a      	mov	r2, r9
    a88e:	a907      	add	r1, sp, #28
    a890:	a86b      	add	r0, sp, #428	; 0x1ac
    a892:	4b1d      	ldr	r3, [pc, #116]	; (a908 <grid_port_process_ui+0x2e0>)
    a894:	4798      	blx	r3
		grid_msg_packet_close(&message);
    a896:	a86b      	add	r0, sp, #428	; 0x1ac
    a898:	4b1c      	ldr	r3, [pc, #112]	; (a90c <grid_port_process_ui+0x2e4>)
    a89a:	4798      	blx	r3
		uint32_t message_length = grid_msg_packet_get_length(&message);
    a89c:	a86b      	add	r0, sp, #428	; 0x1ac
    a89e:	4b1c      	ldr	r3, [pc, #112]	; (a910 <grid_port_process_ui+0x2e8>)
    a8a0:	4798      	blx	r3
    a8a2:	4606      	mov	r6, r0
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    a8a4:	b281      	uxth	r1, r0
    a8a6:	481b      	ldr	r0, [pc, #108]	; (a914 <grid_port_process_ui+0x2ec>)
    a8a8:	4b0f      	ldr	r3, [pc, #60]	; (a8e8 <grid_port_process_ui+0x2c0>)
    a8aa:	4798      	blx	r3
    a8ac:	2800      	cmp	r0, #0
    a8ae:	f43f af58 	beq.w	a762 <grid_port_process_ui+0x13a>
			for(uint32_t i = 0; i<message_length; i++){
    a8b2:	b176      	cbz	r6, a8d2 <grid_port_process_ui+0x2aa>
    a8b4:	2500      	movs	r5, #0
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    a8b6:	f8df 9064 	ldr.w	r9, [pc, #100]	; a91c <grid_port_process_ui+0x2f4>
    a8ba:	f8df 8058 	ldr.w	r8, [pc, #88]	; a914 <grid_port_process_ui+0x2ec>
    a8be:	4f0b      	ldr	r7, [pc, #44]	; (a8ec <grid_port_process_ui+0x2c4>)
    a8c0:	4629      	mov	r1, r5
    a8c2:	a86b      	add	r0, sp, #428	; 0x1ac
    a8c4:	47c8      	blx	r9
    a8c6:	4601      	mov	r1, r0
    a8c8:	4640      	mov	r0, r8
    a8ca:	47b8      	blx	r7
			for(uint32_t i = 0; i<message_length; i++){
    a8cc:	3501      	adds	r5, #1
    a8ce:	42ae      	cmp	r6, r5
    a8d0:	d1f6      	bne.n	a8c0 <grid_port_process_ui+0x298>
			grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    a8d2:	4810      	ldr	r0, [pc, #64]	; (a914 <grid_port_process_ui+0x2ec>)
    a8d4:	4b06      	ldr	r3, [pc, #24]	; (a8f0 <grid_port_process_ui+0x2c8>)
    a8d6:	4798      	blx	r3
    a8d8:	e743      	b.n	a762 <grid_port_process_ui+0x13a>
    a8da:	bf00      	nop
    a8dc:	20007254 	.word	0x20007254
    a8e0:	20013e88 	.word	0x20013e88
    a8e4:	00014288 	.word	0x00014288
    a8e8:	00005bb9 	.word	0x00005bb9
    a8ec:	00005bf5 	.word	0x00005bf5
    a8f0:	00005c15 	.word	0x00005c15
    a8f4:	00005351 	.word	0x00005351
    a8f8:	00005399 	.word	0x00005399
    a8fc:	00012943 	.word	0x00012943
    a900:	0000bc0b 	.word	0x0000bc0b
    a904:	0000a5d1 	.word	0x0000a5d1
    a908:	000052a1 	.word	0x000052a1
    a90c:	00005499 	.word	0x00005499
    a910:	00005289 	.word	0x00005289
    a914:	20006a44 	.word	0x20006a44
    a918:	0000bbfd 	.word	0x0000bbfd
    a91c:	0000545b 	.word	0x0000545b
	if (message_broadcast_action_available){
    a920:	2c00      	cmp	r4, #0
    a922:	f43f af28 	beq.w	a776 <grid_port_process_ui+0x14e>
		grid_msg_init(&message);
    a926:	a86b      	add	r0, sp, #428	; 0x1ac
    a928:	4b7d      	ldr	r3, [pc, #500]	; (ab20 <grid_port_process_ui+0x4f8>)
    a92a:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a92c:	2300      	movs	r3, #0
    a92e:	9300      	str	r3, [sp, #0]
    a930:	227f      	movs	r2, #127	; 0x7f
    a932:	4611      	mov	r1, r2
    a934:	a86b      	add	r0, sp, #428	; 0x1ac
    a936:	4c7b      	ldr	r4, [pc, #492]	; (ab24 <grid_port_process_ui+0x4fc>)
    a938:	47a0      	blx	r4
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    a93a:	4b7b      	ldr	r3, [pc, #492]	; (ab28 <grid_port_process_ui+0x500>)
    a93c:	685b      	ldr	r3, [r3, #4]
    a93e:	7a5b      	ldrb	r3, [r3, #9]
    a940:	2b00      	cmp	r3, #0
    a942:	d053      	beq.n	a9ec <grid_port_process_ui+0x3c4>
    a944:	f04f 0900 	mov.w	r9, #0
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a948:	4e77      	ldr	r6, [pc, #476]	; (ab28 <grid_port_process_ui+0x500>)
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    a94a:	f8df 81f4 	ldr.w	r8, [pc, #500]	; ab40 <grid_port_process_ui+0x518>
					CRITICAL_SECTION_ENTER()
    a94e:	f8df b1e8 	ldr.w	fp, [pc, #488]	; ab38 <grid_port_process_ui+0x510>
					CRITICAL_SECTION_LEAVE()
    a952:	f8df a200 	ldr.w	sl, [pc, #512]	; ab54 <grid_port_process_ui+0x52c>
    a956:	e03d      	b.n	a9d4 <grid_port_process_ui+0x3ac>
    a958:	a806      	add	r0, sp, #24
    a95a:	47d0      	blx	sl
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a95c:	3401      	adds	r4, #1
    a95e:	b2e4      	uxtb	r4, r4
    a960:	6873      	ldr	r3, [r6, #4]
    a962:	68db      	ldr	r3, [r3, #12]
    a964:	442b      	add	r3, r5
    a966:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    a96a:	42a3      	cmp	r3, r4
    a96c:	d92a      	bls.n	a9c4 <grid_port_process_ui+0x39c>
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    a96e:	a86b      	add	r0, sp, #428	; 0x1ac
    a970:	47c0      	blx	r8
    a972:	28c8      	cmp	r0, #200	; 0xc8
    a974:	d8f2      	bhi.n	a95c <grid_port_process_ui+0x334>
					CRITICAL_SECTION_ENTER()
    a976:	a806      	add	r0, sp, #24
    a978:	47d8      	blx	fp
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    a97a:	6873      	ldr	r3, [r6, #4]
    a97c:	f44f 7786 	mov.w	r7, #268	; 0x10c
    a980:	fb07 f704 	mul.w	r7, r7, r4
    a984:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a986:	442b      	add	r3, r5
    a988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    a98a:	443b      	add	r3, r7
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    a98c:	7a5b      	ldrb	r3, [r3, #9]
    a98e:	2b05      	cmp	r3, #5
    a990:	d1e2      	bne.n	a958 <grid_port_process_ui+0x330>
						uint32_t offset = grid_msg_body_get_length(&message); 
    a992:	a86b      	add	r0, sp, #428	; 0x1ac
    a994:	4b65      	ldr	r3, [pc, #404]	; (ab2c <grid_port_process_ui+0x504>)
    a996:	4798      	blx	r3
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    a998:	6873      	ldr	r3, [r6, #4]
    a99a:	f100 0114 	add.w	r1, r0, #20
    a99e:	68db      	ldr	r3, [r3, #12]
    a9a0:	442b      	add	r3, r5
    a9a2:	6e18      	ldr	r0, [r3, #96]	; 0x60
    a9a4:	ab6b      	add	r3, sp, #428	; 0x1ac
    a9a6:	4419      	add	r1, r3
    a9a8:	4438      	add	r0, r7
    a9aa:	4b61      	ldr	r3, [pc, #388]	; (ab30 <grid_port_process_ui+0x508>)
    a9ac:	4798      	blx	r3
    a9ae:	9bd0      	ldr	r3, [sp, #832]	; 0x340
    a9b0:	4403      	add	r3, r0
    a9b2:	93d0      	str	r3, [sp, #832]	; 0x340
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    a9b4:	6873      	ldr	r3, [r6, #4]
    a9b6:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    a9b8:	442b      	add	r3, r5
    a9ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    a9bc:	441f      	add	r7, r3
    a9be:	2304      	movs	r3, #4
    a9c0:	727b      	strb	r3, [r7, #9]
    a9c2:	e7c9      	b.n	a958 <grid_port_process_ui+0x330>
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    a9c4:	f109 0901 	add.w	r9, r9, #1
    a9c8:	fa5f f989 	uxtb.w	r9, r9
    a9cc:	6873      	ldr	r3, [r6, #4]
    a9ce:	7a5b      	ldrb	r3, [r3, #9]
    a9d0:	454b      	cmp	r3, r9
    a9d2:	d90b      	bls.n	a9ec <grid_port_process_ui+0x3c4>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a9d4:	6873      	ldr	r3, [r6, #4]
    a9d6:	2564      	movs	r5, #100	; 0x64
    a9d8:	fb05 f509 	mul.w	r5, r5, r9
    a9dc:	68db      	ldr	r3, [r3, #12]
    a9de:	442b      	add	r3, r5
    a9e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    a9e4:	2400      	movs	r4, #0
    a9e6:	2b00      	cmp	r3, #0
    a9e8:	d1c1      	bne.n	a96e <grid_port_process_ui+0x346>
    a9ea:	e7eb      	b.n	a9c4 <grid_port_process_ui+0x39c>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a9ec:	4b51      	ldr	r3, [pc, #324]	; (ab34 <grid_port_process_ui+0x50c>)
    a9ee:	785b      	ldrb	r3, [r3, #1]
    a9f0:	2b00      	cmp	r3, #0
    a9f2:	d06d      	beq.n	aad0 <grid_port_process_ui+0x4a8>
    a9f4:	2300      	movs	r3, #0
    a9f6:	9302      	str	r3, [sp, #8]
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a9f8:	4e4e      	ldr	r6, [pc, #312]	; (ab34 <grid_port_process_ui+0x50c>)
    a9fa:	e05b      	b.n	aab4 <grid_port_process_ui+0x48c>
						CRITICAL_SECTION_LEAVE()
    a9fc:	a807      	add	r0, sp, #28
    a9fe:	47d8      	blx	fp
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    aa00:	3401      	adds	r4, #1
    aa02:	b2e4      	uxtb	r4, r4
    aa04:	6873      	ldr	r3, [r6, #4]
    aa06:	443b      	add	r3, r7
    aa08:	68db      	ldr	r3, [r3, #12]
    aa0a:	442b      	add	r3, r5
    aa0c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    aa10:	42a3      	cmp	r3, r4
    aa12:	d92f      	bls.n	aa74 <grid_port_process_ui+0x44c>
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    aa14:	a86b      	add	r0, sp, #428	; 0x1ac
    aa16:	47c8      	blx	r9
    aa18:	28c8      	cmp	r0, #200	; 0xc8
    aa1a:	d8f1      	bhi.n	aa00 <grid_port_process_ui+0x3d8>
						CRITICAL_SECTION_ENTER()
    aa1c:	a807      	add	r0, sp, #28
    aa1e:	4b46      	ldr	r3, [pc, #280]	; (ab38 <grid_port_process_ui+0x510>)
    aa20:	4798      	blx	r3
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    aa22:	6873      	ldr	r3, [r6, #4]
    aa24:	f44f 7886 	mov.w	r8, #268	; 0x10c
    aa28:	fb08 f804 	mul.w	r8, r8, r4
    aa2c:	443b      	add	r3, r7
    aa2e:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    aa30:	442b      	add	r3, r5
    aa32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    aa34:	4443      	add	r3, r8
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    aa36:	7a5b      	ldrb	r3, [r3, #9]
    aa38:	2b05      	cmp	r3, #5
    aa3a:	d1df      	bne.n	a9fc <grid_port_process_ui+0x3d4>
							uint32_t offset = grid_msg_body_get_length(&message); 
    aa3c:	a86b      	add	r0, sp, #428	; 0x1ac
    aa3e:	4b3b      	ldr	r3, [pc, #236]	; (ab2c <grid_port_process_ui+0x504>)
    aa40:	4798      	blx	r3
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    aa42:	6873      	ldr	r3, [r6, #4]
    aa44:	f100 0114 	add.w	r1, r0, #20
    aa48:	443b      	add	r3, r7
    aa4a:	68db      	ldr	r3, [r3, #12]
    aa4c:	442b      	add	r3, r5
    aa4e:	6e18      	ldr	r0, [r3, #96]	; 0x60
    aa50:	ab6b      	add	r3, sp, #428	; 0x1ac
    aa52:	4419      	add	r1, r3
    aa54:	4440      	add	r0, r8
    aa56:	4b36      	ldr	r3, [pc, #216]	; (ab30 <grid_port_process_ui+0x508>)
    aa58:	4798      	blx	r3
    aa5a:	9bd0      	ldr	r3, [sp, #832]	; 0x340
    aa5c:	4403      	add	r3, r0
    aa5e:	93d0      	str	r3, [sp, #832]	; 0x340
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    aa60:	6873      	ldr	r3, [r6, #4]
    aa62:	443b      	add	r3, r7
    aa64:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    aa66:	442b      	add	r3, r5
    aa68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    aa6a:	4498      	add	r8, r3
    aa6c:	2304      	movs	r3, #4
    aa6e:	f888 3009 	strb.w	r3, [r8, #9]
    aa72:	e7c3      	b.n	a9fc <grid_port_process_ui+0x3d4>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    aa74:	f10a 0a01 	add.w	sl, sl, #1
    aa78:	fa5f fa8a 	uxtb.w	sl, sl
    aa7c:	6873      	ldr	r3, [r6, #4]
    aa7e:	443b      	add	r3, r7
    aa80:	7a5b      	ldrb	r3, [r3, #9]
    aa82:	4553      	cmp	r3, sl
    aa84:	d90d      	bls.n	aaa2 <grid_port_process_ui+0x47a>
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    aa86:	6873      	ldr	r3, [r6, #4]
    aa88:	2564      	movs	r5, #100	; 0x64
    aa8a:	fb05 f50a 	mul.w	r5, r5, sl
    aa8e:	443b      	add	r3, r7
    aa90:	68db      	ldr	r3, [r3, #12]
    aa92:	442b      	add	r3, r5
    aa94:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    aa98:	2b01      	cmp	r3, #1
    aa9a:	bf88      	it	hi
    aa9c:	2401      	movhi	r4, #1
    aa9e:	d8b9      	bhi.n	aa14 <grid_port_process_ui+0x3ec>
    aaa0:	e7e8      	b.n	aa74 <grid_port_process_ui+0x44c>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    aaa2:	9b02      	ldr	r3, [sp, #8]
    aaa4:	3301      	adds	r3, #1
    aaa6:	b2db      	uxtb	r3, r3
    aaa8:	461a      	mov	r2, r3
    aaaa:	9302      	str	r3, [sp, #8]
    aaac:	7873      	ldrb	r3, [r6, #1]
    aaae:	b2db      	uxtb	r3, r3
    aab0:	4293      	cmp	r3, r2
    aab2:	d90d      	bls.n	aad0 <grid_port_process_ui+0x4a8>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    aab4:	6873      	ldr	r3, [r6, #4]
    aab6:	9a02      	ldr	r2, [sp, #8]
    aab8:	0117      	lsls	r7, r2, #4
    aaba:	443b      	add	r3, r7
    aabc:	7a5b      	ldrb	r3, [r3, #9]
    aabe:	2b00      	cmp	r3, #0
    aac0:	d0ef      	beq.n	aaa2 <grid_port_process_ui+0x47a>
    aac2:	f04f 0a00 	mov.w	sl, #0
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    aac6:	f8df 9078 	ldr.w	r9, [pc, #120]	; ab40 <grid_port_process_ui+0x518>
						CRITICAL_SECTION_LEAVE()
    aaca:	f8df b088 	ldr.w	fp, [pc, #136]	; ab54 <grid_port_process_ui+0x52c>
    aace:	e7da      	b.n	aa86 <grid_port_process_ui+0x45e>
		por->cooldown += 10;
    aad0:	9a03      	ldr	r2, [sp, #12]
    aad2:	6813      	ldr	r3, [r2, #0]
    aad4:	330a      	adds	r3, #10
    aad6:	6013      	str	r3, [r2, #0]
		grid_msg_packet_close(&message);
    aad8:	a86b      	add	r0, sp, #428	; 0x1ac
    aada:	4b18      	ldr	r3, [pc, #96]	; (ab3c <grid_port_process_ui+0x514>)
    aadc:	4798      	blx	r3
		uint32_t length = grid_msg_packet_get_length(&message);
    aade:	a86b      	add	r0, sp, #428	; 0x1ac
    aae0:	4b17      	ldr	r3, [pc, #92]	; (ab40 <grid_port_process_ui+0x518>)
    aae2:	4798      	blx	r3
    aae4:	4605      	mov	r5, r0
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    aae6:	b281      	uxth	r1, r0
    aae8:	4816      	ldr	r0, [pc, #88]	; (ab44 <grid_port_process_ui+0x51c>)
    aaea:	4b17      	ldr	r3, [pc, #92]	; (ab48 <grid_port_process_ui+0x520>)
    aaec:	4798      	blx	r3
    aaee:	2800      	cmp	r0, #0
    aaf0:	f43f ae41 	beq.w	a776 <grid_port_process_ui+0x14e>
			for(uint16_t i = 0; i<length; i++){
    aaf4:	b17d      	cbz	r5, ab16 <grid_port_process_ui+0x4ee>
    aaf6:	2100      	movs	r1, #0
    aaf8:	460c      	mov	r4, r1
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    aafa:	f8df 805c 	ldr.w	r8, [pc, #92]	; ab58 <grid_port_process_ui+0x530>
    aafe:	4f11      	ldr	r7, [pc, #68]	; (ab44 <grid_port_process_ui+0x51c>)
    ab00:	4e12      	ldr	r6, [pc, #72]	; (ab4c <grid_port_process_ui+0x524>)
    ab02:	a86b      	add	r0, sp, #428	; 0x1ac
    ab04:	47c0      	blx	r8
    ab06:	4601      	mov	r1, r0
    ab08:	4638      	mov	r0, r7
    ab0a:	47b0      	blx	r6
			for(uint16_t i = 0; i<length; i++){
    ab0c:	3401      	adds	r4, #1
    ab0e:	b2a4      	uxth	r4, r4
    ab10:	4621      	mov	r1, r4
    ab12:	42a5      	cmp	r5, r4
    ab14:	d8f5      	bhi.n	ab02 <grid_port_process_ui+0x4da>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    ab16:	480b      	ldr	r0, [pc, #44]	; (ab44 <grid_port_process_ui+0x51c>)
    ab18:	4b0d      	ldr	r3, [pc, #52]	; (ab50 <grid_port_process_ui+0x528>)
    ab1a:	4798      	blx	r3
    ab1c:	e62b      	b.n	a776 <grid_port_process_ui+0x14e>
    ab1e:	bf00      	nop
    ab20:	00005351 	.word	0x00005351
    ab24:	00005399 	.word	0x00005399
    ab28:	20013e88 	.word	0x20013e88
    ab2c:	0000529b 	.word	0x0000529b
    ab30:	0000a5d1 	.word	0x0000a5d1
    ab34:	20007254 	.word	0x20007254
    ab38:	0000bbfd 	.word	0x0000bbfd
    ab3c:	00005499 	.word	0x00005499
    ab40:	00005289 	.word	0x00005289
    ab44:	20006e3c 	.word	0x20006e3c
    ab48:	00005bb9 	.word	0x00005bb9
    ab4c:	00005bf5 	.word	0x00005bf5
    ab50:	00005c15 	.word	0x00005c15
    ab54:	0000bc0b 	.word	0x0000bc0b
    ab58:	0000545b 	.word	0x0000545b

0000ab5c <grid_ui_event_template_action>:

uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
	
	if (event_index == 255){
    ab5c:	29ff      	cmp	r1, #255	; 0xff
    ab5e:	f000 8135 	beq.w	adcc <grid_ui_event_template_action+0x270>
uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
    ab62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab66:	b085      	sub	sp, #20
    ab68:	4605      	mov	r5, r0
		
		return;
	}
	
	// TEMPLATE EVENT
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    ab6a:	f44f 7786 	mov.w	r7, #268	; 0x10c
    ab6e:	fb07 f701 	mul.w	r7, r7, r1
    ab72:	6e00      	ldr	r0, [r0, #96]	; 0x60
    ab74:	4438      	add	r0, r7
    ab76:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    ab7a:	2b00      	cmp	r3, #0
    ab7c:	f000 808e 	beq.w	ac9c <grid_ui_event_template_action+0x140>
    ab80:	2400      	movs	r4, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
				
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    ab82:	f8df 825c 	ldr.w	r8, [pc, #604]	; ade0 <grid_ui_event_template_action+0x284>
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    ab86:	f8df 925c 	ldr.w	r9, [pc, #604]	; ade4 <grid_ui_event_template_action+0x288>
    ab8a:	f8df a25c 	ldr.w	sl, [pc, #604]	; ade8 <grid_ui_event_template_action+0x28c>
    ab8e:	e042      	b.n	ac16 <grid_ui_event_template_action+0xba>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    ab90:	eb06 0286 	add.w	r2, r6, r6, lsl #2
    ab94:	4402      	add	r2, r0
    ab96:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
    ab9a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    ab9e:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    aba0:	f892 1033 	ldrb.w	r1, [r2, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    aba4:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
			uint8_t error = 0;
    aba8:	f10d 0e10 	add.w	lr, sp, #16
    abac:	f04f 0c00 	mov.w	ip, #0
    abb0:	f80e cd01 	strb.w	ip, [lr, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    abb4:	f8cd e000 	str.w	lr, [sp]
    abb8:	3010      	adds	r0, #16
    abba:	47c0      	blx	r8
    abbc:	e035      	b.n	ac2a <grid_ui_event_template_action+0xce>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].event_parameter_list[i].address];
    abbe:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    abc2:	4406      	add	r6, r0
    abc4:	f896 3031 	ldrb.w	r3, [r6, #49]	; 0x31
    abc8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    abcc:	6a1b      	ldr	r3, [r3, #32]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    abce:	f896 1033 	ldrb.w	r1, [r6, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    abd2:	f896 2032 	ldrb.w	r2, [r6, #50]	; 0x32
			uint8_t error = 0;
    abd6:	ae04      	add	r6, sp, #16
    abd8:	f04f 0e00 	mov.w	lr, #0
    abdc:	f806 ed01 	strb.w	lr, [r6, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    abe0:	9600      	str	r6, [sp, #0]
    abe2:	3010      	adds	r0, #16
    abe4:	47c0      	blx	r8
    abe6:	e00e      	b.n	ac06 <grid_ui_event_template_action+0xaa>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    abe8:	4648      	mov	r0, r9
    abea:	4b79      	ldr	r3, [pc, #484]	; (add0 <grid_ui_event_template_action+0x274>)
    abec:	4798      	blx	r3
    abee:	4603      	mov	r3, r0
			}
				
			uint8_t error = 0;
    abf0:	a904      	add	r1, sp, #16
    abf2:	2200      	movs	r2, #0
    abf4:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    abf8:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    abfa:	19d0      	adds	r0, r2, r7
    abfc:	9100      	str	r1, [sp, #0]
    abfe:	4632      	mov	r2, r6
    ac00:	4659      	mov	r1, fp
    ac02:	3010      	adds	r0, #16
    ac04:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    ac06:	3401      	adds	r4, #1
    ac08:	b2e4      	uxtb	r4, r4
    ac0a:	6e28      	ldr	r0, [r5, #96]	; 0x60
    ac0c:	4438      	add	r0, r7
    ac0e:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    ac12:	42a3      	cmp	r3, r4
    ac14:	d942      	bls.n	ac9c <grid_ui_event_template_action+0x140>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'P' || ele->event_list[event_index].event_parameter_list[i].group == 'B'){
    ac16:	4626      	mov	r6, r4
    ac18:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    ac1c:	4403      	add	r3, r0
    ac1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    ac22:	2b50      	cmp	r3, #80	; 0x50
    ac24:	d0b4      	beq.n	ab90 <grid_ui_event_template_action+0x34>
    ac26:	2b42      	cmp	r3, #66	; 0x42
    ac28:	d0b2      	beq.n	ab90 <grid_ui_event_template_action+0x34>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'E'){
    ac2a:	6e28      	ldr	r0, [r5, #96]	; 0x60
    ac2c:	4438      	add	r0, r7
    ac2e:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    ac32:	4403      	add	r3, r0
    ac34:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    ac38:	2b45      	cmp	r3, #69	; 0x45
    ac3a:	d0c0      	beq.n	abbe <grid_ui_event_template_action+0x62>
		else if (ele->event_list[event_index].event_parameter_list[i].group == 'Z'){
    ac3c:	2b5a      	cmp	r3, #90	; 0x5a
    ac3e:	d1e2      	bne.n	ac06 <grid_ui_event_template_action+0xaa>
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    ac40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    ac44:	4430      	add	r0, r6
    ac46:	f890 b033 	ldrb.w	fp, [r0, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    ac4a:	f890 6032 	ldrb.w	r6, [r0, #50]	; 0x32
			if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    ac4e:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
    ac52:	2b00      	cmp	r3, #0
    ac54:	d0c8      	beq.n	abe8 <grid_ui_event_template_action+0x8c>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    ac56:	2b01      	cmp	r3, #1
    ac58:	d009      	beq.n	ac6e <grid_ui_event_template_action+0x112>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    ac5a:	2b02      	cmp	r3, #2
    ac5c:	d00c      	beq.n	ac78 <grid_ui_event_template_action+0x11c>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    ac5e:	2b03      	cmp	r3, #3
    ac60:	d00f      	beq.n	ac82 <grid_ui_event_template_action+0x126>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    ac62:	2b04      	cmp	r3, #4
    ac64:	d012      	beq.n	ac8c <grid_ui_event_template_action+0x130>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    ac66:	2b05      	cmp	r3, #5
    ac68:	d014      	beq.n	ac94 <grid_ui_event_template_action+0x138>
			uint32_t parameter_value = 0;
    ac6a:	2300      	movs	r3, #0
    ac6c:	e7c0      	b.n	abf0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    ac6e:	4648      	mov	r0, r9
    ac70:	4b58      	ldr	r3, [pc, #352]	; (add4 <grid_ui_event_template_action+0x278>)
    ac72:	4798      	blx	r3
    ac74:	4603      	mov	r3, r0
    ac76:	e7bb      	b.n	abf0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    ac78:	4648      	mov	r0, r9
    ac7a:	4b57      	ldr	r3, [pc, #348]	; (add8 <grid_ui_event_template_action+0x27c>)
    ac7c:	4798      	blx	r3
    ac7e:	4603      	mov	r3, r0
    ac80:	e7b6      	b.n	abf0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    ac82:	4648      	mov	r0, r9
    ac84:	4b55      	ldr	r3, [pc, #340]	; (addc <grid_ui_event_template_action+0x280>)
    ac86:	4798      	blx	r3
    ac88:	4603      	mov	r3, r0
    ac8a:	e7b1      	b.n	abf0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_state.mapmodestate;
    ac8c:	f899 3010 	ldrb.w	r3, [r9, #16]
    ac90:	b2db      	uxtb	r3, r3
    ac92:	e7ad      	b.n	abf0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    ac94:	4648      	mov	r0, r9
    ac96:	47d0      	blx	sl
    ac98:	4603      	mov	r3, r0
    ac9a:	e7a9      	b.n	abf0 <grid_ui_event_template_action+0x94>
			

			
	}
	// TEMPLATE ACTION
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    ac9c:	6e28      	ldr	r0, [r5, #96]	; 0x60
    ac9e:	4438      	add	r0, r7
    aca0:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    aca4:	2b00      	cmp	r3, #0
    aca6:	f000 808e 	beq.w	adc6 <grid_ui_event_template_action+0x26a>
    acaa:	2400      	movs	r4, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
			
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    acac:	f8df 8130 	ldr.w	r8, [pc, #304]	; ade0 <grid_ui_event_template_action+0x284>
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    acb0:	f8df 9130 	ldr.w	r9, [pc, #304]	; ade4 <grid_ui_event_template_action+0x288>
    acb4:	f8df a130 	ldr.w	sl, [pc, #304]	; ade8 <grid_ui_event_template_action+0x28c>
    acb8:	e042      	b.n	ad40 <grid_ui_event_template_action+0x1e4>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    acba:	eb06 0286 	add.w	r2, r6, r6, lsl #2
    acbe:	4402      	add	r2, r0
    acc0:	f892 30c3 	ldrb.w	r3, [r2, #195]	; 0xc3
    acc4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    acc8:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    acca:	f892 10c5 	ldrb.w	r1, [r2, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    acce:	f892 20c4 	ldrb.w	r2, [r2, #196]	; 0xc4
			uint8_t error = 0;
    acd2:	f10d 0e10 	add.w	lr, sp, #16
    acd6:	f04f 0c00 	mov.w	ip, #0
    acda:	f80e cd01 	strb.w	ip, [lr, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    acde:	f8cd e000 	str.w	lr, [sp]
    ace2:	3048      	adds	r0, #72	; 0x48
    ace4:	47c0      	blx	r8
    ace6:	e035      	b.n	ad54 <grid_ui_event_template_action+0x1f8>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].action_parameter_list[i].address];
    ace8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    acec:	4406      	add	r6, r0
    acee:	f896 30c3 	ldrb.w	r3, [r6, #195]	; 0xc3
    acf2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    acf6:	6a1b      	ldr	r3, [r3, #32]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    acf8:	f896 10c5 	ldrb.w	r1, [r6, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    acfc:	f896 20c4 	ldrb.w	r2, [r6, #196]	; 0xc4
			uint8_t error = 0;
    ad00:	ae04      	add	r6, sp, #16
    ad02:	f04f 0e00 	mov.w	lr, #0
    ad06:	f806 ed01 	strb.w	lr, [r6, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    ad0a:	9600      	str	r6, [sp, #0]
    ad0c:	3048      	adds	r0, #72	; 0x48
    ad0e:	47c0      	blx	r8
    ad10:	e00e      	b.n	ad30 <grid_ui_event_template_action+0x1d4>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    ad12:	4648      	mov	r0, r9
    ad14:	4b2e      	ldr	r3, [pc, #184]	; (add0 <grid_ui_event_template_action+0x274>)
    ad16:	4798      	blx	r3
    ad18:	4603      	mov	r3, r0
			}
			
			uint8_t error = 0;
    ad1a:	a904      	add	r1, sp, #16
    ad1c:	2200      	movs	r2, #0
    ad1e:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    ad22:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    ad24:	19d0      	adds	r0, r2, r7
    ad26:	9100      	str	r1, [sp, #0]
    ad28:	4632      	mov	r2, r6
    ad2a:	4659      	mov	r1, fp
    ad2c:	3048      	adds	r0, #72	; 0x48
    ad2e:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    ad30:	3401      	adds	r4, #1
    ad32:	b2e4      	uxtb	r4, r4
    ad34:	6e28      	ldr	r0, [r5, #96]	; 0x60
    ad36:	4438      	add	r0, r7
    ad38:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    ad3c:	42a3      	cmp	r3, r4
    ad3e:	d942      	bls.n	adc6 <grid_ui_event_template_action+0x26a>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'P' || ele->event_list[event_index].action_parameter_list[i].group == 'B'){
    ad40:	4626      	mov	r6, r4
    ad42:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    ad46:	4403      	add	r3, r0
    ad48:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    ad4c:	2b50      	cmp	r3, #80	; 0x50
    ad4e:	d0b4      	beq.n	acba <grid_ui_event_template_action+0x15e>
    ad50:	2b42      	cmp	r3, #66	; 0x42
    ad52:	d0b2      	beq.n	acba <grid_ui_event_template_action+0x15e>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'E'){
    ad54:	6e28      	ldr	r0, [r5, #96]	; 0x60
    ad56:	4438      	add	r0, r7
    ad58:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    ad5c:	4403      	add	r3, r0
    ad5e:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    ad62:	2b45      	cmp	r3, #69	; 0x45
    ad64:	d0c0      	beq.n	ace8 <grid_ui_event_template_action+0x18c>
		else if (ele->event_list[event_index].action_parameter_list[i].group == 'Z'){
    ad66:	2b5a      	cmp	r3, #90	; 0x5a
    ad68:	d1e2      	bne.n	ad30 <grid_ui_event_template_action+0x1d4>
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    ad6a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    ad6e:	4430      	add	r0, r6
    ad70:	f890 b0c5 	ldrb.w	fp, [r0, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    ad74:	f890 60c4 	ldrb.w	r6, [r0, #196]	; 0xc4
			if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    ad78:	f890 30c3 	ldrb.w	r3, [r0, #195]	; 0xc3
    ad7c:	2b00      	cmp	r3, #0
    ad7e:	d0c8      	beq.n	ad12 <grid_ui_event_template_action+0x1b6>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    ad80:	2b01      	cmp	r3, #1
    ad82:	d009      	beq.n	ad98 <grid_ui_event_template_action+0x23c>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    ad84:	2b02      	cmp	r3, #2
    ad86:	d00c      	beq.n	ada2 <grid_ui_event_template_action+0x246>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    ad88:	2b03      	cmp	r3, #3
    ad8a:	d00f      	beq.n	adac <grid_ui_event_template_action+0x250>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    ad8c:	2b04      	cmp	r3, #4
    ad8e:	d012      	beq.n	adb6 <grid_ui_event_template_action+0x25a>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    ad90:	2b05      	cmp	r3, #5
    ad92:	d014      	beq.n	adbe <grid_ui_event_template_action+0x262>
			uint32_t parameter_value = 0;
    ad94:	2300      	movs	r3, #0
    ad96:	e7c0      	b.n	ad1a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    ad98:	4648      	mov	r0, r9
    ad9a:	4b0e      	ldr	r3, [pc, #56]	; (add4 <grid_ui_event_template_action+0x278>)
    ad9c:	4798      	blx	r3
    ad9e:	4603      	mov	r3, r0
    ada0:	e7bb      	b.n	ad1a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    ada2:	4648      	mov	r0, r9
    ada4:	4b0c      	ldr	r3, [pc, #48]	; (add8 <grid_ui_event_template_action+0x27c>)
    ada6:	4798      	blx	r3
    ada8:	4603      	mov	r3, r0
    adaa:	e7b6      	b.n	ad1a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    adac:	4648      	mov	r0, r9
    adae:	4b0b      	ldr	r3, [pc, #44]	; (addc <grid_ui_event_template_action+0x280>)
    adb0:	4798      	blx	r3
    adb2:	4603      	mov	r3, r0
    adb4:	e7b1      	b.n	ad1a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_state.mapmodestate;
    adb6:	f899 3010 	ldrb.w	r3, [r9, #16]
    adba:	b2db      	uxtb	r3, r3
    adbc:	e7ad      	b.n	ad1a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    adbe:	4648      	mov	r0, r9
    adc0:	47d0      	blx	sl
    adc2:	4603      	mov	r3, r0
    adc4:	e7a9      	b.n	ad1a <grid_ui_event_template_action+0x1be>
	
	
	
	
	
}
    adc6:	b005      	add	sp, #20
    adc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    adcc:	4770      	bx	lr
    adce:	bf00      	nop
    add0:	00009a8b 	.word	0x00009a8b
    add4:	00009a95 	.word	0x00009a95
    add8:	00009a9b 	.word	0x00009a9b
    addc:	00009aa1 	.word	0x00009aa1
    ade0:	00009e29 	.word	0x00009e29
    ade4:	20007260 	.word	0x20007260
    ade8:	00009aa7 	.word	0x00009aa7

0000adec <grid_ui_event_register_actionstring>:
void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    adec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    adf0:	b083      	sub	sp, #12
	for(uint8_t i=0; i<ele->event_list_length; i++){
    adf2:	f890 e05c 	ldrb.w	lr, [r0, #92]	; 0x5c
    adf6:	f1be 0f00 	cmp.w	lr, #0
    adfa:	f000 80e5 	beq.w	afc8 <grid_ui_event_register_actionstring+0x1dc>
    adfe:	6e05      	ldr	r5, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    ae00:	2400      	movs	r4, #0
    ae02:	f04f 0aff 	mov.w	sl, #255	; 0xff
    ae06:	b2e6      	uxtb	r6, r4
    ae08:	7aaf      	ldrb	r7, [r5, #10]
    ae0a:	428f      	cmp	r7, r1
    ae0c:	bf08      	it	eq
    ae0e:	46b2      	moveq	sl, r6
    ae10:	3401      	adds	r4, #1
    ae12:	f505 7586 	add.w	r5, r5, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    ae16:	b2e6      	uxtb	r6, r4
    ae18:	45b6      	cmp	lr, r6
    ae1a:	d8f4      	bhi.n	ae06 <grid_ui_event_register_actionstring+0x1a>
	if (event_index == 255){
    ae1c:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
    ae20:	f000 80d2 	beq.w	afc8 <grid_ui_event_register_actionstring+0x1dc>
		ele->event_list[event_index].action_string[i] = 0;
    ae24:	f44f 7186 	mov.w	r1, #268	; 0x10c
    ae28:	fb01 f10a 	mul.w	r1, r1, sl
    ae2c:	2600      	movs	r6, #0
    ae2e:	4637      	mov	r7, r6
    ae30:	6e05      	ldr	r5, [r0, #96]	; 0x60
    ae32:	440d      	add	r5, r1
    ae34:	4435      	add	r5, r6
    ae36:	f885 7048 	strb.w	r7, [r5, #72]	; 0x48
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    ae3a:	3601      	adds	r6, #1
    ae3c:	2e78      	cmp	r6, #120	; 0x78
    ae3e:	d1f7      	bne.n	ae30 <grid_ui_event_register_actionstring+0x44>
	ele->event_list[event_index].action_string_length = 0;
    ae40:	6e04      	ldr	r4, [r0, #96]	; 0x60
    ae42:	440c      	add	r4, r1
    ae44:	2600      	movs	r6, #0
    ae46:	6466      	str	r6, [r4, #68]	; 0x44
		ele->event_list[event_index].action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    ae48:	4637      	mov	r7, r6
    ae4a:	6e04      	ldr	r4, [r0, #96]	; 0x60
    ae4c:	1865      	adds	r5, r4, r1
    ae4e:	eb06 0486 	add.w	r4, r6, r6, lsl #2
    ae52:	4425      	add	r5, r4
    ae54:	f885 70c1 	strb.w	r7, [r5, #193]	; 0xc1
		ele->event_list[event_index].action_parameter_list[i].address = 0;
    ae58:	6e05      	ldr	r5, [r0, #96]	; 0x60
    ae5a:	440d      	add	r5, r1
    ae5c:	4425      	add	r5, r4
    ae5e:	f885 70c3 	strb.w	r7, [r5, #195]	; 0xc3
		ele->event_list[event_index].action_parameter_list[i].group = 0;
    ae62:	6e05      	ldr	r5, [r0, #96]	; 0x60
    ae64:	440d      	add	r5, r1
    ae66:	4425      	add	r5, r4
    ae68:	f885 70c2 	strb.w	r7, [r5, #194]	; 0xc2
		ele->event_list[event_index].action_parameter_list[i].length = 0;
    ae6c:	6e05      	ldr	r5, [r0, #96]	; 0x60
    ae6e:	440d      	add	r5, r1
    ae70:	4425      	add	r5, r4
    ae72:	f885 70c4 	strb.w	r7, [r5, #196]	; 0xc4
		ele->event_list[event_index].action_parameter_list[i].offset = 0;
    ae76:	6e05      	ldr	r5, [r0, #96]	; 0x60
    ae78:	440d      	add	r5, r1
    ae7a:	4425      	add	r5, r4
    ae7c:	f885 70c5 	strb.w	r7, [r5, #197]	; 0xc5
    ae80:	3601      	adds	r6, #1
	for(uint8_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    ae82:	2e0e      	cmp	r6, #14
    ae84:	d1e1      	bne.n	ae4a <grid_ui_event_register_actionstring+0x5e>
	ele->event_list[event_index].action_parameter_count = 0;
    ae86:	6e04      	ldr	r4, [r0, #96]	; 0x60
    ae88:	440c      	add	r4, r1
    ae8a:	2500      	movs	r5, #0
    ae8c:	f884 50c0 	strb.w	r5, [r4, #192]	; 0xc0
	for (uint32_t i=0; i<action_string_length; i++){
    ae90:	2b00      	cmp	r3, #0
    ae92:	f000 8089 	beq.w	afa8 <grid_ui_event_register_actionstring+0x1bc>
    ae96:	1e54      	subs	r4, r2, #1
    ae98:	26ff      	movs	r6, #255	; 0xff
    ae9a:	462f      	mov	r7, r5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    ae9c:	f04f 0c01 	mov.w	ip, #1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    aea0:	f04f 0902 	mov.w	r9, #2
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    aea4:	f244 0e09 	movw	lr, #16393	; 0x4009
    aea8:	e034      	b.n	af14 <grid_ui_event_register_actionstring+0x128>
			ele->event_list[event_index].action_string[i] -= 128;
    aeaa:	442a      	add	r2, r5
    aeac:	f1ab 0b80 	sub.w	fp, fp, #128	; 0x80
    aeb0:	f882 b048 	strb.w	fp, [r2, #72]	; 0x48
    aeb4:	e03f      	b.n	af36 <grid_ui_event_register_actionstring+0x14a>
		else if (action_string[i-1] == 'Z' && (action_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    aeb6:	f1b8 0f5a 	cmp.w	r8, #90	; 0x5a
    aeba:	d126      	bne.n	af0a <grid_ui_event_register_actionstring+0x11e>
    aebc:	7822      	ldrb	r2, [r4, #0]
    aebe:	3a30      	subs	r2, #48	; 0x30
    aec0:	2a05      	cmp	r2, #5
    aec2:	dc22      	bgt.n	af0a <grid_ui_event_register_actionstring+0x11e>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    aec4:	6e02      	ldr	r2, [r0, #96]	; 0x60
    aec6:	440a      	add	r2, r1
    aec8:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    aecc:	4442      	add	r2, r8
    aece:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    aed2:	f814 bc01 	ldrb.w	fp, [r4, #-1]
    aed6:	6e02      	ldr	r2, [r0, #96]	; 0x60
    aed8:	440a      	add	r2, r1
    aeda:	4442      	add	r2, r8
    aedc:	f882 b0c2 	strb.w	fp, [r2, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    aee0:	6e02      	ldr	r2, [r0, #96]	; 0x60
    aee2:	440a      	add	r2, r1
    aee4:	4442      	add	r2, r8
    aee6:	f894 b000 	ldrb.w	fp, [r4]
    aeea:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    aeee:	f882 b0c3 	strb.w	fp, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    aef2:	6e02      	ldr	r2, [r0, #96]	; 0x60
    aef4:	440a      	add	r2, r1
    aef6:	4442      	add	r2, r8
    aef8:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    aefc:	6e02      	ldr	r2, [r0, #96]	; 0x60
    aefe:	440a      	add	r2, r1
    af00:	4490      	add	r8, r2
    af02:	f888 90c4 	strb.w	r9, [r8, #196]	; 0xc4
			parameter_list_length++;
    af06:	3701      	adds	r7, #1
    af08:	b2ff      	uxtb	r7, r7
	for (uint32_t i=0; i<action_string_length; i++){
    af0a:	3501      	adds	r5, #1
    af0c:	3601      	adds	r6, #1
    af0e:	b2f6      	uxtb	r6, r6
    af10:	42ab      	cmp	r3, r5
    af12:	d04a      	beq.n	afaa <grid_ui_event_register_actionstring+0x1be>
    af14:	46a0      	mov	r8, r4
		ele->event_list[event_index].action_string[i] = action_string[i];
    af16:	f894 b001 	ldrb.w	fp, [r4, #1]
    af1a:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af1c:	440a      	add	r2, r1
    af1e:	442a      	add	r2, r5
    af20:	f882 b048 	strb.w	fp, [r2, #72]	; 0x48
		if (ele->event_list[event_index].action_string[i] > 127){
    af24:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af26:	440a      	add	r2, r1
    af28:	eb02 0b05 	add.w	fp, r2, r5
    af2c:	f89b b048 	ldrb.w	fp, [fp, #72]	; 0x48
    af30:	f01b 0f80 	tst.w	fp, #128	; 0x80
    af34:	d1b9      	bne.n	aeaa <grid_ui_event_register_actionstring+0xbe>
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    af36:	f898 8000 	ldrb.w	r8, [r8]
    af3a:	3401      	adds	r4, #1
    af3c:	f1a8 0242 	sub.w	r2, r8, #66	; 0x42
    af40:	b2d2      	uxtb	r2, r2
    af42:	2a0e      	cmp	r2, #14
    af44:	d8b7      	bhi.n	aeb6 <grid_ui_event_register_actionstring+0xca>
    af46:	fa2e f202 	lsr.w	r2, lr, r2
    af4a:	f012 0f01 	tst.w	r2, #1
    af4e:	d0b2      	beq.n	aeb6 <grid_ui_event_register_actionstring+0xca>
    af50:	7822      	ldrb	r2, [r4, #0]
    af52:	3a30      	subs	r2, #48	; 0x30
    af54:	2a09      	cmp	r2, #9
    af56:	dcd8      	bgt.n	af0a <grid_ui_event_register_actionstring+0x11e>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    af58:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af5a:	440a      	add	r2, r1
    af5c:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    af60:	4442      	add	r2, r8
    af62:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    af66:	f814 2c01 	ldrb.w	r2, [r4, #-1]
    af6a:	9201      	str	r2, [sp, #4]
    af6c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af6e:	eb02 0b01 	add.w	fp, r2, r1
    af72:	44c3      	add	fp, r8
    af74:	f89d 2004 	ldrb.w	r2, [sp, #4]
    af78:	f88b 20c2 	strb.w	r2, [fp, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    af7c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af7e:	440a      	add	r2, r1
    af80:	4442      	add	r2, r8
    af82:	f894 b000 	ldrb.w	fp, [r4]
    af86:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    af8a:	f882 b0c3 	strb.w	fp, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    af8e:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af90:	440a      	add	r2, r1
    af92:	4442      	add	r2, r8
    af94:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    af98:	6e02      	ldr	r2, [r0, #96]	; 0x60
    af9a:	440a      	add	r2, r1
    af9c:	4490      	add	r8, r2
    af9e:	f888 90c4 	strb.w	r9, [r8, #196]	; 0xc4
			parameter_list_length++;
    afa2:	3701      	adds	r7, #1
    afa4:	b2ff      	uxtb	r7, r7
    afa6:	e7b0      	b.n	af0a <grid_ui_event_register_actionstring+0x11e>
	uint8_t parameter_list_length = 0;
    afa8:	2700      	movs	r7, #0
	ele->event_list[event_index].action_string_length = action_string_length;
    afaa:	6e02      	ldr	r2, [r0, #96]	; 0x60
    afac:	440a      	add	r2, r1
    afae:	6453      	str	r3, [r2, #68]	; 0x44
	ele->event_list[event_index].action_parameter_count = parameter_list_length;
    afb0:	6e03      	ldr	r3, [r0, #96]	; 0x60
    afb2:	440b      	add	r3, r1
    afb4:	f883 70c0 	strb.w	r7, [r3, #192]	; 0xc0
	ele->event_list[event_index].cfg_changed_flag = 1;
    afb8:	6e03      	ldr	r3, [r0, #96]	; 0x60
    afba:	440b      	add	r3, r1
    afbc:	2201      	movs	r2, #1
    afbe:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	grid_ui_event_template_action(ele, event_index);
    afc2:	4651      	mov	r1, sl
    afc4:	4b02      	ldr	r3, [pc, #8]	; (afd0 <grid_ui_event_register_actionstring+0x1e4>)
    afc6:	4798      	blx	r3
}
    afc8:	b003      	add	sp, #12
    afca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    afce:	bf00      	nop
    afd0:	0000ab5d 	.word	0x0000ab5d

0000afd4 <grid_ui_event_generate_actionstring>:
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    afd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    afd6:	b09f      	sub	sp, #124	; 0x7c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    afd8:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
    afdc:	b387      	cbz	r7, b040 <grid_ui_event_generate_actionstring+0x6c>
    afde:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    afe0:	2300      	movs	r3, #0
    afe2:	24ff      	movs	r4, #255	; 0xff
    afe4:	b2dd      	uxtb	r5, r3
    afe6:	7a96      	ldrb	r6, [r2, #10]
    afe8:	428e      	cmp	r6, r1
    afea:	bf08      	it	eq
    afec:	462c      	moveq	r4, r5
    afee:	3301      	adds	r3, #1
    aff0:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    aff4:	b2dd      	uxtb	r5, r3
    aff6:	42af      	cmp	r7, r5
    aff8:	d8f4      	bhi.n	afe4 <grid_ui_event_generate_actionstring+0x10>
	if (event_index == 255){
    affa:	2cff      	cmp	r4, #255	; 0xff
    affc:	d020      	beq.n	b040 <grid_ui_event_generate_actionstring+0x6c>
    affe:	460d      	mov	r5, r1
    b000:	4606      	mov	r6, r0
	uint8_t action_string[GRID_UI_ACTION_STRING_maxlength] = {0};
    b002:	2278      	movs	r2, #120	; 0x78
    b004:	2100      	movs	r1, #0
    b006:	4668      	mov	r0, sp
    b008:	4b5b      	ldr	r3, [pc, #364]	; (b178 <grid_ui_event_generate_actionstring+0x1a4>)
    b00a:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    b00c:	7a73      	ldrb	r3, [r6, #9]
    b00e:	2b02      	cmp	r3, #2
    b010:	d018      	beq.n	b044 <grid_ui_event_generate_actionstring+0x70>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    b012:	2b01      	cmp	r3, #1
    b014:	d042      	beq.n	b09c <grid_ui_event_generate_actionstring+0xc8>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    b016:	2b03      	cmp	r3, #3
    b018:	d05b      	beq.n	b0d2 <grid_ui_event_generate_actionstring+0xfe>
	if (strlen(action_string)){
    b01a:	f89d 3000 	ldrb.w	r3, [sp]
    b01e:	2b00      	cmp	r3, #0
    b020:	f040 80a0 	bne.w	b164 <grid_ui_event_generate_actionstring+0x190>
	ele->event_list[event_index].cfg_changed_flag = 0;
    b024:	f44f 7386 	mov.w	r3, #268	; 0x10c
    b028:	fb03 f404 	mul.w	r4, r3, r4
    b02c:	6e33      	ldr	r3, [r6, #96]	; 0x60
    b02e:	4423      	add	r3, r4
    b030:	2200      	movs	r2, #0
    b032:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	ele->event_list[event_index].cfg_default_flag = 1;	
    b036:	6e33      	ldr	r3, [r6, #96]	; 0x60
    b038:	441c      	add	r4, r3
    b03a:	2301      	movs	r3, #1
    b03c:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
}
    b040:	b01f      	add	sp, #124	; 0x7c
    b042:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(event_type){
    b044:	2d04      	cmp	r5, #4
    b046:	d00d      	beq.n	b064 <grid_ui_event_generate_actionstring+0x90>
    b048:	2d05      	cmp	r5, #5
    b04a:	d019      	beq.n	b080 <grid_ui_event_generate_actionstring+0xac>
    b04c:	2d00      	cmp	r5, #0
    b04e:	d1e4      	bne.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    b050:	466f      	mov	r7, sp
    b052:	f8df e130 	ldr.w	lr, [pc, #304]	; b184 <grid_ui_event_generate_actionstring+0x1b0>
    b056:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b05a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b05c:	f8de 3000 	ldr.w	r3, [lr]
    b060:	703b      	strb	r3, [r7, #0]
    b062:	e7da      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_BUT);		break;
    b064:	466f      	mov	r7, sp
    b066:	f8df e120 	ldr.w	lr, [pc, #288]	; b188 <grid_ui_event_generate_actionstring+0x1b4>
    b06a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b06e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b070:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b074:	c703      	stmia	r7!, {r0, r1}
    b076:	f827 2b02 	strh.w	r2, [r7], #2
    b07a:	0c12      	lsrs	r2, r2, #16
    b07c:	703a      	strb	r2, [r7, #0]
    b07e:	e7cc      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_BUT);		break;
    b080:	466f      	mov	r7, sp
    b082:	f8df e108 	ldr.w	lr, [pc, #264]	; b18c <grid_ui_event_generate_actionstring+0x1b8>
    b086:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b08a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b08c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b090:	c703      	stmia	r7!, {r0, r1}
    b092:	f827 2b02 	strh.w	r2, [r7], #2
    b096:	0c12      	lsrs	r2, r2, #16
    b098:	703a      	strb	r2, [r7, #0]
    b09a:	e7be      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    b09c:	b17d      	cbz	r5, b0be <grid_ui_event_generate_actionstring+0xea>
    b09e:	2d01      	cmp	r5, #1
    b0a0:	d1bb      	bne.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_POT);		break;
    b0a2:	466f      	mov	r7, sp
    b0a4:	f8df e0e8 	ldr.w	lr, [pc, #232]	; b190 <grid_ui_event_generate_actionstring+0x1bc>
    b0a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b0ac:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b0ae:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b0b2:	c703      	stmia	r7!, {r0, r1}
    b0b4:	f827 2b02 	strh.w	r2, [r7], #2
    b0b8:	0c12      	lsrs	r2, r2, #16
    b0ba:	703a      	strb	r2, [r7, #0]
    b0bc:	e7ad      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    b0be:	466f      	mov	r7, sp
    b0c0:	f8df e0c0 	ldr.w	lr, [pc, #192]	; b184 <grid_ui_event_generate_actionstring+0x1b0>
    b0c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b0c8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b0ca:	f8de 3000 	ldr.w	r3, [lr]
    b0ce:	703b      	strb	r3, [r7, #0]
    b0d0:	e7a3      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    b0d2:	2d05      	cmp	r5, #5
    b0d4:	d8a1      	bhi.n	b01a <grid_ui_event_generate_actionstring+0x46>
    b0d6:	a301      	add	r3, pc, #4	; (adr r3, b0dc <grid_ui_event_generate_actionstring+0x108>)
    b0d8:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
    b0dc:	0000b0f5 	.word	0x0000b0f5
    b0e0:	0000b111 	.word	0x0000b111
    b0e4:	0000b01b 	.word	0x0000b01b
    b0e8:	0000b01b 	.word	0x0000b01b
    b0ec:	0000b12d 	.word	0x0000b12d
    b0f0:	0000b149 	.word	0x0000b149
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_ENC);	break;
    b0f4:	466f      	mov	r7, sp
    b0f6:	f8df e09c 	ldr.w	lr, [pc, #156]	; b194 <grid_ui_event_generate_actionstring+0x1c0>
    b0fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b0fe:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b100:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b104:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b106:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    b10a:	c707      	stmia	r7!, {r0, r1, r2}
    b10c:	703b      	strb	r3, [r7, #0]
    b10e:	e784      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_ENC);	break;
    b110:	466f      	mov	r7, sp
    b112:	f8df e084 	ldr.w	lr, [pc, #132]	; b198 <grid_ui_event_generate_actionstring+0x1c4>
    b116:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b11a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b11c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b120:	c703      	stmia	r7!, {r0, r1}
    b122:	f827 2b02 	strh.w	r2, [r7], #2
    b126:	0c12      	lsrs	r2, r2, #16
    b128:	703a      	strb	r2, [r7, #0]
    b12a:	e776      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_ENC);	break;
    b12c:	466f      	mov	r7, sp
    b12e:	f8df e06c 	ldr.w	lr, [pc, #108]	; b19c <grid_ui_event_generate_actionstring+0x1c8>
    b132:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b136:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b138:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b13c:	c703      	stmia	r7!, {r0, r1}
    b13e:	f827 2b02 	strh.w	r2, [r7], #2
    b142:	0c12      	lsrs	r2, r2, #16
    b144:	703a      	strb	r2, [r7, #0]
    b146:	e768      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    b148:	466f      	mov	r7, sp
    b14a:	f8df e054 	ldr.w	lr, [pc, #84]	; b1a0 <grid_ui_event_generate_actionstring+0x1cc>
    b14e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b152:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b154:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b158:	c703      	stmia	r7!, {r0, r1}
    b15a:	f827 2b02 	strh.w	r2, [r7], #2
    b15e:	0c12      	lsrs	r2, r2, #16
    b160:	703a      	strb	r2, [r7, #0]
    b162:	e75a      	b.n	b01a <grid_ui_event_generate_actionstring+0x46>
		grid_ui_event_register_actionstring(ele, event_type, action_string, strlen(action_string));
    b164:	4668      	mov	r0, sp
    b166:	4b05      	ldr	r3, [pc, #20]	; (b17c <grid_ui_event_generate_actionstring+0x1a8>)
    b168:	4798      	blx	r3
    b16a:	4603      	mov	r3, r0
    b16c:	466a      	mov	r2, sp
    b16e:	4629      	mov	r1, r5
    b170:	4630      	mov	r0, r6
    b172:	4d03      	ldr	r5, [pc, #12]	; (b180 <grid_ui_event_generate_actionstring+0x1ac>)
    b174:	47a8      	blx	r5
    b176:	e755      	b.n	b024 <grid_ui_event_generate_actionstring+0x50>
    b178:	00012943 	.word	0x00012943
    b17c:	00012de1 	.word	0x00012de1
    b180:	0000aded 	.word	0x0000aded
    b184:	000142a8 	.word	0x000142a8
    b188:	000142bc 	.word	0x000142bc
    b18c:	000142d8 	.word	0x000142d8
    b190:	000142f4 	.word	0x000142f4
    b194:	00014310 	.word	0x00014310
    b198:	00014340 	.word	0x00014340
    b19c:	0001435c 	.word	0x0001435c
    b1a0:	00014378 	.word	0x00014378

0000b1a4 <grid_ui_reinit>:
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    b1a4:	7843      	ldrb	r3, [r0, #1]
    b1a6:	2b00      	cmp	r3, #0
    b1a8:	d03e      	beq.n	b228 <grid_ui_reinit+0x84>
void grid_ui_reinit(struct grid_ui_model* ui){
    b1aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b1ae:	b083      	sub	sp, #12
    b1b0:	9001      	str	r0, [sp, #4]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    b1b2:	2300      	movs	r3, #0
    b1b4:	9300      	str	r3, [sp, #0]
				grid_ui_event_generate_actionstring(ele, eve->type);
    b1b6:	f8df 9074 	ldr.w	r9, [pc, #116]	; b22c <grid_ui_reinit+0x88>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    b1ba:	9b01      	ldr	r3, [sp, #4]
    b1bc:	685b      	ldr	r3, [r3, #4]
    b1be:	9a00      	ldr	r2, [sp, #0]
    b1c0:	eb03 1b02 	add.w	fp, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    b1c4:	f89b 3009 	ldrb.w	r3, [fp, #9]
    b1c8:	b313      	cbz	r3, b210 <grid_ui_reinit+0x6c>
    b1ca:	f04f 0a00 	mov.w	sl, #0
			struct grid_ui_element* ele = &bank->element_list[j];
    b1ce:	f8db 600c 	ldr.w	r6, [fp, #12]
    b1d2:	2364      	movs	r3, #100	; 0x64
    b1d4:	fb03 660a 	mla	r6, r3, sl, r6
			for (uint8_t k=0; k<ele->event_list_length; k++){
    b1d8:	f896 305c 	ldrb.w	r3, [r6, #92]	; 0x5c
    b1dc:	b183      	cbz	r3, b200 <grid_ui_reinit+0x5c>
    b1de:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    b1e0:	f44f 7886 	mov.w	r8, #268	; 0x10c
	eve->trigger = GRID_UI_STATUS_READY;
    b1e4:	2704      	movs	r7, #4
				struct grid_ui_event* eve = &ele->event_list[k];
    b1e6:	6e35      	ldr	r5, [r6, #96]	; 0x60
    b1e8:	fb08 5504 	mla	r5, r8, r4, r5
				grid_ui_event_generate_actionstring(ele, eve->type);
    b1ec:	7aa9      	ldrb	r1, [r5, #10]
    b1ee:	4630      	mov	r0, r6
    b1f0:	47c8      	blx	r9
	eve->trigger = GRID_UI_STATUS_READY;
    b1f2:	726f      	strb	r7, [r5, #9]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    b1f4:	3401      	adds	r4, #1
    b1f6:	b2e4      	uxtb	r4, r4
    b1f8:	f896 305c 	ldrb.w	r3, [r6, #92]	; 0x5c
    b1fc:	42a3      	cmp	r3, r4
    b1fe:	d8f2      	bhi.n	b1e6 <grid_ui_reinit+0x42>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    b200:	f10a 0a01 	add.w	sl, sl, #1
    b204:	fa5f fa8a 	uxtb.w	sl, sl
    b208:	f89b 3009 	ldrb.w	r3, [fp, #9]
    b20c:	4553      	cmp	r3, sl
    b20e:	d8de      	bhi.n	b1ce <grid_ui_reinit+0x2a>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    b210:	9b00      	ldr	r3, [sp, #0]
    b212:	3301      	adds	r3, #1
    b214:	b2db      	uxtb	r3, r3
    b216:	461a      	mov	r2, r3
    b218:	9300      	str	r3, [sp, #0]
    b21a:	9b01      	ldr	r3, [sp, #4]
    b21c:	785b      	ldrb	r3, [r3, #1]
    b21e:	4293      	cmp	r3, r2
    b220:	d8cb      	bhi.n	b1ba <grid_ui_reinit+0x16>
}
    b222:	b003      	add	sp, #12
    b224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b228:	4770      	bx	lr
    b22a:	bf00      	nop
    b22c:	0000afd5 	.word	0x0000afd5

0000b230 <grid_ui_smart_trigger>:
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    b230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b234:	4680      	mov	r8, r0
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    b236:	010f      	lsls	r7, r1, #4
    b238:	2464      	movs	r4, #100	; 0x64
    b23a:	fb04 f402 	mul.w	r4, r4, r2
    b23e:	6842      	ldr	r2, [r0, #4]
    b240:	443a      	add	r2, r7
    b242:	68d5      	ldr	r5, [r2, #12]
    b244:	4425      	add	r5, r4
    b246:	4619      	mov	r1, r3
    b248:	4628      	mov	r0, r5
    b24a:	4b09      	ldr	r3, [pc, #36]	; (b270 <grid_ui_smart_trigger+0x40>)
    b24c:	4798      	blx	r3
	if (event_index == 255){
    b24e:	28ff      	cmp	r0, #255	; 0xff
    b250:	d00c      	beq.n	b26c <grid_ui_smart_trigger+0x3c>
    b252:	4606      	mov	r6, r0
	grid_ui_event_template_action(&mod->bank_list[bank].element_list[element], event_index);
    b254:	4601      	mov	r1, r0
    b256:	4628      	mov	r0, r5
    b258:	4b06      	ldr	r3, [pc, #24]	; (b274 <grid_ui_smart_trigger+0x44>)
    b25a:	4798      	blx	r3
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    b25c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    b260:	441f      	add	r7, r3
    b262:	68f8      	ldr	r0, [r7, #12]
    b264:	4631      	mov	r1, r6
    b266:	4420      	add	r0, r4
    b268:	4b03      	ldr	r3, [pc, #12]	; (b278 <grid_ui_smart_trigger+0x48>)
    b26a:	4798      	blx	r3
    b26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b270:	0000a591 	.word	0x0000a591
    b274:	0000ab5d 	.word	0x0000ab5d
    b278:	0000a5bd 	.word	0x0000a5bd

0000b27c <grid_ui_event_register_eventstring>:
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    b27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b280:	b083      	sub	sp, #12
    b282:	4604      	mov	r4, r0
    b284:	9101      	str	r1, [sp, #4]
    b286:	4690      	mov	r8, r2
    b288:	469a      	mov	sl, r3
	grid_debug_print_text("Register Action");
    b28a:	4877      	ldr	r0, [pc, #476]	; (b468 <grid_ui_event_register_eventstring+0x1ec>)
    b28c:	4b77      	ldr	r3, [pc, #476]	; (b46c <grid_ui_event_register_eventstring+0x1f0>)
    b28e:	4798      	blx	r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b290:	f894 705c 	ldrb.w	r7, [r4, #92]	; 0x5c
    b294:	2f00      	cmp	r7, #0
    b296:	d050      	beq.n	b33a <grid_ui_event_register_eventstring+0xbe>
    b298:	6e22      	ldr	r2, [r4, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    b29a:	2300      	movs	r3, #0
    b29c:	21ff      	movs	r1, #255	; 0xff
    b29e:	b2d8      	uxtb	r0, r3
    b2a0:	7a95      	ldrb	r5, [r2, #10]
    b2a2:	9e01      	ldr	r6, [sp, #4]
    b2a4:	42b5      	cmp	r5, r6
    b2a6:	bf08      	it	eq
    b2a8:	4601      	moveq	r1, r0
    b2aa:	3301      	adds	r3, #1
    b2ac:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b2b0:	b2d8      	uxtb	r0, r3
    b2b2:	4287      	cmp	r7, r0
    b2b4:	d8f3      	bhi.n	b29e <grid_ui_event_register_eventstring+0x22>
	if (event_index == 255){
    b2b6:	29ff      	cmp	r1, #255	; 0xff
    b2b8:	d03f      	beq.n	b33a <grid_ui_event_register_eventstring+0xbe>
		ele->event_list[event_index].event_string[i] = 0;
    b2ba:	f44f 7586 	mov.w	r5, #268	; 0x10c
    b2be:	fb05 f501 	mul.w	r5, r5, r1
    b2c2:	2200      	movs	r2, #0
    b2c4:	4611      	mov	r1, r2
    b2c6:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b2c8:	442b      	add	r3, r5
    b2ca:	4413      	add	r3, r2
    b2cc:	7419      	strb	r1, [r3, #16]
	for(uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    b2ce:	3201      	adds	r2, #1
    b2d0:	2a1e      	cmp	r2, #30
    b2d2:	d1f8      	bne.n	b2c6 <grid_ui_event_register_eventstring+0x4a>
	ele->event_list[event_index].event_string_length = 0;
    b2d4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b2d6:	442b      	add	r3, r5
    b2d8:	2100      	movs	r1, #0
    b2da:	60d9      	str	r1, [r3, #12]
		ele->event_list[event_index].event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    b2dc:	4608      	mov	r0, r1
    b2de:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b2e0:	442b      	add	r3, r5
    b2e2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    b2e6:	4413      	add	r3, r2
    b2e8:	f883 002f 	strb.w	r0, [r3, #47]	; 0x2f
		ele->event_list[event_index].event_parameter_list[i].address = 0;
    b2ec:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b2ee:	442b      	add	r3, r5
    b2f0:	4413      	add	r3, r2
    b2f2:	f883 0031 	strb.w	r0, [r3, #49]	; 0x31
		ele->event_list[event_index].event_parameter_list[i].group = 0;
    b2f6:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b2f8:	442b      	add	r3, r5
    b2fa:	4413      	add	r3, r2
    b2fc:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
		ele->event_list[event_index].event_parameter_list[i].length = 0;
    b300:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b302:	442b      	add	r3, r5
    b304:	4413      	add	r3, r2
    b306:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32
		ele->event_list[event_index].event_parameter_list[i].offset = 0;
    b30a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b30c:	442b      	add	r3, r5
    b30e:	4413      	add	r3, r2
    b310:	f883 0033 	strb.w	r0, [r3, #51]	; 0x33
    b314:	3101      	adds	r1, #1
	for(uint8_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    b316:	2904      	cmp	r1, #4
    b318:	d1e1      	bne.n	b2de <grid_ui_event_register_eventstring+0x62>
	ele->event_list[event_index].event_parameter_count = 0;
    b31a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b31c:	442b      	add	r3, r5
    b31e:	2200      	movs	r2, #0
    b320:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	for (uint32_t i=0; i<event_string_length; i++){
    b324:	f1ba 0f00 	cmp.w	sl, #0
    b328:	f000 808a 	beq.w	b440 <grid_ui_event_register_eventstring+0x1c4>
    b32c:	f108 36ff 	add.w	r6, r8, #4294967295
    b330:	4617      	mov	r7, r2
    b332:	4690      	mov	r8, r2
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b334:	f04f 0b01 	mov.w	fp, #1
    b338:	e035      	b.n	b3a6 <grid_ui_event_register_eventstring+0x12a>
		grid_debug_print_text("Event Not Found");
    b33a:	484d      	ldr	r0, [pc, #308]	; (b470 <grid_ui_event_register_eventstring+0x1f4>)
    b33c:	4b4b      	ldr	r3, [pc, #300]	; (b46c <grid_ui_event_register_eventstring+0x1f0>)
    b33e:	4798      	blx	r3
		return; // EVENT NOT FOUND
    b340:	e08f      	b.n	b462 <grid_ui_event_register_eventstring+0x1e6>
			grid_debug_print_text(" Escaped Char Found ");
    b342:	484c      	ldr	r0, [pc, #304]	; (b474 <grid_ui_event_register_eventstring+0x1f8>)
    b344:	4b49      	ldr	r3, [pc, #292]	; (b46c <grid_ui_event_register_eventstring+0x1f0>)
    b346:	4798      	blx	r3
			ele->event_list[event_index].event_string[i] -= 128;
    b348:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b34a:	442b      	add	r3, r5
    b34c:	443b      	add	r3, r7
    b34e:	7c1a      	ldrb	r2, [r3, #16]
    b350:	3a80      	subs	r2, #128	; 0x80
    b352:	741a      	strb	r2, [r3, #16]
    b354:	e034      	b.n	b3c0 <grid_ui_event_register_eventstring+0x144>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b356:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b358:	442b      	add	r3, r5
    b35a:	eb08 0288 	add.w	r2, r8, r8, lsl #2
    b35e:	4413      	add	r3, r2
    b360:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    b364:	f816 1c01 	ldrb.w	r1, [r6, #-1]
    b368:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b36a:	442b      	add	r3, r5
    b36c:	4413      	add	r3, r2
    b36e:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    b372:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b374:	442b      	add	r3, r5
    b376:	4413      	add	r3, r2
    b378:	7831      	ldrb	r1, [r6, #0]
    b37a:	3930      	subs	r1, #48	; 0x30
    b37c:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    b380:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b382:	442b      	add	r3, r5
    b384:	4413      	add	r3, r2
    b386:	1e79      	subs	r1, r7, #1
    b388:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    b38c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b38e:	442b      	add	r3, r5
    b390:	4413      	add	r3, r2
    b392:	2202      	movs	r2, #2
    b394:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    b398:	f108 0801 	add.w	r8, r8, #1
    b39c:	fa5f f888 	uxtb.w	r8, r8
	for (uint32_t i=0; i<event_string_length; i++){
    b3a0:	3701      	adds	r7, #1
    b3a2:	45ba      	cmp	sl, r7
    b3a4:	d04e      	beq.n	b444 <grid_ui_event_register_eventstring+0x1c8>
    b3a6:	46b1      	mov	r9, r6
		ele->event_list[event_index].event_string[i] = event_string[i];
    b3a8:	7872      	ldrb	r2, [r6, #1]
    b3aa:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b3ac:	442b      	add	r3, r5
    b3ae:	443b      	add	r3, r7
    b3b0:	741a      	strb	r2, [r3, #16]
		if (ele->event_list[event_index].event_string[i] > 127){
    b3b2:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b3b4:	442b      	add	r3, r5
    b3b6:	443b      	add	r3, r7
    b3b8:	f993 3010 	ldrsb.w	r3, [r3, #16]
    b3bc:	2b00      	cmp	r3, #0
    b3be:	dbc0      	blt.n	b342 <grid_ui_event_register_eventstring+0xc6>
		if ((event_string[i-1] == 'P' || event_string[i-1] == 'B' || event_string[i-1] == 'E') && (event_string[i]-'0') < 10){
    b3c0:	f899 1000 	ldrb.w	r1, [r9]
    b3c4:	3601      	adds	r6, #1
    b3c6:	f1a1 0342 	sub.w	r3, r1, #66	; 0x42
    b3ca:	b2db      	uxtb	r3, r3
    b3cc:	2b0e      	cmp	r3, #14
    b3ce:	d80b      	bhi.n	b3e8 <grid_ui_event_register_eventstring+0x16c>
    b3d0:	f244 0209 	movw	r2, #16393	; 0x4009
    b3d4:	fa22 f303 	lsr.w	r3, r2, r3
    b3d8:	f013 0f01 	tst.w	r3, #1
    b3dc:	d004      	beq.n	b3e8 <grid_ui_event_register_eventstring+0x16c>
    b3de:	7833      	ldrb	r3, [r6, #0]
    b3e0:	3b30      	subs	r3, #48	; 0x30
    b3e2:	2b09      	cmp	r3, #9
    b3e4:	ddb7      	ble.n	b356 <grid_ui_event_register_eventstring+0xda>
    b3e6:	e7db      	b.n	b3a0 <grid_ui_event_register_eventstring+0x124>
		else if (event_string[i-1] == 'Z' && (event_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    b3e8:	295a      	cmp	r1, #90	; 0x5a
    b3ea:	d1d9      	bne.n	b3a0 <grid_ui_event_register_eventstring+0x124>
    b3ec:	7833      	ldrb	r3, [r6, #0]
    b3ee:	3b30      	subs	r3, #48	; 0x30
    b3f0:	2b05      	cmp	r3, #5
    b3f2:	dcd5      	bgt.n	b3a0 <grid_ui_event_register_eventstring+0x124>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b3f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b3f6:	442b      	add	r3, r5
    b3f8:	eb08 0288 	add.w	r2, r8, r8, lsl #2
    b3fc:	4413      	add	r3, r2
    b3fe:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    b402:	f816 1c01 	ldrb.w	r1, [r6, #-1]
    b406:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b408:	442b      	add	r3, r5
    b40a:	4413      	add	r3, r2
    b40c:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    b410:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b412:	442b      	add	r3, r5
    b414:	4413      	add	r3, r2
    b416:	7831      	ldrb	r1, [r6, #0]
    b418:	3930      	subs	r1, #48	; 0x30
    b41a:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    b41e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b420:	442b      	add	r3, r5
    b422:	4413      	add	r3, r2
    b424:	1e79      	subs	r1, r7, #1
    b426:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    b42a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b42c:	442b      	add	r3, r5
    b42e:	4413      	add	r3, r2
    b430:	2202      	movs	r2, #2
    b432:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    b436:	f108 0801 	add.w	r8, r8, #1
    b43a:	fa5f f888 	uxtb.w	r8, r8
    b43e:	e7af      	b.n	b3a0 <grid_ui_event_register_eventstring+0x124>
	uint8_t parameter_list_length = 0;
    b440:	f04f 0800 	mov.w	r8, #0
	ele->event_list[event_index].event_string_length = event_string_length;
    b444:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b446:	442b      	add	r3, r5
    b448:	f8c3 a00c 	str.w	sl, [r3, #12]
	ele->event_list[event_index].event_parameter_count = parameter_list_length;
    b44c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b44e:	441d      	add	r5, r3
    b450:	f885 802e 	strb.w	r8, [r5, #46]	; 0x2e
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    b454:	6860      	ldr	r0, [r4, #4]
    b456:	9b01      	ldr	r3, [sp, #4]
    b458:	7a22      	ldrb	r2, [r4, #8]
    b45a:	7a01      	ldrb	r1, [r0, #8]
    b45c:	6840      	ldr	r0, [r0, #4]
    b45e:	4c06      	ldr	r4, [pc, #24]	; (b478 <grid_ui_event_register_eventstring+0x1fc>)
    b460:	47a0      	blx	r4
}
    b462:	b003      	add	sp, #12
    b464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b468:	00014394 	.word	0x00014394
    b46c:	00009569 	.word	0x00009569
    b470:	000143a4 	.word	0x000143a4
    b474:	000143b4 	.word	0x000143b4
    b478:	0000b231 	.word	0x0000b231

0000b47c <grid_ui_event_generate_eventstring>:
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    b47c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b47e:	b089      	sub	sp, #36	; 0x24
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b480:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
    b484:	b1ef      	cbz	r7, b4c2 <grid_ui_event_generate_eventstring+0x46>
    b486:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    b488:	2300      	movs	r3, #0
    b48a:	24ff      	movs	r4, #255	; 0xff
    b48c:	b2dd      	uxtb	r5, r3
    b48e:	7a96      	ldrb	r6, [r2, #10]
    b490:	428e      	cmp	r6, r1
    b492:	bf08      	it	eq
    b494:	462c      	moveq	r4, r5
    b496:	3301      	adds	r3, #1
    b498:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b49c:	b2dd      	uxtb	r5, r3
    b49e:	42af      	cmp	r7, r5
    b4a0:	d8f4      	bhi.n	b48c <grid_ui_event_generate_eventstring+0x10>
	if (event_index == 255){
    b4a2:	2cff      	cmp	r4, #255	; 0xff
    b4a4:	d00d      	beq.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
    b4a6:	460c      	mov	r4, r1
    b4a8:	4605      	mov	r5, r0
	uint8_t event_string[GRID_UI_EVENT_STRING_maxlength] = {0};	
    b4aa:	221e      	movs	r2, #30
    b4ac:	2100      	movs	r1, #0
    b4ae:	4668      	mov	r0, sp
    b4b0:	4b5d      	ldr	r3, [pc, #372]	; (b628 <grid_ui_event_generate_eventstring+0x1ac>)
    b4b2:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    b4b4:	7a6b      	ldrb	r3, [r5, #9]
    b4b6:	2b02      	cmp	r3, #2
    b4b8:	d005      	beq.n	b4c6 <grid_ui_event_generate_eventstring+0x4a>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    b4ba:	2b01      	cmp	r3, #1
    b4bc:	d03e      	beq.n	b53c <grid_ui_event_generate_eventstring+0xc0>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    b4be:	2b03      	cmp	r3, #3
    b4c0:	d063      	beq.n	b58a <grid_ui_event_generate_eventstring+0x10e>
}
    b4c2:	b009      	add	sp, #36	; 0x24
    b4c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (event_type == GRID_UI_EVENT_INIT){
    b4c6:	b1ac      	cbz	r4, b4f4 <grid_ui_event_generate_eventstring+0x78>
		else if (event_type == GRID_UI_EVENT_DP){
    b4c8:	2c04      	cmp	r4, #4
    b4ca:	d025      	beq.n	b518 <grid_ui_event_generate_eventstring+0x9c>
		else if (event_type == GRID_UI_EVENT_DR){
    b4cc:	2c05      	cmp	r4, #5
    b4ce:	d1f8      	bne.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_BUT); // !!
    b4d0:	4b56      	ldr	r3, [pc, #344]	; (b62c <grid_ui_event_generate_eventstring+0x1b0>)
    b4d2:	466c      	mov	r4, sp
    b4d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b4d6:	c407      	stmia	r4!, {r0, r1, r2}
    b4d8:	f824 3b02 	strh.w	r3, [r4], #2
    b4dc:	0c1b      	lsrs	r3, r3, #16
    b4de:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b4e0:	4668      	mov	r0, sp
    b4e2:	4b53      	ldr	r3, [pc, #332]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b4e4:	4798      	blx	r3
    b4e6:	4603      	mov	r3, r0
    b4e8:	466a      	mov	r2, sp
    b4ea:	2105      	movs	r1, #5
    b4ec:	4628      	mov	r0, r5
    b4ee:	4c51      	ldr	r4, [pc, #324]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b4f0:	47a0      	blx	r4
    b4f2:	e7e6      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_BUT); // !!
    b4f4:	4b50      	ldr	r3, [pc, #320]	; (b638 <grid_ui_event_generate_eventstring+0x1bc>)
    b4f6:	466c      	mov	r4, sp
    b4f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b4fa:	c407      	stmia	r4!, {r0, r1, r2}
    b4fc:	f824 3b02 	strh.w	r3, [r4], #2
    b500:	0c1b      	lsrs	r3, r3, #16
    b502:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b504:	4668      	mov	r0, sp
    b506:	4b4a      	ldr	r3, [pc, #296]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b508:	4798      	blx	r3
    b50a:	4603      	mov	r3, r0
    b50c:	466a      	mov	r2, sp
    b50e:	2100      	movs	r1, #0
    b510:	4628      	mov	r0, r5
    b512:	4c48      	ldr	r4, [pc, #288]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b514:	47a0      	blx	r4
    b516:	e7d4      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_BUT); // !!
    b518:	4b48      	ldr	r3, [pc, #288]	; (b63c <grid_ui_event_generate_eventstring+0x1c0>)
    b51a:	466c      	mov	r4, sp
    b51c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b51e:	c407      	stmia	r4!, {r0, r1, r2}
    b520:	f824 3b02 	strh.w	r3, [r4], #2
    b524:	0c1b      	lsrs	r3, r3, #16
    b526:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b528:	4668      	mov	r0, sp
    b52a:	4b41      	ldr	r3, [pc, #260]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b52c:	4798      	blx	r3
    b52e:	4603      	mov	r3, r0
    b530:	466a      	mov	r2, sp
    b532:	2104      	movs	r1, #4
    b534:	4628      	mov	r0, r5
    b536:	4c3f      	ldr	r4, [pc, #252]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b538:	47a0      	blx	r4
    b53a:	e7c2      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    b53c:	b19c      	cbz	r4, b566 <grid_ui_event_generate_eventstring+0xea>
		else if (event_type == GRID_UI_EVENT_AVC7){
    b53e:	2c01      	cmp	r4, #1
    b540:	d1bf      	bne.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_POT); // !!
    b542:	4b3f      	ldr	r3, [pc, #252]	; (b640 <grid_ui_event_generate_eventstring+0x1c4>)
    b544:	466c      	mov	r4, sp
    b546:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b548:	c407      	stmia	r4!, {r0, r1, r2}
    b54a:	f824 3b02 	strh.w	r3, [r4], #2
    b54e:	0c1b      	lsrs	r3, r3, #16
    b550:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b552:	4668      	mov	r0, sp
    b554:	4b36      	ldr	r3, [pc, #216]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b556:	4798      	blx	r3
    b558:	4603      	mov	r3, r0
    b55a:	466a      	mov	r2, sp
    b55c:	2101      	movs	r1, #1
    b55e:	4628      	mov	r0, r5
    b560:	4c34      	ldr	r4, [pc, #208]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b562:	47a0      	blx	r4
    b564:	e7ad      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_POT); // !!
    b566:	4b37      	ldr	r3, [pc, #220]	; (b644 <grid_ui_event_generate_eventstring+0x1c8>)
    b568:	466c      	mov	r4, sp
    b56a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b56c:	c407      	stmia	r4!, {r0, r1, r2}
    b56e:	f824 3b02 	strh.w	r3, [r4], #2
    b572:	0c1b      	lsrs	r3, r3, #16
    b574:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b576:	4668      	mov	r0, sp
    b578:	4b2d      	ldr	r3, [pc, #180]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b57a:	4798      	blx	r3
    b57c:	4603      	mov	r3, r0
    b57e:	466a      	mov	r2, sp
    b580:	2100      	movs	r1, #0
    b582:	4628      	mov	r0, r5
    b584:	4c2b      	ldr	r4, [pc, #172]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b586:	47a0      	blx	r4
    b588:	e79b      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    b58a:	b1bc      	cbz	r4, b5bc <grid_ui_event_generate_eventstring+0x140>
		else if (event_type == GRID_UI_EVENT_AVC7){
    b58c:	2c01      	cmp	r4, #1
    b58e:	d027      	beq.n	b5e0 <grid_ui_event_generate_eventstring+0x164>
		else if (event_type == GRID_UI_EVENT_DP){
    b590:	2c04      	cmp	r4, #4
    b592:	d037      	beq.n	b604 <grid_ui_event_generate_eventstring+0x188>
		else if (event_type == GRID_UI_EVENT_DR){
    b594:	2c05      	cmp	r4, #5
    b596:	d194      	bne.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_ENC); // !!
    b598:	4b24      	ldr	r3, [pc, #144]	; (b62c <grid_ui_event_generate_eventstring+0x1b0>)
    b59a:	466c      	mov	r4, sp
    b59c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b59e:	c407      	stmia	r4!, {r0, r1, r2}
    b5a0:	f824 3b02 	strh.w	r3, [r4], #2
    b5a4:	0c1b      	lsrs	r3, r3, #16
    b5a6:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b5a8:	4668      	mov	r0, sp
    b5aa:	4b21      	ldr	r3, [pc, #132]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b5ac:	4798      	blx	r3
    b5ae:	4603      	mov	r3, r0
    b5b0:	466a      	mov	r2, sp
    b5b2:	2105      	movs	r1, #5
    b5b4:	4628      	mov	r0, r5
    b5b6:	4c1f      	ldr	r4, [pc, #124]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b5b8:	47a0      	blx	r4
    b5ba:	e782      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_ENC); // !!
    b5bc:	4b22      	ldr	r3, [pc, #136]	; (b648 <grid_ui_event_generate_eventstring+0x1cc>)
    b5be:	466c      	mov	r4, sp
    b5c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b5c2:	c407      	stmia	r4!, {r0, r1, r2}
    b5c4:	f824 3b02 	strh.w	r3, [r4], #2
    b5c8:	0c1b      	lsrs	r3, r3, #16
    b5ca:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b5cc:	4668      	mov	r0, sp
    b5ce:	4b18      	ldr	r3, [pc, #96]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b5d0:	4798      	blx	r3
    b5d2:	4603      	mov	r3, r0
    b5d4:	466a      	mov	r2, sp
    b5d6:	2100      	movs	r1, #0
    b5d8:	4628      	mov	r0, r5
    b5da:	4c16      	ldr	r4, [pc, #88]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b5dc:	47a0      	blx	r4
    b5de:	e770      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_ENC); // !!
    b5e0:	4b17      	ldr	r3, [pc, #92]	; (b640 <grid_ui_event_generate_eventstring+0x1c4>)
    b5e2:	466c      	mov	r4, sp
    b5e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b5e6:	c407      	stmia	r4!, {r0, r1, r2}
    b5e8:	f824 3b02 	strh.w	r3, [r4], #2
    b5ec:	0c1b      	lsrs	r3, r3, #16
    b5ee:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b5f0:	4668      	mov	r0, sp
    b5f2:	4b0f      	ldr	r3, [pc, #60]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b5f4:	4798      	blx	r3
    b5f6:	4603      	mov	r3, r0
    b5f8:	466a      	mov	r2, sp
    b5fa:	2101      	movs	r1, #1
    b5fc:	4628      	mov	r0, r5
    b5fe:	4c0d      	ldr	r4, [pc, #52]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b600:	47a0      	blx	r4
    b602:	e75e      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_ENC); // !!
    b604:	4b0d      	ldr	r3, [pc, #52]	; (b63c <grid_ui_event_generate_eventstring+0x1c0>)
    b606:	466c      	mov	r4, sp
    b608:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    b60a:	c407      	stmia	r4!, {r0, r1, r2}
    b60c:	f824 3b02 	strh.w	r3, [r4], #2
    b610:	0c1b      	lsrs	r3, r3, #16
    b612:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    b614:	4668      	mov	r0, sp
    b616:	4b06      	ldr	r3, [pc, #24]	; (b630 <grid_ui_event_generate_eventstring+0x1b4>)
    b618:	4798      	blx	r3
    b61a:	4603      	mov	r3, r0
    b61c:	466a      	mov	r2, sp
    b61e:	2104      	movs	r1, #4
    b620:	4628      	mov	r0, r5
    b622:	4c04      	ldr	r4, [pc, #16]	; (b634 <grid_ui_event_generate_eventstring+0x1b8>)
    b624:	47a0      	blx	r4
    b626:	e74c      	b.n	b4c2 <grid_ui_event_generate_eventstring+0x46>
    b628:	00012943 	.word	0x00012943
    b62c:	000143ec 	.word	0x000143ec
    b630:	00012de1 	.word	0x00012de1
    b634:	0000b27d 	.word	0x0000b27d
    b638:	000143cc 	.word	0x000143cc
    b63c:	000143dc 	.word	0x000143dc
    b640:	0001440c 	.word	0x0001440c
    b644:	000143fc 	.word	0x000143fc
    b648:	0001441c 	.word	0x0001441c

0000b64c <grid_ui_event_init>:
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    b64c:	b570      	push	{r4, r5, r6, lr}
    b64e:	4615      	mov	r5, r2
	struct grid_ui_event* eve = &parent->event_list[index];
    b650:	f44f 7386 	mov.w	r3, #268	; 0x10c
    b654:	fb03 f301 	mul.w	r3, r3, r1
    b658:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b65a:	18d4      	adds	r4, r2, r3
	eve->parent = parent;
    b65c:	6060      	str	r0, [r4, #4]
	eve->index = index;
    b65e:	7221      	strb	r1, [r4, #8]
	eve->cfg_changed_flag = 0;
    b660:	2100      	movs	r1, #0
    b662:	f884 1107 	strb.w	r1, [r4, #263]	; 0x107
	eve->type   = event_type;	
    b666:	72a5      	strb	r5, [r4, #10]
	eve->status = GRID_UI_STATUS_READY;
    b668:	2104      	movs	r1, #4
    b66a:	54d1      	strb	r1, [r2, r3]
    b66c:	f104 030f 	add.w	r3, r4, #15
    b670:	f104 012d 	add.w	r1, r4, #45	; 0x2d
		eve->event_string[i] = 0;
    b674:	2200      	movs	r2, #0
    b676:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    b67a:	428b      	cmp	r3, r1
    b67c:	d1fb      	bne.n	b676 <grid_ui_event_init+0x2a>
	eve->event_string_length = 0;
    b67e:	2300      	movs	r3, #0
    b680:	60e3      	str	r3, [r4, #12]
    b682:	f104 0347 	add.w	r3, r4, #71	; 0x47
    b686:	f104 01bf 	add.w	r1, r4, #191	; 0xbf
		eve->action_string[i] = 0;
    b68a:	2200      	movs	r2, #0
    b68c:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    b690:	428b      	cmp	r3, r1
    b692:	d1fb      	bne.n	b68c <grid_ui_event_init+0x40>
	eve->action_string_length = 0;
    b694:	2300      	movs	r3, #0
    b696:	6463      	str	r3, [r4, #68]	; 0x44
	eve->event_parameter_count = 0;
    b698:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    b69c:	4623      	mov	r3, r4
    b69e:	f104 0614 	add.w	r6, r4, #20
    b6a2:	4622      	mov	r2, r4
		eve->event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    b6a4:	2100      	movs	r1, #0
    b6a6:	f882 102f 	strb.w	r1, [r2, #47]	; 0x2f
		eve->event_parameter_list[i].address = 0;
    b6aa:	f882 1031 	strb.w	r1, [r2, #49]	; 0x31
		eve->event_parameter_list[i].offset = 0;
    b6ae:	f882 1033 	strb.w	r1, [r2, #51]	; 0x33
		eve->event_parameter_list[i].length = 0;
    b6b2:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
    b6b6:	3205      	adds	r2, #5
	for (uint32_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    b6b8:	42b2      	cmp	r2, r6
    b6ba:	d1f4      	bne.n	b6a6 <grid_ui_event_init+0x5a>
	eve->action_parameter_count = 0;
    b6bc:	2200      	movs	r2, #0
    b6be:	f884 20c0 	strb.w	r2, [r4, #192]	; 0xc0
    b6c2:	f104 0146 	add.w	r1, r4, #70	; 0x46
		eve->action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    b6c6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		eve->action_parameter_list[i].address = 0;
    b6ca:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
		eve->action_parameter_list[i].offset = 0;
    b6ce:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
		eve->action_parameter_list[i].length = 0;
    b6d2:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
    b6d6:	3305      	adds	r3, #5
	for (uint32_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    b6d8:	428b      	cmp	r3, r1
    b6da:	d1f4      	bne.n	b6c6 <grid_ui_event_init+0x7a>
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    b6dc:	4629      	mov	r1, r5
    b6de:	4b07      	ldr	r3, [pc, #28]	; (b6fc <grid_ui_event_init+0xb0>)
    b6e0:	4798      	blx	r3
	grid_ui_event_generate_actionstring(eve->parent, event_type);	
    b6e2:	4629      	mov	r1, r5
    b6e4:	6860      	ldr	r0, [r4, #4]
    b6e6:	4b06      	ldr	r3, [pc, #24]	; (b700 <grid_ui_event_init+0xb4>)
    b6e8:	4798      	blx	r3
	eve->cfg_changed_flag = 0;
    b6ea:	2300      	movs	r3, #0
    b6ec:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
	eve->cfg_default_flag = 1;
    b6f0:	2301      	movs	r3, #1
    b6f2:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	eve->cfg_flashempty_flag = 1;
    b6f6:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    b6fa:	bd70      	pop	{r4, r5, r6, pc}
    b6fc:	0000b47d 	.word	0x0000b47d
    b700:	0000afd5 	.word	0x0000afd5

0000b704 <grid_ui_element_init>:
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    b704:	b570      	push	{r4, r5, r6, lr}
	struct grid_ui_element* ele = &parent->element_list[index];
    b706:	2364      	movs	r3, #100	; 0x64
    b708:	fb03 f301 	mul.w	r3, r3, r1
    b70c:	68c5      	ldr	r5, [r0, #12]
    b70e:	18ec      	adds	r4, r5, r3
	ele->parent = parent;
    b710:	6060      	str	r0, [r4, #4]
	ele->index = index;
    b712:	7221      	strb	r1, [r4, #8]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    b714:	2101      	movs	r1, #1
    b716:	54e9      	strb	r1, [r5, r3]
	ele->type = element_type;
    b718:	7262      	strb	r2, [r4, #9]
    b71a:	f104 0308 	add.w	r3, r4, #8
    b71e:	f104 0058 	add.w	r0, r4, #88	; 0x58
		ele->template_parameter_list[i] = 0;
    b722:	2100      	movs	r1, #0
    b724:	f843 1f04 	str.w	r1, [r3, #4]!
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    b728:	4283      	cmp	r3, r0
    b72a:	d1fb      	bne.n	b724 <grid_ui_element_init+0x20>
	if (element_type == GRID_UI_ELEMENT_SYSTEM){
    b72c:	b132      	cbz	r2, b73c <grid_ui_element_init+0x38>
	else if (element_type == GRID_UI_ELEMENT_POTENTIOMETER){
    b72e:	2a01      	cmp	r2, #1
    b730:	d026      	beq.n	b780 <grid_ui_element_init+0x7c>
	else if (element_type == GRID_UI_ELEMENT_BUTTON){
    b732:	2a02      	cmp	r2, #2
    b734:	d036      	beq.n	b7a4 <grid_ui_element_init+0xa0>
	else if (element_type == GRID_UI_ELEMENT_ENCODER){
    b736:	2a03      	cmp	r2, #3
    b738:	d04a      	beq.n	b7d0 <grid_ui_element_init+0xcc>
    b73a:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 6;
    b73c:	2306      	movs	r3, #6
    b73e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    b742:	f44f 60c9 	mov.w	r0, #1608	; 0x648
    b746:	4b2f      	ldr	r3, [pc, #188]	; (b804 <grid_ui_element_init+0x100>)
    b748:	4798      	blx	r3
    b74a:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    b74c:	2200      	movs	r2, #0
    b74e:	4611      	mov	r1, r2
    b750:	4620      	mov	r0, r4
    b752:	4d2d      	ldr	r5, [pc, #180]	; (b808 <grid_ui_element_init+0x104>)
    b754:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_HEARTBEAT); // Heartbeat
    b756:	220c      	movs	r2, #12
    b758:	2101      	movs	r1, #1
    b75a:	4620      	mov	r0, r4
    b75c:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_MAPMODE_PRESS); // Mapmode press
    b75e:	2207      	movs	r2, #7
    b760:	2102      	movs	r1, #2
    b762:	4620      	mov	r0, r4
    b764:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_MAPMODE_RELEASE); // Mapmode release
    b766:	2208      	movs	r2, #8
    b768:	2103      	movs	r1, #3
    b76a:	4620      	mov	r0, r4
    b76c:	47a8      	blx	r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_CFG_RESPONSE); //
    b76e:	2209      	movs	r2, #9
    b770:	2104      	movs	r1, #4
    b772:	4620      	mov	r0, r4
    b774:	47a8      	blx	r5
		grid_ui_event_init(ele, 5, GRID_UI_EVENT_CFG_REQUEST); //
    b776:	220a      	movs	r2, #10
    b778:	2105      	movs	r1, #5
    b77a:	4620      	mov	r0, r4
    b77c:	47a8      	blx	r5
    b77e:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 2;
    b780:	2302      	movs	r3, #2
    b782:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    b786:	f44f 7006 	mov.w	r0, #536	; 0x218
    b78a:	4b1e      	ldr	r3, [pc, #120]	; (b804 <grid_ui_element_init+0x100>)
    b78c:	4798      	blx	r3
    b78e:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    b790:	2200      	movs	r2, #0
    b792:	4611      	mov	r1, r2
    b794:	4620      	mov	r0, r4
    b796:	4d1c      	ldr	r5, [pc, #112]	; (b808 <grid_ui_element_init+0x104>)
    b798:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    b79a:	2201      	movs	r2, #1
    b79c:	4611      	mov	r1, r2
    b79e:	4620      	mov	r0, r4
    b7a0:	47a8      	blx	r5
    b7a2:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 3;
    b7a4:	2303      	movs	r3, #3
    b7a6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    b7aa:	f44f 7049 	mov.w	r0, #804	; 0x324
    b7ae:	4b15      	ldr	r3, [pc, #84]	; (b804 <grid_ui_element_init+0x100>)
    b7b0:	4798      	blx	r3
    b7b2:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    b7b4:	2200      	movs	r2, #0
    b7b6:	4611      	mov	r1, r2
    b7b8:	4620      	mov	r0, r4
    b7ba:	4d13      	ldr	r5, [pc, #76]	; (b808 <grid_ui_element_init+0x104>)
    b7bc:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    b7be:	2204      	movs	r2, #4
    b7c0:	2101      	movs	r1, #1
    b7c2:	4620      	mov	r0, r4
    b7c4:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    b7c6:	2205      	movs	r2, #5
    b7c8:	2102      	movs	r1, #2
    b7ca:	4620      	mov	r0, r4
    b7cc:	47a8      	blx	r5
    b7ce:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 4;
    b7d0:	2604      	movs	r6, #4
    b7d2:	f884 605c 	strb.w	r6, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    b7d6:	f44f 6086 	mov.w	r0, #1072	; 0x430
    b7da:	4b0a      	ldr	r3, [pc, #40]	; (b804 <grid_ui_element_init+0x100>)
    b7dc:	4798      	blx	r3
    b7de:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    b7e0:	2200      	movs	r2, #0
    b7e2:	4611      	mov	r1, r2
    b7e4:	4620      	mov	r0, r4
    b7e6:	4d08      	ldr	r5, [pc, #32]	; (b808 <grid_ui_element_init+0x104>)
    b7e8:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    b7ea:	4632      	mov	r2, r6
    b7ec:	2101      	movs	r1, #1
    b7ee:	4620      	mov	r0, r4
    b7f0:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    b7f2:	2205      	movs	r2, #5
    b7f4:	2102      	movs	r1, #2
    b7f6:	4620      	mov	r0, r4
    b7f8:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    b7fa:	2201      	movs	r2, #1
    b7fc:	2103      	movs	r1, #3
    b7fe:	4620      	mov	r0, r4
    b800:	47a8      	blx	r5
}
    b802:	e79a      	b.n	b73a <grid_ui_element_init+0x36>
    b804:	0001291d 	.word	0x0001291d
    b808:	0000b64d 	.word	0x0000b64d

0000b80c <grid_usb_serial_bulkout_cb>:
	//grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	
	//cdcdf_acm_write(cdcdf_demo_buf, count); /* Echo data */
	return false;                           /* No error. */
}
    b80c:	2000      	movs	r0, #0
    b80e:	4770      	bx	lr

0000b810 <grid_usb_serial_bulkin_cb>:
	
	//grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);

//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS); /* Another read */
	return false;                                                                                 /* No error. */
}
    b810:	2000      	movs	r0, #0
    b812:	4770      	bx	lr

0000b814 <grid_usb_serial_statechange_cb>:
static bool grid_usb_serial_statechange_cb(usb_cdc_control_signal_t state)
{
    b814:	b510      	push	{r4, lr}
    b816:	b082      	sub	sp, #8
    b818:	f8ad 0004 	strh.w	r0, [sp, #4]
	
	//grid_sys_alert_set_alert(&grid_sys_state, 0,255,255,2,300);
	
	if (state.rs232.DTR || 1) {
		/* After connection the R/W callbacks can be registered */
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    b81c:	4904      	ldr	r1, [pc, #16]	; (b830 <grid_usb_serial_statechange_cb+0x1c>)
    b81e:	2000      	movs	r0, #0
    b820:	4c04      	ldr	r4, [pc, #16]	; (b834 <grid_usb_serial_statechange_cb+0x20>)
    b822:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)grid_usb_serial_bulkin_cb);
    b824:	4904      	ldr	r1, [pc, #16]	; (b838 <grid_usb_serial_statechange_cb+0x24>)
    b826:	2001      	movs	r0, #1
    b828:	47a0      	blx	r4
		/* Start Rx */
		//cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	}
	return false; /* No error. */
}
    b82a:	2000      	movs	r0, #0
    b82c:	b002      	add	sp, #8
    b82e:	bd10      	pop	{r4, pc}
    b830:	0000b80d 	.word	0x0000b80d
    b834:	00010f6d 	.word	0x00010f6d
    b838:	0000b811 	.word	0x0000b811

0000b83c <grid_usb_midi_bulkin_cb>:
{
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
	return false;
}
static bool grid_usb_midi_bulkin_cb(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    b83c:	b510      	push	{r4, lr}
    b83e:	b082      	sub	sp, #8
	
	grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);
    b840:	f44f 7396 	mov.w	r3, #300	; 0x12c
    b844:	9301      	str	r3, [sp, #4]
    b846:	2302      	movs	r3, #2
    b848:	9300      	str	r3, [sp, #0]
    b84a:	23ff      	movs	r3, #255	; 0xff
    b84c:	2200      	movs	r2, #0
    b84e:	4619      	mov	r1, r3
    b850:	4802      	ldr	r0, [pc, #8]	; (b85c <grid_usb_midi_bulkin_cb+0x20>)
    b852:	4c03      	ldr	r4, [pc, #12]	; (b860 <grid_usb_midi_bulkin_cb+0x24>)
    b854:	47a0      	blx	r4
	return false;
}
    b856:	2000      	movs	r0, #0
    b858:	b002      	add	sp, #8
    b85a:	bd10      	pop	{r4, pc}
    b85c:	20007260 	.word	0x20007260
    b860:	00009bdd 	.word	0x00009bdd

0000b864 <grid_usb_midi_bulkout_cb>:
{
    b864:	b510      	push	{r4, lr}
    b866:	b082      	sub	sp, #8
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
    b868:	f44f 7396 	mov.w	r3, #300	; 0x12c
    b86c:	9301      	str	r3, [sp, #4]
    b86e:	2302      	movs	r3, #2
    b870:	9300      	str	r3, [sp, #0]
    b872:	2300      	movs	r3, #0
    b874:	22ff      	movs	r2, #255	; 0xff
    b876:	4611      	mov	r1, r2
    b878:	4802      	ldr	r0, [pc, #8]	; (b884 <grid_usb_midi_bulkout_cb+0x20>)
    b87a:	4c03      	ldr	r4, [pc, #12]	; (b888 <grid_usb_midi_bulkout_cb+0x24>)
    b87c:	47a0      	blx	r4
}
    b87e:	2000      	movs	r0, #0
    b880:	b002      	add	sp, #8
    b882:	bd10      	pop	{r4, pc}
    b884:	20007260 	.word	0x20007260
    b888:	00009bdd 	.word	0x00009bdd

0000b88c <grid_usb_serial_init>:
{
    b88c:	b508      	push	{r3, lr}
	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)grid_usb_serial_statechange_cb);
    b88e:	4902      	ldr	r1, [pc, #8]	; (b898 <grid_usb_serial_init+0xc>)
    b890:	2003      	movs	r0, #3
    b892:	4b02      	ldr	r3, [pc, #8]	; (b89c <grid_usb_serial_init+0x10>)
    b894:	4798      	blx	r3
    b896:	bd08      	pop	{r3, pc}
    b898:	0000b815 	.word	0x0000b815
    b89c:	00010f6d 	.word	0x00010f6d

0000b8a0 <grid_keyboard_init>:
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);


}

void grid_keyboard_init(struct grid_keyboard_model* kb){
    b8a0:	b410      	push	{r4}
    b8a2:	4603      	mov	r3, r0
    b8a4:	f100 0412 	add.w	r4, r0, #18
	
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
	{
		kb->hid_key_array[i].b_modifier = false;
    b8a8:	2200      	movs	r2, #0
		kb->hid_key_array[i].key_id = 255;
    b8aa:	21ff      	movs	r1, #255	; 0xff
		kb->hid_key_array[i].b_modifier = false;
    b8ac:	705a      	strb	r2, [r3, #1]
		kb->hid_key_array[i].key_id = 255;
    b8ae:	7019      	strb	r1, [r3, #0]
		kb->hid_key_array[i].state = HID_KB_KEY_UP;
    b8b0:	709a      	strb	r2, [r3, #2]
		
		
		kb->key_list[i].ismodifier = 0;
    b8b2:	74da      	strb	r2, [r3, #19]
		kb->key_list[i].ispressed = 0;
    b8b4:	751a      	strb	r2, [r3, #20]
		kb->key_list[i].keycode = 255;
    b8b6:	7499      	strb	r1, [r3, #18]
    b8b8:	3303      	adds	r3, #3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    b8ba:	42a3      	cmp	r3, r4
    b8bc:	d1f6      	bne.n	b8ac <grid_keyboard_init+0xc>
		
	}
	
	kb->key_active_count = 0;
    b8be:	2300      	movs	r3, #0
    b8c0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	
}
    b8c4:	f85d 4b04 	ldr.w	r4, [sp], #4
    b8c8:	4770      	bx	lr

0000b8ca <grid_midi_buffer_init>:


void grid_midi_buffer_init(struct grid_midi_event_desc* buf, uint16_t length){
	
	
	for (uint16_t i=0; i<length; i++)
    b8ca:	b169      	cbz	r1, b8e8 <grid_midi_buffer_init+0x1e>
    b8cc:	4603      	mov	r3, r0
    b8ce:	1e4a      	subs	r2, r1, #1
    b8d0:	b292      	uxth	r2, r2
    b8d2:	3201      	adds	r2, #1
    b8d4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
	{
		buf[i].byte0 = 0;
    b8d8:	2200      	movs	r2, #0
    b8da:	701a      	strb	r2, [r3, #0]
		buf[i].byte1 = 0;
    b8dc:	705a      	strb	r2, [r3, #1]
		buf[i].byte2 = 0;
    b8de:	709a      	strb	r2, [r3, #2]
		buf[i].byte3 = 0;
    b8e0:	70da      	strb	r2, [r3, #3]
    b8e2:	3304      	adds	r3, #4
	for (uint16_t i=0; i<length; i++)
    b8e4:	4283      	cmp	r3, r0
    b8e6:	d1f8      	bne.n	b8da <grid_midi_buffer_init+0x10>
    b8e8:	4770      	bx	lr
	...

0000b8ec <grid_usb_midi_init>:
{
    b8ec:	b510      	push	{r4, lr}
	grid_midi_tx_write_index = 0;
    b8ee:	2400      	movs	r4, #0
    b8f0:	4b08      	ldr	r3, [pc, #32]	; (b914 <grid_usb_midi_init+0x28>)
    b8f2:	801c      	strh	r4, [r3, #0]
	grid_midi_tx_read_index = 0;
    b8f4:	4b08      	ldr	r3, [pc, #32]	; (b918 <grid_usb_midi_init+0x2c>)
    b8f6:	801c      	strh	r4, [r3, #0]
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    b8f8:	f44f 7196 	mov.w	r1, #300	; 0x12c
    b8fc:	4807      	ldr	r0, [pc, #28]	; (b91c <grid_usb_midi_init+0x30>)
    b8fe:	4b08      	ldr	r3, [pc, #32]	; (b920 <grid_usb_midi_init+0x34>)
    b900:	4798      	blx	r3
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_READ, (FUNC_PTR)grid_usb_midi_bulkout_cb);
    b902:	4908      	ldr	r1, [pc, #32]	; (b924 <grid_usb_midi_init+0x38>)
    b904:	4620      	mov	r0, r4
    b906:	4c08      	ldr	r4, [pc, #32]	; (b928 <grid_usb_midi_init+0x3c>)
    b908:	47a0      	blx	r4
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    b90a:	4908      	ldr	r1, [pc, #32]	; (b92c <grid_usb_midi_init+0x40>)
    b90c:	2001      	movs	r0, #1
    b90e:	47a0      	blx	r4
    b910:	bd10      	pop	{r4, pc}
    b912:	bf00      	nop
    b914:	200042fc 	.word	0x200042fc
    b918:	20007b4c 	.word	0x20007b4c
    b91c:	2000aae8 	.word	0x2000aae8
    b920:	0000b8cb 	.word	0x0000b8cb
    b924:	0000b865 	.word	0x0000b865
    b928:	00011779 	.word	0x00011779
    b92c:	0000b83d 	.word	0x0000b83d

0000b930 <grid_midi_tx_push>:
	}
	
}

uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){
    b930:	b410      	push	{r4}
    b932:	b083      	sub	sp, #12


	grid_midi_tx_buffer[grid_midi_tx_write_index] = midi_event;
    b934:	4c0a      	ldr	r4, [pc, #40]	; (b960 <grid_midi_tx_push+0x30>)
    b936:	8823      	ldrh	r3, [r4, #0]
    b938:	4a0a      	ldr	r2, [pc, #40]	; (b964 <grid_midi_tx_push+0x34>)
    b93a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    b93e:	3301      	adds	r3, #1
    b940:	4909      	ldr	r1, [pc, #36]	; (b968 <grid_midi_tx_push+0x38>)
    b942:	fb81 2103 	smull	r2, r1, r1, r3
    b946:	17da      	asrs	r2, r3, #31
    b948:	ebc2 1261 	rsb	r2, r2, r1, asr #5
    b94c:	f44f 7196 	mov.w	r1, #300	; 0x12c
    b950:	fb01 3312 	mls	r3, r1, r2, r3
    b954:	8023      	strh	r3, [r4, #0]




}
    b956:	b003      	add	sp, #12
    b958:	f85d 4b04 	ldr.w	r4, [sp], #4
    b95c:	4770      	bx	lr
    b95e:	bf00      	nop
    b960:	200042fc 	.word	0x200042fc
    b964:	2000aae8 	.word	0x2000aae8
    b968:	1b4e81b5 	.word	0x1b4e81b5

0000b96c <grid_midi_tx_pop>:

uint8_t grid_midi_tx_pop(){
    b96c:	b538      	push	{r3, r4, r5, lr}

	if (grid_midi_tx_read_index != grid_midi_tx_write_index){
    b96e:	4b12      	ldr	r3, [pc, #72]	; (b9b8 <grid_midi_tx_pop+0x4c>)
    b970:	881a      	ldrh	r2, [r3, #0]
    b972:	4b12      	ldr	r3, [pc, #72]	; (b9bc <grid_midi_tx_pop+0x50>)
    b974:	881b      	ldrh	r3, [r3, #0]
    b976:	429a      	cmp	r2, r3
    b978:	d01c      	beq.n	b9b4 <grid_midi_tx_pop+0x48>
		
		if (audiodf_midi_write_status() != USB_BUSY){
    b97a:	4b11      	ldr	r3, [pc, #68]	; (b9c0 <grid_midi_tx_pop+0x54>)
    b97c:	4798      	blx	r3
    b97e:	2801      	cmp	r0, #1
    b980:	d018      	beq.n	b9b4 <grid_midi_tx_pop+0x48>

			uint8_t byte0 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte0;
    b982:	4c0d      	ldr	r4, [pc, #52]	; (b9b8 <grid_midi_tx_pop+0x4c>)
    b984:	8825      	ldrh	r5, [r4, #0]
			uint8_t byte1 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte1;
			uint8_t byte2 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte2;
			uint8_t byte3 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte3;
    b986:	480f      	ldr	r0, [pc, #60]	; (b9c4 <grid_midi_tx_pop+0x58>)
    b988:	eb00 0185 	add.w	r1, r0, r5, lsl #2
			
			audiodf_midi_write(byte0, byte1, byte2, byte3);
    b98c:	78cb      	ldrb	r3, [r1, #3]
    b98e:	788a      	ldrb	r2, [r1, #2]
    b990:	7849      	ldrb	r1, [r1, #1]
    b992:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
    b996:	4d0c      	ldr	r5, [pc, #48]	; (b9c8 <grid_midi_tx_pop+0x5c>)
    b998:	47a8      	blx	r5

			grid_midi_tx_read_index = (grid_midi_tx_read_index+1)%GRID_MIDI_TX_BUFFER_length;
    b99a:	8823      	ldrh	r3, [r4, #0]
    b99c:	1c5a      	adds	r2, r3, #1
    b99e:	490b      	ldr	r1, [pc, #44]	; (b9cc <grid_midi_tx_pop+0x60>)
    b9a0:	fb81 3102 	smull	r3, r1, r1, r2
    b9a4:	17d3      	asrs	r3, r2, #31
    b9a6:	ebc3 1361 	rsb	r3, r3, r1, asr #5
    b9aa:	f44f 7196 	mov.w	r1, #300	; 0x12c
    b9ae:	fb01 2313 	mls	r3, r1, r3, r2
    b9b2:	8023      	strh	r3, [r4, #0]

		}
		
	}

}
    b9b4:	bd38      	pop	{r3, r4, r5, pc}
    b9b6:	bf00      	nop
    b9b8:	20007b4c 	.word	0x20007b4c
    b9bc:	200042fc 	.word	0x200042fc
    b9c0:	00011741 	.word	0x00011741
    b9c4:	2000aae8 	.word	0x2000aae8
    b9c8:	0001171d 	.word	0x0001171d
    b9cc:	1b4e81b5 	.word	0x1b4e81b5

0000b9d0 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    b9d0:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    b9d2:	6983      	ldr	r3, [r0, #24]
    b9d4:	b103      	cbz	r3, b9d8 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    b9d6:	4798      	blx	r3
    b9d8:	bd08      	pop	{r3, pc}

0000b9da <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    b9da:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    b9dc:	69c3      	ldr	r3, [r0, #28]
    b9de:	b103      	cbz	r3, b9e2 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    b9e0:	4798      	blx	r3
    b9e2:	bd08      	pop	{r3, pc}

0000b9e4 <adc_async_channel_conversion_done>:
{
    b9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b9e8:	4606      	mov	r6, r0
    b9ea:	460f      	mov	r7, r1
    b9ec:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    b9ee:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    b9f0:	5c5c      	ldrb	r4, [r3, r1]
    b9f2:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    b9f6:	00e4      	lsls	r4, r4, #3
    b9f8:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    b9fc:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    ba00:	f105 0a04 	add.w	sl, r5, #4
    ba04:	b2d1      	uxtb	r1, r2
    ba06:	4650      	mov	r0, sl
    ba08:	4b0c      	ldr	r3, [pc, #48]	; (ba3c <adc_async_channel_conversion_done+0x58>)
    ba0a:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    ba0c:	4630      	mov	r0, r6
    ba0e:	4b0c      	ldr	r3, [pc, #48]	; (ba40 <adc_async_channel_conversion_done+0x5c>)
    ba10:	4798      	blx	r3
    ba12:	2801      	cmp	r0, #1
    ba14:	d907      	bls.n	ba26 <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    ba16:	ea4f 2119 	mov.w	r1, r9, lsr #8
    ba1a:	4650      	mov	r0, sl
    ba1c:	4b07      	ldr	r3, [pc, #28]	; (ba3c <adc_async_channel_conversion_done+0x58>)
    ba1e:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    ba20:	8aab      	ldrh	r3, [r5, #20]
    ba22:	3301      	adds	r3, #1
    ba24:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    ba26:	8aab      	ldrh	r3, [r5, #20]
    ba28:	3301      	adds	r3, #1
    ba2a:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    ba2c:	f858 3004 	ldr.w	r3, [r8, r4]
    ba30:	b113      	cbz	r3, ba38 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    ba32:	4639      	mov	r1, r7
    ba34:	4630      	mov	r0, r6
    ba36:	4798      	blx	r3
    ba38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ba3c:	0000cd23 	.word	0x0000cd23
    ba40:	0000d04f 	.word	0x0000d04f

0000ba44 <adc_async_init>:
{
    ba44:	b570      	push	{r4, r5, r6, lr}
    ba46:	4606      	mov	r6, r0
	device = &descr->device;
    ba48:	2000      	movs	r0, #0
		channel_map[i] = 0xFF;
    ba4a:	25ff      	movs	r5, #255	; 0xff
    ba4c:	b2c4      	uxtb	r4, r0
    ba4e:	5515      	strb	r5, [r2, r4]
    ba50:	3001      	adds	r0, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    ba52:	b2c4      	uxtb	r4, r0
    ba54:	429c      	cmp	r4, r3
    ba56:	d9f9      	bls.n	ba4c <adc_async_init+0x8>
	descr->channel_map    = channel_map;
    ba58:	6232      	str	r2, [r6, #32]
	descr->channel_max    = channel_max;
    ba5a:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
	descr->channel_amount = channel_amount;
    ba5e:	f89d 3010 	ldrb.w	r3, [sp, #16]
    ba62:	f886 3025 	strb.w	r3, [r6, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    ba66:	9b05      	ldr	r3, [sp, #20]
    ba68:	62b3      	str	r3, [r6, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    ba6a:	4630      	mov	r0, r6
    ba6c:	4b05      	ldr	r3, [pc, #20]	; (ba84 <adc_async_init+0x40>)
    ba6e:	4798      	blx	r3
	if (init_status) {
    ba70:	4603      	mov	r3, r0
    ba72:	b928      	cbnz	r0, ba80 <adc_async_init+0x3c>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    ba74:	4a04      	ldr	r2, [pc, #16]	; (ba88 <adc_async_init+0x44>)
    ba76:	60b2      	str	r2, [r6, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    ba78:	4a04      	ldr	r2, [pc, #16]	; (ba8c <adc_async_init+0x48>)
    ba7a:	6032      	str	r2, [r6, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    ba7c:	4a04      	ldr	r2, [pc, #16]	; (ba90 <adc_async_init+0x4c>)
    ba7e:	6072      	str	r2, [r6, #4]
}
    ba80:	4618      	mov	r0, r3
    ba82:	bd70      	pop	{r4, r5, r6, pc}
    ba84:	0000cf35 	.word	0x0000cf35
    ba88:	0000b9e5 	.word	0x0000b9e5
    ba8c:	0000b9d1 	.word	0x0000b9d1
    ba90:	0000b9db 	.word	0x0000b9db

0000ba94 <adc_async_register_channel_buffer>:
{
    ba94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (descr->channel_map[channel] != 0xFF) {
    ba98:	6a07      	ldr	r7, [r0, #32]
    ba9a:	5c7c      	ldrb	r4, [r7, r1]
    ba9c:	2cff      	cmp	r4, #255	; 0xff
    ba9e:	d12b      	bne.n	baf8 <adc_async_register_channel_buffer+0x64>
	for (i = 0; i <= descr->channel_max; i++) {
    baa0:	f890 e024 	ldrb.w	lr, [r0, #36]	; 0x24
    baa4:	2400      	movs	r4, #0
    baa6:	4625      	mov	r5, r4
		if (descr->channel_map[i] != 0xFF) {
    baa8:	b2e6      	uxtb	r6, r4
    baaa:	5dbe      	ldrb	r6, [r7, r6]
    baac:	2eff      	cmp	r6, #255	; 0xff
			index++;
    baae:	bf1c      	itt	ne
    bab0:	3501      	addne	r5, #1
    bab2:	b2ed      	uxtbne	r5, r5
    bab4:	3401      	adds	r4, #1
	for (i = 0; i <= descr->channel_max; i++) {
    bab6:	b2e6      	uxtb	r6, r4
    bab8:	4576      	cmp	r6, lr
    baba:	d9f5      	bls.n	baa8 <adc_async_register_channel_buffer+0x14>
	if (index > descr->channel_amount) {
    babc:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
    bac0:	42ac      	cmp	r4, r5
    bac2:	d31c      	bcc.n	bafe <adc_async_register_channel_buffer+0x6a>
    bac4:	4616      	mov	r6, r2
    bac6:	460f      	mov	r7, r1
    bac8:	4680      	mov	r8, r0
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    baca:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    bace:	00e4      	lsls	r4, r4, #3
    bad0:	6a80      	ldr	r0, [r0, #40]	; 0x28
    bad2:	4420      	add	r0, r4
    bad4:	461a      	mov	r2, r3
    bad6:	4631      	mov	r1, r6
    bad8:	3004      	adds	r0, #4
    bada:	4b0c      	ldr	r3, [pc, #48]	; (bb0c <adc_async_register_channel_buffer+0x78>)
    badc:	4798      	blx	r3
    bade:	4602      	mov	r2, r0
    bae0:	b980      	cbnz	r0, bb04 <adc_async_register_channel_buffer+0x70>
	descr->channel_map[channel]            = index;
    bae2:	f8d8 3020 	ldr.w	r3, [r8, #32]
    bae6:	55dd      	strb	r5, [r3, r7]
	descr->descr_ch[index].bytes_in_buffer = 0;
    bae8:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
    baec:	441c      	add	r4, r3
    baee:	2300      	movs	r3, #0
    baf0:	82a3      	strh	r3, [r4, #20]
}
    baf2:	4610      	mov	r0, r2
    baf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    baf8:	f06f 020c 	mvn.w	r2, #12
    bafc:	e7f9      	b.n	baf2 <adc_async_register_channel_buffer+0x5e>
		return ERR_NO_RESOURCE;
    bafe:	f06f 021b 	mvn.w	r2, #27
    bb02:	e7f6      	b.n	baf2 <adc_async_register_channel_buffer+0x5e>
		return ERR_INVALID_ARG;
    bb04:	f06f 020c 	mvn.w	r2, #12
    bb08:	e7f3      	b.n	baf2 <adc_async_register_channel_buffer+0x5e>
    bb0a:	bf00      	nop
    bb0c:	0000cce7 	.word	0x0000cce7

0000bb10 <adc_async_enable_channel>:
{
    bb10:	b508      	push	{r3, lr}
	_adc_async_enable_channel(&descr->device, channel);
    bb12:	4b02      	ldr	r3, [pc, #8]	; (bb1c <adc_async_enable_channel+0xc>)
    bb14:	4798      	blx	r3
}
    bb16:	2000      	movs	r0, #0
    bb18:	bd08      	pop	{r3, pc}
    bb1a:	bf00      	nop
    bb1c:	0000d039 	.word	0x0000d039

0000bb20 <adc_async_register_callback>:
{
    bb20:	b538      	push	{r3, r4, r5, lr}
	switch (type) {
    bb22:	2a01      	cmp	r2, #1
    bb24:	d013      	beq.n	bb4e <adc_async_register_callback+0x2e>
    bb26:	b122      	cbz	r2, bb32 <adc_async_register_callback+0x12>
    bb28:	2a02      	cmp	r2, #2
    bb2a:	d012      	beq.n	bb52 <adc_async_register_callback+0x32>
		return ERR_INVALID_ARG;
    bb2c:	f06f 000c 	mvn.w	r0, #12
}
    bb30:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t index = descr->channel_map[channel];
    bb32:	6a04      	ldr	r4, [r0, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    bb34:	5c64      	ldrb	r4, [r4, r1]
    bb36:	6a85      	ldr	r5, [r0, #40]	; 0x28
    bb38:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    bb3c:	f845 3034 	str.w	r3, [r5, r4, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    bb40:	3300      	adds	r3, #0
    bb42:	bf18      	it	ne
    bb44:	2301      	movne	r3, #1
    bb46:	4c04      	ldr	r4, [pc, #16]	; (bb58 <adc_async_register_callback+0x38>)
    bb48:	47a0      	blx	r4
	return ERR_NONE;
    bb4a:	2000      	movs	r0, #0
    bb4c:	bd38      	pop	{r3, r4, r5, pc}
		descr->adc_async_cb.monitor = cb;
    bb4e:	6183      	str	r3, [r0, #24]
		break;
    bb50:	e7f6      	b.n	bb40 <adc_async_register_callback+0x20>
		descr->adc_async_cb.error = cb;
    bb52:	61c3      	str	r3, [r0, #28]
		break;
    bb54:	e7f4      	b.n	bb40 <adc_async_register_callback+0x20>
    bb56:	bf00      	nop
    bb58:	0000d077 	.word	0x0000d077

0000bb5c <adc_async_read_channel>:
{
    bb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bb60:	b083      	sub	sp, #12
    bb62:	4604      	mov	r4, r0
    bb64:	460e      	mov	r6, r1
    bb66:	4691      	mov	r9, r2
    bb68:	461d      	mov	r5, r3
	data_size = _adc_async_get_data_size(&descr->device);
    bb6a:	4b1b      	ldr	r3, [pc, #108]	; (bbd8 <adc_async_read_channel+0x7c>)
    bb6c:	4798      	blx	r3
	index                                         = descr->channel_map[channel];
    bb6e:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    bb70:	f813 b006 	ldrb.w	fp, [r3, r6]
    bb74:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    bb78:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    bb7a:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    bb7e:	a801      	add	r0, sp, #4
    bb80:	4b16      	ldr	r3, [pc, #88]	; (bbdc <adc_async_read_channel+0x80>)
    bb82:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    bb84:	f10b 0a04 	add.w	sl, fp, #4
    bb88:	4650      	mov	r0, sl
    bb8a:	4b15      	ldr	r3, [pc, #84]	; (bbe0 <adc_async_read_channel+0x84>)
    bb8c:	4798      	blx	r3
    bb8e:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    bb90:	a801      	add	r0, sp, #4
    bb92:	4b14      	ldr	r3, [pc, #80]	; (bbe4 <adc_async_read_channel+0x88>)
    bb94:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    bb96:	f1b8 0f00 	cmp.w	r8, #0
    bb9a:	d018      	beq.n	bbce <adc_async_read_channel+0x72>
    bb9c:	b1cd      	cbz	r5, bbd2 <adc_async_read_channel+0x76>
    bb9e:	3d01      	subs	r5, #1
    bba0:	b2ad      	uxth	r5, r5
    bba2:	3502      	adds	r5, #2
    bba4:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    bba6:	4f10      	ldr	r7, [pc, #64]	; (bbe8 <adc_async_read_channel+0x8c>)
    bba8:	b2a6      	uxth	r6, r4
    bbaa:	1e61      	subs	r1, r4, #1
    bbac:	4449      	add	r1, r9
    bbae:	4650      	mov	r0, sl
    bbb0:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    bbb2:	4544      	cmp	r4, r8
    bbb4:	d002      	beq.n	bbbc <adc_async_read_channel+0x60>
    bbb6:	3401      	adds	r4, #1
    bbb8:	42ac      	cmp	r4, r5
    bbba:	d1f5      	bne.n	bba8 <adc_async_read_channel+0x4c>
	descr_ch->bytes_in_buffer -= was_read;
    bbbc:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    bbc0:	1b9b      	subs	r3, r3, r6
    bbc2:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    bbc6:	4630      	mov	r0, r6
    bbc8:	b003      	add	sp, #12
    bbca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t was_read = 0;
    bbce:	2600      	movs	r6, #0
    bbd0:	e7f4      	b.n	bbbc <adc_async_read_channel+0x60>
    bbd2:	2600      	movs	r6, #0
    bbd4:	e7f2      	b.n	bbbc <adc_async_read_channel+0x60>
    bbd6:	bf00      	nop
    bbd8:	0000d04f 	.word	0x0000d04f
    bbdc:	0000bbfd 	.word	0x0000bbfd
    bbe0:	0000cd45 	.word	0x0000cd45
    bbe4:	0000bc0b 	.word	0x0000bc0b
    bbe8:	0000cd01 	.word	0x0000cd01

0000bbec <adc_async_start_conversion>:
{
    bbec:	b508      	push	{r3, lr}
	_adc_async_convert(&descr->device);
    bbee:	4b02      	ldr	r3, [pc, #8]	; (bbf8 <adc_async_start_conversion+0xc>)
    bbf0:	4798      	blx	r3
}
    bbf2:	2000      	movs	r0, #0
    bbf4:	bd08      	pop	{r3, pc}
    bbf6:	bf00      	nop
    bbf8:	0000d061 	.word	0x0000d061

0000bbfc <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    bbfc:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    bc00:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    bc02:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    bc04:	f3bf 8f5f 	dmb	sy
    bc08:	4770      	bx	lr

0000bc0a <atomic_leave_critical>:
    bc0a:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    bc0e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    bc10:	f383 8810 	msr	PRIMASK, r3
    bc14:	4770      	bx	lr
	...

0000bc18 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    bc18:	b508      	push	{r3, lr}
	ASSERT(descr && hw);

	return _crc_sync_init(&descr->dev, hw);
    bc1a:	4b01      	ldr	r3, [pc, #4]	; (bc20 <crc_sync_init+0x8>)
    bc1c:	4798      	blx	r3
}
    bc1e:	bd08      	pop	{r3, pc}
    bc20:	0000d461 	.word	0x0000d461

0000bc24 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    bc24:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    bc26:	4b02      	ldr	r3, [pc, #8]	; (bc30 <delay_init+0xc>)
    bc28:	6018      	str	r0, [r3, #0]
    bc2a:	4b02      	ldr	r3, [pc, #8]	; (bc34 <delay_init+0x10>)
    bc2c:	4798      	blx	r3
    bc2e:	bd08      	pop	{r3, pc}
    bc30:	200007d4 	.word	0x200007d4
    bc34:	0000ec59 	.word	0x0000ec59

0000bc38 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    bc38:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    bc3a:	4b04      	ldr	r3, [pc, #16]	; (bc4c <delay_us+0x14>)
    bc3c:	681c      	ldr	r4, [r3, #0]
    bc3e:	4b04      	ldr	r3, [pc, #16]	; (bc50 <delay_us+0x18>)
    bc40:	4798      	blx	r3
    bc42:	4601      	mov	r1, r0
    bc44:	4620      	mov	r0, r4
    bc46:	4b03      	ldr	r3, [pc, #12]	; (bc54 <delay_us+0x1c>)
    bc48:	4798      	blx	r3
    bc4a:	bd10      	pop	{r4, pc}
    bc4c:	200007d4 	.word	0x200007d4
    bc50:	0000d125 	.word	0x0000d125
    bc54:	0000ec6d 	.word	0x0000ec6d

0000bc58 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    bc58:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    bc5a:	4b04      	ldr	r3, [pc, #16]	; (bc6c <delay_ms+0x14>)
    bc5c:	681c      	ldr	r4, [r3, #0]
    bc5e:	4b04      	ldr	r3, [pc, #16]	; (bc70 <delay_ms+0x18>)
    bc60:	4798      	blx	r3
    bc62:	4601      	mov	r1, r0
    bc64:	4620      	mov	r0, r4
    bc66:	4b03      	ldr	r3, [pc, #12]	; (bc74 <delay_ms+0x1c>)
    bc68:	4798      	blx	r3
    bc6a:	bd10      	pop	{r4, pc}
    bc6c:	200007d4 	.word	0x200007d4
    bc70:	0000d12d 	.word	0x0000d12d
    bc74:	0000ec6d 	.word	0x0000ec6d

0000bc78 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    bc78:	b508      	push	{r3, lr}
	return _event_system_init();
    bc7a:	4b01      	ldr	r3, [pc, #4]	; (bc80 <event_system_init+0x8>)
    bc7c:	4798      	blx	r3
}
    bc7e:	bd08      	pop	{r3, pc}
    bc80:	0000d469 	.word	0x0000d469

0000bc84 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    bc84:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    bc86:	6943      	ldr	r3, [r0, #20]
    bc88:	b103      	cbz	r3, bc8c <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    bc8a:	4798      	blx	r3
    bc8c:	bd08      	pop	{r3, pc}

0000bc8e <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    bc8e:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    bc90:	6983      	ldr	r3, [r0, #24]
    bc92:	b103      	cbz	r3, bc96 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    bc94:	4798      	blx	r3
    bc96:	bd08      	pop	{r3, pc}

0000bc98 <flash_init>:
{
    bc98:	b510      	push	{r4, lr}
    bc9a:	4604      	mov	r4, r0
	rc = _flash_init(&flash->dev, hw);
    bc9c:	4b04      	ldr	r3, [pc, #16]	; (bcb0 <flash_init+0x18>)
    bc9e:	4798      	blx	r3
	if (rc) {
    bca0:	4603      	mov	r3, r0
    bca2:	b918      	cbnz	r0, bcac <flash_init+0x14>
	flash->dev.flash_cb.ready_cb = flash_ready;
    bca4:	4a03      	ldr	r2, [pc, #12]	; (bcb4 <flash_init+0x1c>)
    bca6:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    bca8:	4a03      	ldr	r2, [pc, #12]	; (bcb8 <flash_init+0x20>)
    bcaa:	6062      	str	r2, [r4, #4]
}
    bcac:	4618      	mov	r0, r3
    bcae:	bd10      	pop	{r4, pc}
    bcb0:	0000d5b9 	.word	0x0000d5b9
    bcb4:	0000bc85 	.word	0x0000bc85
    bcb8:	0000bc8f 	.word	0x0000bc8f

0000bcbc <flash_read>:
{
    bcbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bcc0:	4606      	mov	r6, r0
    bcc2:	460d      	mov	r5, r1
    bcc4:	4690      	mov	r8, r2
    bcc6:	461f      	mov	r7, r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    bcc8:	4b0e      	ldr	r3, [pc, #56]	; (bd04 <flash_read+0x48>)
    bcca:	4798      	blx	r3
    bccc:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    bcce:	4630      	mov	r0, r6
    bcd0:	4b0d      	ldr	r3, [pc, #52]	; (bd08 <flash_read+0x4c>)
    bcd2:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    bcd4:	fb00 f004 	mul.w	r0, r0, r4
    bcd8:	42a8      	cmp	r0, r5
    bcda:	d30b      	bcc.n	bcf4 <flash_read+0x38>
    bcdc:	19eb      	adds	r3, r5, r7
    bcde:	4298      	cmp	r0, r3
    bce0:	d30c      	bcc.n	bcfc <flash_read+0x40>
	_flash_read(&flash->dev, src_addr, buffer, length);
    bce2:	463b      	mov	r3, r7
    bce4:	4642      	mov	r2, r8
    bce6:	4629      	mov	r1, r5
    bce8:	4630      	mov	r0, r6
    bcea:	4c08      	ldr	r4, [pc, #32]	; (bd0c <flash_read+0x50>)
    bcec:	47a0      	blx	r4
	return ERR_NONE;
    bcee:	2000      	movs	r0, #0
    bcf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BAD_ADDRESS;
    bcf4:	f06f 000d 	mvn.w	r0, #13
    bcf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bcfc:	f06f 000d 	mvn.w	r0, #13
}
    bd00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bd04:	0000d605 	.word	0x0000d605
    bd08:	0000d60b 	.word	0x0000d60b
    bd0c:	0000d613 	.word	0x0000d613

0000bd10 <flash_write>:
{
    bd10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bd14:	4606      	mov	r6, r0
    bd16:	460d      	mov	r5, r1
    bd18:	4690      	mov	r8, r2
    bd1a:	461f      	mov	r7, r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    bd1c:	4b13      	ldr	r3, [pc, #76]	; (bd6c <flash_write+0x5c>)
    bd1e:	4798      	blx	r3
    bd20:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    bd22:	4630      	mov	r0, r6
    bd24:	4b12      	ldr	r3, [pc, #72]	; (bd70 <flash_write+0x60>)
    bd26:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    bd28:	fb00 f004 	mul.w	r0, r0, r4
    bd2c:	42a8      	cmp	r0, r5
    bd2e:	d310      	bcc.n	bd52 <flash_write+0x42>
    bd30:	19eb      	adds	r3, r5, r7
    bd32:	4298      	cmp	r0, r3
    bd34:	d311      	bcc.n	bd5a <flash_write+0x4a>
	if (_flash_is_locked(&flash->dev, dst_addr)) {
    bd36:	4629      	mov	r1, r5
    bd38:	4630      	mov	r0, r6
    bd3a:	4b0e      	ldr	r3, [pc, #56]	; (bd74 <flash_write+0x64>)
    bd3c:	4798      	blx	r3
    bd3e:	b980      	cbnz	r0, bd62 <flash_write+0x52>
	_flash_write(&flash->dev, dst_addr, buffer, length);
    bd40:	463b      	mov	r3, r7
    bd42:	4642      	mov	r2, r8
    bd44:	4629      	mov	r1, r5
    bd46:	4630      	mov	r0, r6
    bd48:	4c0b      	ldr	r4, [pc, #44]	; (bd78 <flash_write+0x68>)
    bd4a:	47a0      	blx	r4
	return ERR_NONE;
    bd4c:	2000      	movs	r0, #0
    bd4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BAD_ADDRESS;
    bd52:	f06f 000d 	mvn.w	r0, #13
    bd56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bd5a:	f06f 000d 	mvn.w	r0, #13
    bd5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_DENIED;
    bd62:	f06f 0010 	mvn.w	r0, #16
}
    bd66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bd6a:	bf00      	nop
    bd6c:	0000d605 	.word	0x0000d605
    bd70:	0000d60b 	.word	0x0000d60b
    bd74:	0000d7ed 	.word	0x0000d7ed
    bd78:	0000d639 	.word	0x0000d639

0000bd7c <flash_erase>:
{
    bd7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    bd80:	4680      	mov	r8, r0
    bd82:	460e      	mov	r6, r1
    bd84:	4617      	mov	r7, r2
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    bd86:	4d13      	ldr	r5, [pc, #76]	; (bdd4 <flash_erase+0x58>)
    bd88:	47a8      	blx	r5
    bd8a:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    bd8c:	4640      	mov	r0, r8
    bd8e:	4b12      	ldr	r3, [pc, #72]	; (bdd8 <flash_erase+0x5c>)
    bd90:	4798      	blx	r3
    bd92:	4681      	mov	r9, r0
	uint32_t page_size = _flash_get_page_size(&flash->dev);
    bd94:	4640      	mov	r0, r8
    bd96:	47a8      	blx	r5
	if (flash_addr & (page_size - 1)) {
    bd98:	3801      	subs	r0, #1
    bd9a:	4230      	tst	r0, r6
    bd9c:	d10e      	bne.n	bdbc <flash_erase+0x40>
	if ((page_nums > total_pages) || (dst_addr / page_size + page_nums > total_pages)) {
    bd9e:	45b9      	cmp	r9, r7
    bda0:	d314      	bcc.n	bdcc <flash_erase+0x50>
    bda2:	fbb6 f4f4 	udiv	r4, r6, r4
    bda6:	443c      	add	r4, r7
    bda8:	45a1      	cmp	r9, r4
    bdaa:	d30b      	bcc.n	bdc4 <flash_erase+0x48>
	_flash_erase(&flash->dev, dst_addr, page_nums);
    bdac:	463a      	mov	r2, r7
    bdae:	4631      	mov	r1, r6
    bdb0:	4640      	mov	r0, r8
    bdb2:	4b0a      	ldr	r3, [pc, #40]	; (bddc <flash_erase+0x60>)
    bdb4:	4798      	blx	r3
	return ERR_NONE;
    bdb6:	2000      	movs	r0, #0
    bdb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_BAD_ADDRESS;
    bdbc:	f06f 000d 	mvn.w	r0, #13
    bdc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
    bdc4:	f06f 000c 	mvn.w	r0, #12
    bdc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bdcc:	f06f 000c 	mvn.w	r0, #12
    bdd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bdd4:	0000d605 	.word	0x0000d605
    bdd8:	0000d60b 	.word	0x0000d60b
    bddc:	0000d729 	.word	0x0000d729

0000bde0 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    bde0:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    bde2:	8843      	ldrh	r3, [r0, #2]
    bde4:	f413 7f80 	tst.w	r3, #256	; 0x100
    bde8:	d102      	bne.n	bdf0 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    bdea:	6b43      	ldr	r3, [r0, #52]	; 0x34
    bdec:	b103      	cbz	r3, bdf0 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    bdee:	4798      	blx	r3
    bdf0:	bd08      	pop	{r3, pc}

0000bdf2 <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    bdf2:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    bdf4:	8843      	ldrh	r3, [r0, #2]
    bdf6:	f413 7f80 	tst.w	r3, #256	; 0x100
    bdfa:	d102      	bne.n	be02 <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    bdfc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    bdfe:	b103      	cbz	r3, be02 <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    be00:	4798      	blx	r3
    be02:	bd08      	pop	{r3, pc}

0000be04 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    be04:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    be06:	8843      	ldrh	r3, [r0, #2]
    be08:	f413 7f80 	tst.w	r3, #256	; 0x100
    be0c:	d102      	bne.n	be14 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    be0e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    be10:	b103      	cbz	r3, be14 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    be12:	4798      	blx	r3
    be14:	bd08      	pop	{r3, pc}
	...

0000be18 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    be18:	b510      	push	{r4, lr}
    be1a:	b084      	sub	sp, #16
    be1c:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    be1e:	8a83      	ldrh	r3, [r0, #20]
    be20:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    be24:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    be26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    be2a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    be2e:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    be30:	a901      	add	r1, sp, #4
    be32:	3828      	subs	r0, #40	; 0x28
    be34:	4b03      	ldr	r3, [pc, #12]	; (be44 <i2c_m_async_write+0x2c>)
    be36:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    be38:	2800      	cmp	r0, #0
    be3a:	bf08      	it	eq
    be3c:	4620      	moveq	r0, r4
    be3e:	b004      	add	sp, #16
    be40:	bd10      	pop	{r4, pc}
    be42:	bf00      	nop
    be44:	0000e441 	.word	0x0000e441

0000be48 <i2c_m_async_read>:
{
    be48:	b510      	push	{r4, lr}
    be4a:	b084      	sub	sp, #16
    be4c:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    be4e:	8a83      	ldrh	r3, [r0, #20]
    be50:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    be54:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    be56:	f248 0301 	movw	r3, #32769	; 0x8001
    be5a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    be5e:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    be60:	a901      	add	r1, sp, #4
    be62:	3828      	subs	r0, #40	; 0x28
    be64:	4b03      	ldr	r3, [pc, #12]	; (be74 <i2c_m_async_read+0x2c>)
    be66:	4798      	blx	r3
}
    be68:	2800      	cmp	r0, #0
    be6a:	bf08      	it	eq
    be6c:	4620      	moveq	r0, r4
    be6e:	b004      	add	sp, #16
    be70:	bd10      	pop	{r4, pc}
    be72:	bf00      	nop
    be74:	0000e441 	.word	0x0000e441

0000be78 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    be78:	b570      	push	{r4, r5, r6, lr}
    be7a:	4604      	mov	r4, r0
	int32_t init_status;
	ASSERT(i2c);

	init_status = _i2c_m_async_init(&i2c->device, hw);
    be7c:	4b0b      	ldr	r3, [pc, #44]	; (beac <i2c_m_async_init+0x34>)
    be7e:	4798      	blx	r3
	if (init_status) {
    be80:	4605      	mov	r5, r0
    be82:	b108      	cbz	r0, be88 <i2c_m_async_init+0x10>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    be84:	4628      	mov	r0, r5
    be86:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    be88:	4b09      	ldr	r3, [pc, #36]	; (beb0 <i2c_m_async_init+0x38>)
    be8a:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    be8c:	4b09      	ldr	r3, [pc, #36]	; (beb4 <i2c_m_async_init+0x3c>)
    be8e:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    be90:	4a09      	ldr	r2, [pc, #36]	; (beb8 <i2c_m_async_init+0x40>)
    be92:	2101      	movs	r1, #1
    be94:	4620      	mov	r0, r4
    be96:	4e09      	ldr	r6, [pc, #36]	; (bebc <i2c_m_async_init+0x44>)
    be98:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    be9a:	4a09      	ldr	r2, [pc, #36]	; (bec0 <i2c_m_async_init+0x48>)
    be9c:	2102      	movs	r1, #2
    be9e:	4620      	mov	r0, r4
    bea0:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    bea2:	4a08      	ldr	r2, [pc, #32]	; (bec4 <i2c_m_async_init+0x4c>)
    bea4:	2100      	movs	r1, #0
    bea6:	4620      	mov	r0, r4
    bea8:	47b0      	blx	r6
	return ERR_NONE;
    beaa:	e7eb      	b.n	be84 <i2c_m_async_init+0xc>
    beac:	0000e3dd 	.word	0x0000e3dd
    beb0:	0000be49 	.word	0x0000be49
    beb4:	0000be19 	.word	0x0000be19
    beb8:	0000bde1 	.word	0x0000bde1
    bebc:	0000e51f 	.word	0x0000e51f
    bec0:	0000bdf3 	.word	0x0000bdf3
    bec4:	0000be05 	.word	0x0000be05

0000bec8 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    bec8:	b508      	push	{r3, lr}
	ASSERT(io_descr && buf);
	return io_descr->write(io_descr, buf, length);
    beca:	6803      	ldr	r3, [r0, #0]
    becc:	4798      	blx	r3
}
    bece:	bd08      	pop	{r3, pc}

0000bed0 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    bed0:	b508      	push	{r3, lr}
	ASSERT(io_descr && buf);
	return io_descr->read(io_descr, buf, length);
    bed2:	6843      	ldr	r3, [r0, #4]
    bed4:	4798      	blx	r3
}
    bed6:	bd08      	pop	{r3, pc}

0000bed8 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    bed8:	b508      	push	{r3, lr}
	ASSERT(qspi && hw);

	return _qspi_dma_init(&qspi->dev, hw);
    beda:	4b01      	ldr	r3, [pc, #4]	; (bee0 <qspi_dma_init+0x8>)
    bedc:	4798      	blx	r3
}
    bede:	bd08      	pop	{r3, pc}
    bee0:	0000d9ad 	.word	0x0000d9ad

0000bee4 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    bee4:	b510      	push	{r4, lr}
	ASSERT(io);
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    bee6:	2400      	movs	r4, #0
    bee8:	6184      	str	r4, [r0, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    beea:	6141      	str	r1, [r0, #20]
	spi->xfer.size  = length;
    beec:	61c2      	str	r2, [r0, #28]
	spi->xfercnt    = 0;
    beee:	6204      	str	r4, [r0, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    bef0:	2310      	movs	r3, #16
    bef2:	7203      	strb	r3, [r0, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    bef4:	2101      	movs	r1, #1
    bef6:	3820      	subs	r0, #32
    bef8:	4b01      	ldr	r3, [pc, #4]	; (bf00 <_spi_m_async_io_write+0x1c>)
    befa:	4798      	blx	r3

	return ERR_NONE;
}
    befc:	4620      	mov	r0, r4
    befe:	bd10      	pop	{r4, pc}
    bf00:	0000e91f 	.word	0x0000e91f

0000bf04 <_spi_m_async_io_read>:
{
    bf04:	b538      	push	{r3, r4, r5, lr}
	spi->xfer.rxbuf = buf;
    bf06:	6181      	str	r1, [r0, #24]
	spi->xfer.txbuf = NULL;
    bf08:	2500      	movs	r5, #0
    bf0a:	6145      	str	r5, [r0, #20]
	spi->xfer.size  = length;
    bf0c:	61c2      	str	r2, [r0, #28]
	spi->xfercnt    = 0;
    bf0e:	6205      	str	r5, [r0, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    bf10:	2310      	movs	r3, #16
    bf12:	7203      	strb	r3, [r0, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    bf14:	f1a0 0420 	sub.w	r4, r0, #32
    bf18:	2101      	movs	r1, #1
    bf1a:	4620      	mov	r0, r4
    bf1c:	4b04      	ldr	r3, [pc, #16]	; (bf30 <_spi_m_async_io_read+0x2c>)
    bf1e:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    bf20:	f240 11ff 	movw	r1, #511	; 0x1ff
    bf24:	4620      	mov	r0, r4
    bf26:	4b03      	ldr	r3, [pc, #12]	; (bf34 <_spi_m_async_io_read+0x30>)
    bf28:	4798      	blx	r3
}
    bf2a:	4628      	mov	r0, r5
    bf2c:	bd38      	pop	{r3, r4, r5, pc}
    bf2e:	bf00      	nop
    bf30:	0000e931 	.word	0x0000e931
    bf34:	0000e957 	.word	0x0000e957

0000bf38 <_spi_dev_error>:
{
    bf38:	b570      	push	{r4, r5, r6, lr}
    bf3a:	4604      	mov	r4, r0
    bf3c:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    bf3e:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    bf40:	2100      	movs	r1, #0
    bf42:	4b09      	ldr	r3, [pc, #36]	; (bf68 <_spi_dev_error+0x30>)
    bf44:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    bf46:	2100      	movs	r1, #0
    bf48:	4620      	mov	r0, r4
    bf4a:	4b08      	ldr	r3, [pc, #32]	; (bf6c <_spi_dev_error+0x34>)
    bf4c:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    bf4e:	2100      	movs	r1, #0
    bf50:	4620      	mov	r0, r4
    bf52:	4b07      	ldr	r3, [pc, #28]	; (bf70 <_spi_dev_error+0x38>)
    bf54:	4798      	blx	r3
	spi->stat = 0;
    bf56:	2300      	movs	r3, #0
    bf58:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    bf5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    bf5e:	b113      	cbz	r3, bf66 <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    bf60:	4631      	mov	r1, r6
    bf62:	4628      	mov	r0, r5
    bf64:	4798      	blx	r3
    bf66:	bd70      	pop	{r4, r5, r6, pc}
    bf68:	0000e91f 	.word	0x0000e91f
    bf6c:	0000e931 	.word	0x0000e931
    bf70:	0000e943 	.word	0x0000e943

0000bf74 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    bf74:	6c02      	ldr	r2, [r0, #64]	; 0x40
    bf76:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    bf78:	429a      	cmp	r2, r3
    bf7a:	d200      	bcs.n	bf7e <_spi_dev_complete+0xa>
    bf7c:	4770      	bx	lr
{
    bf7e:	b510      	push	{r4, lr}
    bf80:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    bf82:	2100      	movs	r1, #0
    bf84:	4b04      	ldr	r3, [pc, #16]	; (bf98 <_spi_dev_complete+0x24>)
    bf86:	4798      	blx	r3
		spi->stat = 0;
    bf88:	2300      	movs	r3, #0
    bf8a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    bf8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    bf90:	b10b      	cbz	r3, bf96 <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    bf92:	1f20      	subs	r0, r4, #4
    bf94:	4798      	blx	r3
    bf96:	bd10      	pop	{r4, pc}
    bf98:	0000e943 	.word	0x0000e943

0000bf9c <_spi_dev_tx>:
{
    bf9c:	b510      	push	{r4, lr}
    bf9e:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    bfa0:	7903      	ldrb	r3, [r0, #4]
    bfa2:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    bfa4:	6b42      	ldr	r2, [r0, #52]	; 0x34
    bfa6:	6c03      	ldr	r3, [r0, #64]	; 0x40
    bfa8:	f103 0101 	add.w	r1, r3, #1
    bfac:	6401      	str	r1, [r0, #64]	; 0x40
    bfae:	bf94      	ite	ls
    bfb0:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    bfb2:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    bfb6:	4b08      	ldr	r3, [pc, #32]	; (bfd8 <_spi_dev_tx+0x3c>)
    bfb8:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    bfba:	6c22      	ldr	r2, [r4, #64]	; 0x40
    bfbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    bfbe:	429a      	cmp	r2, r3
    bfc0:	d000      	beq.n	bfc4 <_spi_dev_tx+0x28>
    bfc2:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    bfc4:	2100      	movs	r1, #0
    bfc6:	4620      	mov	r0, r4
    bfc8:	4b04      	ldr	r3, [pc, #16]	; (bfdc <_spi_dev_tx+0x40>)
    bfca:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    bfcc:	2101      	movs	r1, #1
    bfce:	4620      	mov	r0, r4
    bfd0:	4b03      	ldr	r3, [pc, #12]	; (bfe0 <_spi_dev_tx+0x44>)
    bfd2:	4798      	blx	r3
}
    bfd4:	e7f5      	b.n	bfc2 <_spi_dev_tx+0x26>
    bfd6:	bf00      	nop
    bfd8:	0000e957 	.word	0x0000e957
    bfdc:	0000e91f 	.word	0x0000e91f
    bfe0:	0000e943 	.word	0x0000e943

0000bfe4 <_spi_dev_rx>:
{
    bfe4:	b570      	push	{r4, r5, r6, lr}
    bfe6:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    bfe8:	6b85      	ldr	r5, [r0, #56]	; 0x38
    bfea:	b305      	cbz	r5, c02e <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    bfec:	7903      	ldrb	r3, [r0, #4]
    bfee:	2b01      	cmp	r3, #1
    bff0:	d916      	bls.n	c020 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    bff2:	6c06      	ldr	r6, [r0, #64]	; 0x40
    bff4:	1c73      	adds	r3, r6, #1
    bff6:	6403      	str	r3, [r0, #64]	; 0x40
    bff8:	4b18      	ldr	r3, [pc, #96]	; (c05c <_spi_dev_rx+0x78>)
    bffa:	4798      	blx	r3
    bffc:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    c000:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c002:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    c004:	4293      	cmp	r3, r2
    c006:	d21d      	bcs.n	c044 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    c008:	6b62      	ldr	r2, [r4, #52]	; 0x34
    c00a:	b1b2      	cbz	r2, c03a <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    c00c:	7921      	ldrb	r1, [r4, #4]
    c00e:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    c010:	bf94      	ite	ls
    c012:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    c014:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    c018:	4620      	mov	r0, r4
    c01a:	4b11      	ldr	r3, [pc, #68]	; (c060 <_spi_dev_rx+0x7c>)
    c01c:	4798      	blx	r3
    c01e:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    c020:	6c06      	ldr	r6, [r0, #64]	; 0x40
    c022:	1c73      	adds	r3, r6, #1
    c024:	6403      	str	r3, [r0, #64]	; 0x40
    c026:	4b0d      	ldr	r3, [pc, #52]	; (c05c <_spi_dev_rx+0x78>)
    c028:	4798      	blx	r3
    c02a:	55a8      	strb	r0, [r5, r6]
    c02c:	e7e8      	b.n	c000 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    c02e:	4b0b      	ldr	r3, [pc, #44]	; (c05c <_spi_dev_rx+0x78>)
    c030:	4798      	blx	r3
		spi->xfercnt++;
    c032:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c034:	3301      	adds	r3, #1
    c036:	6423      	str	r3, [r4, #64]	; 0x40
    c038:	e7e2      	b.n	c000 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    c03a:	88e1      	ldrh	r1, [r4, #6]
    c03c:	4620      	mov	r0, r4
    c03e:	4b08      	ldr	r3, [pc, #32]	; (c060 <_spi_dev_rx+0x7c>)
    c040:	4798      	blx	r3
    c042:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    c044:	2100      	movs	r1, #0
    c046:	4620      	mov	r0, r4
    c048:	4b06      	ldr	r3, [pc, #24]	; (c064 <_spi_dev_rx+0x80>)
    c04a:	4798      	blx	r3
		spi->stat = 0;
    c04c:	2300      	movs	r3, #0
    c04e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    c052:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    c054:	b10b      	cbz	r3, c05a <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    c056:	1f20      	subs	r0, r4, #4
    c058:	4798      	blx	r3
    c05a:	bd70      	pop	{r4, r5, r6, pc}
    c05c:	0000e95f 	.word	0x0000e95f
    c060:	0000e957 	.word	0x0000e957
    c064:	0000e931 	.word	0x0000e931

0000c068 <spi_m_async_init>:
{
    c068:	b570      	push	{r4, r5, r6, lr}
    c06a:	4605      	mov	r5, r0
	spi->dev.prvt = (void *)hw;
    c06c:	4604      	mov	r4, r0
    c06e:	f844 1f04 	str.w	r1, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    c072:	4620      	mov	r0, r4
    c074:	4b0d      	ldr	r3, [pc, #52]	; (c0ac <spi_m_async_init+0x44>)
    c076:	4798      	blx	r3
	if (rc >= 0) {
    c078:	2800      	cmp	r0, #0
    c07a:	db15      	blt.n	c0a8 <spi_m_async_init+0x40>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    c07c:	4a0c      	ldr	r2, [pc, #48]	; (c0b0 <spi_m_async_init+0x48>)
    c07e:	2100      	movs	r1, #0
    c080:	4620      	mov	r0, r4
    c082:	4e0c      	ldr	r6, [pc, #48]	; (c0b4 <spi_m_async_init+0x4c>)
    c084:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    c086:	4a0c      	ldr	r2, [pc, #48]	; (c0b8 <spi_m_async_init+0x50>)
    c088:	2101      	movs	r1, #1
    c08a:	4620      	mov	r0, r4
    c08c:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    c08e:	4a0b      	ldr	r2, [pc, #44]	; (c0bc <spi_m_async_init+0x54>)
    c090:	2102      	movs	r1, #2
    c092:	4620      	mov	r0, r4
    c094:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    c096:	4a0a      	ldr	r2, [pc, #40]	; (c0c0 <spi_m_async_init+0x58>)
    c098:	2103      	movs	r1, #3
    c09a:	4620      	mov	r0, r4
    c09c:	47b0      	blx	r6
	spi->io.read  = _spi_m_async_io_read;
    c09e:	4b09      	ldr	r3, [pc, #36]	; (c0c4 <spi_m_async_init+0x5c>)
    c0a0:	62ab      	str	r3, [r5, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    c0a2:	4b09      	ldr	r3, [pc, #36]	; (c0c8 <spi_m_async_init+0x60>)
    c0a4:	626b      	str	r3, [r5, #36]	; 0x24
	return ERR_NONE;
    c0a6:	2000      	movs	r0, #0
}
    c0a8:	bd70      	pop	{r4, r5, r6, pc}
    c0aa:	bf00      	nop
    c0ac:	0000e881 	.word	0x0000e881
    c0b0:	0000bf9d 	.word	0x0000bf9d
    c0b4:	0000e967 	.word	0x0000e967
    c0b8:	0000bfe5 	.word	0x0000bfe5
    c0bc:	0000bf75 	.word	0x0000bf75
    c0c0:	0000bf39 	.word	0x0000bf39
    c0c4:	0000bf05 	.word	0x0000bf05
    c0c8:	0000bee5 	.word	0x0000bee5

0000c0cc <spi_m_async_enable>:
{
    c0cc:	b508      	push	{r3, lr}
	_spi_m_async_enable(&spi->dev);
    c0ce:	3004      	adds	r0, #4
    c0d0:	4b01      	ldr	r3, [pc, #4]	; (c0d8 <spi_m_async_enable+0xc>)
    c0d2:	4798      	blx	r3
    c0d4:	bd08      	pop	{r3, pc}
    c0d6:	bf00      	nop
    c0d8:	0000e8e9 	.word	0x0000e8e9

0000c0dc <spi_m_async_set_baudrate>:
{
    c0dc:	b508      	push	{r3, lr}
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    c0de:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
    c0e2:	f013 0f10 	tst.w	r3, #16
    c0e6:	d103      	bne.n	c0f0 <spi_m_async_set_baudrate+0x14>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    c0e8:	3004      	adds	r0, #4
    c0ea:	4b03      	ldr	r3, [pc, #12]	; (c0f8 <spi_m_async_set_baudrate+0x1c>)
    c0ec:	4798      	blx	r3
    c0ee:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    c0f0:	f06f 0003 	mvn.w	r0, #3
}
    c0f4:	bd08      	pop	{r3, pc}
    c0f6:	bf00      	nop
    c0f8:	0000e909 	.word	0x0000e909

0000c0fc <spi_m_async_set_mode>:
{
    c0fc:	b508      	push	{r3, lr}
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    c0fe:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
    c102:	f013 0f10 	tst.w	r3, #16
    c106:	d103      	bne.n	c110 <spi_m_async_set_mode+0x14>
	return _spi_m_async_set_mode(&spi->dev, mode);
    c108:	3004      	adds	r0, #4
    c10a:	4b03      	ldr	r3, [pc, #12]	; (c118 <spi_m_async_set_mode+0x1c>)
    c10c:	4798      	blx	r3
    c10e:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    c110:	f06f 0003 	mvn.w	r0, #3
}
    c114:	bd08      	pop	{r3, pc}
    c116:	bf00      	nop
    c118:	0000e8f9 	.word	0x0000e8f9

0000c11c <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    c11c:	b570      	push	{r4, r5, r6, lr}
    c11e:	4604      	mov	r4, r0
    c120:	460d      	mov	r5, r1
	ASSERT(spi);

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    c122:	63c2      	str	r2, [r0, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    c124:	6381      	str	r1, [r0, #56]	; 0x38
	spi->xfer.size  = length;
    c126:	6403      	str	r3, [r0, #64]	; 0x40
	spi->xfercnt    = 0;
    c128:	2300      	movs	r3, #0
    c12a:	6443      	str	r3, [r0, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    c12c:	2310      	movs	r3, #16
    c12e:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    c132:	1d06      	adds	r6, r0, #4
    c134:	2101      	movs	r1, #1
    c136:	4630      	mov	r0, r6
    c138:	4b09      	ldr	r3, [pc, #36]	; (c160 <spi_m_async_transfer+0x44>)
    c13a:	4798      	blx	r3
	if (txbuf) {
    c13c:	b15d      	cbz	r5, c156 <spi_m_async_transfer+0x3a>
		if (!(spi->dev.char_size > 1)) {
    c13e:	7a23      	ldrb	r3, [r4, #8]
    c140:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    c142:	6c63      	ldr	r3, [r4, #68]	; 0x44
    c144:	bf94      	ite	ls
    c146:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    c148:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    c14c:	4630      	mov	r0, r6
    c14e:	4b05      	ldr	r3, [pc, #20]	; (c164 <spi_m_async_transfer+0x48>)
    c150:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    c152:	2000      	movs	r0, #0
    c154:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    c156:	8961      	ldrh	r1, [r4, #10]
    c158:	4630      	mov	r0, r6
    c15a:	4b02      	ldr	r3, [pc, #8]	; (c164 <spi_m_async_transfer+0x48>)
    c15c:	4798      	blx	r3
    c15e:	e7f8      	b.n	c152 <spi_m_async_transfer+0x36>
    c160:	0000e931 	.word	0x0000e931
    c164:	0000e957 	.word	0x0000e957

0000c168 <spi_m_async_register_callback>:
void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));

	if (SPI_M_ASYNC_CB_XFER == type) {
    c168:	b909      	cbnz	r1, c16e <spi_m_async_register_callback+0x6>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    c16a:	6302      	str	r2, [r0, #48]	; 0x30
    c16c:	4770      	bx	lr
{
    c16e:	b508      	push	{r3, lr}
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    c170:	6342      	str	r2, [r0, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    c172:	3200      	adds	r2, #0
    c174:	bf18      	it	ne
    c176:	2201      	movne	r2, #1
    c178:	2103      	movs	r1, #3
    c17a:	3004      	adds	r0, #4
    c17c:	4b01      	ldr	r3, [pc, #4]	; (c184 <spi_m_async_register_callback+0x1c>)
    c17e:	4798      	blx	r3
    c180:	bd08      	pop	{r3, pc}
    c182:	bf00      	nop
    c184:	0000e971 	.word	0x0000e971

0000c188 <spi_m_async_get_io_descriptor>:
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
	ASSERT(spi && io);
	*io = &spi->io;
    c188:	3024      	adds	r0, #36	; 0x24
    c18a:	6008      	str	r0, [r1, #0]
	return 0;
}
    c18c:	2000      	movs	r0, #0
    c18e:	4770      	bx	lr

0000c190 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    c190:	b510      	push	{r4, lr}
	ASSERT(io);

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    c192:	4613      	mov	r3, r2
    c194:	2200      	movs	r2, #0
    c196:	381c      	subs	r0, #28
    c198:	4c01      	ldr	r4, [pc, #4]	; (c1a0 <_spi_m_dma_io_write+0x10>)
    c19a:	47a0      	blx	r4
}
    c19c:	bd10      	pop	{r4, pc}
    c19e:	bf00      	nop
    c1a0:	0000eb3d 	.word	0x0000eb3d

0000c1a4 <_spi_m_dma_io_read>:
{
    c1a4:	b510      	push	{r4, lr}
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    c1a6:	4613      	mov	r3, r2
    c1a8:	460a      	mov	r2, r1
    c1aa:	2100      	movs	r1, #0
    c1ac:	381c      	subs	r0, #28
    c1ae:	4c01      	ldr	r4, [pc, #4]	; (c1b4 <_spi_m_dma_io_read+0x10>)
    c1b0:	47a0      	blx	r4
}
    c1b2:	bd10      	pop	{r4, pc}
    c1b4:	0000eb3d 	.word	0x0000eb3d

0000c1b8 <spi_m_dma_init>:
{
    c1b8:	b510      	push	{r4, lr}
    c1ba:	4604      	mov	r4, r0
	spi->dev.prvt = (void *)hw;
    c1bc:	f840 1f04 	str.w	r1, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    c1c0:	4b04      	ldr	r3, [pc, #16]	; (c1d4 <spi_m_dma_init+0x1c>)
    c1c2:	4798      	blx	r3
	if (rc) {
    c1c4:	4603      	mov	r3, r0
    c1c6:	b918      	cbnz	r0, c1d0 <spi_m_dma_init+0x18>
	spi->io.read  = _spi_m_dma_io_read;
    c1c8:	4a03      	ldr	r2, [pc, #12]	; (c1d8 <spi_m_dma_init+0x20>)
    c1ca:	6262      	str	r2, [r4, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    c1cc:	4a03      	ldr	r2, [pc, #12]	; (c1dc <spi_m_dma_init+0x24>)
    c1ce:	6222      	str	r2, [r4, #32]
}
    c1d0:	4618      	mov	r0, r3
    c1d2:	bd10      	pop	{r4, pc}
    c1d4:	0000e989 	.word	0x0000e989
    c1d8:	0000c1a5 	.word	0x0000c1a5
    c1dc:	0000c191 	.word	0x0000c191

0000c1e0 <spi_m_dma_enable>:
{
    c1e0:	b508      	push	{r3, lr}
	_spi_m_dma_enable(&spi->dev);
    c1e2:	3004      	adds	r0, #4
    c1e4:	4b01      	ldr	r3, [pc, #4]	; (c1ec <spi_m_dma_enable+0xc>)
    c1e6:	4798      	blx	r3
    c1e8:	bd08      	pop	{r3, pc}
    c1ea:	bf00      	nop
    c1ec:	0000eabd 	.word	0x0000eabd

0000c1f0 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    c1f0:	b508      	push	{r3, lr}
	ASSERT(spi);
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    c1f2:	3004      	adds	r0, #4
    c1f4:	4b01      	ldr	r3, [pc, #4]	; (c1fc <spi_m_dma_register_callback+0xc>)
    c1f6:	4798      	blx	r3
    c1f8:	bd08      	pop	{r3, pc}
    c1fa:	bf00      	nop
    c1fc:	0000eacd 	.word	0x0000eacd

0000c200 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
	ASSERT(spi && io);
	*io = &spi->io;
    c200:	3020      	adds	r0, #32
    c202:	6008      	str	r0, [r1, #0]

	return 0;
}
    c204:	2000      	movs	r0, #0
    c206:	4770      	bx	lr

0000c208 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    c208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c20a:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    c20c:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    c20e:	b12f      	cbz	r7, c21c <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    c210:	688d      	ldr	r5, [r1, #8]
    c212:	463c      	mov	r4, r7
    c214:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    c216:	f1c2 0e01 	rsb	lr, r2, #1
    c21a:	e00b      	b.n	c234 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    c21c:	4b0e      	ldr	r3, [pc, #56]	; (c258 <timer_add_timer_task+0x50>)
    c21e:	4798      	blx	r3
		return;
    c220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    c222:	4473      	add	r3, lr
    c224:	68a0      	ldr	r0, [r4, #8]
    c226:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    c228:	42ab      	cmp	r3, r5
    c22a:	d20a      	bcs.n	c242 <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    c22c:	6823      	ldr	r3, [r4, #0]
    c22e:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    c230:	b153      	cbz	r3, c248 <timer_add_timer_task+0x40>
    c232:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    c234:	6863      	ldr	r3, [r4, #4]
    c236:	4293      	cmp	r3, r2
    c238:	d8f3      	bhi.n	c222 <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    c23a:	68a0      	ldr	r0, [r4, #8]
    c23c:	4403      	add	r3, r0
    c23e:	1a9b      	subs	r3, r3, r2
    c240:	e7f2      	b.n	c228 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    c242:	42a7      	cmp	r7, r4
    c244:	d004      	beq.n	c250 <timer_add_timer_task+0x48>
    c246:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    c248:	4620      	mov	r0, r4
    c24a:	4b04      	ldr	r3, [pc, #16]	; (c25c <timer_add_timer_task+0x54>)
    c24c:	4798      	blx	r3
    c24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    c250:	4660      	mov	r0, ip
    c252:	4b01      	ldr	r3, [pc, #4]	; (c258 <timer_add_timer_task+0x50>)
    c254:	4798      	blx	r3
    c256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c258:	0000ccb1 	.word	0x0000ccb1
    c25c:	0000ccb9 	.word	0x0000ccb9

0000c260 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    c260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    c264:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    c266:	6907      	ldr	r7, [r0, #16]
    c268:	3701      	adds	r7, #1
    c26a:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    c26c:	7e03      	ldrb	r3, [r0, #24]
    c26e:	f013 0f01 	tst.w	r3, #1
    c272:	d113      	bne.n	c29c <timer_process_counted+0x3c>
    c274:	7e03      	ldrb	r3, [r0, #24]
    c276:	f013 0f02 	tst.w	r3, #2
    c27a:	d10f      	bne.n	c29c <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    c27c:	b354      	cbz	r4, c2d4 <timer_process_counted+0x74>
    c27e:	6863      	ldr	r3, [r4, #4]
    c280:	1afb      	subs	r3, r7, r3
    c282:	68a2      	ldr	r2, [r4, #8]
    c284:	4293      	cmp	r3, r2
    c286:	d307      	bcc.n	c298 <timer_process_counted+0x38>
    c288:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    c28a:	f100 0814 	add.w	r8, r0, #20
    c28e:	f8df 9048 	ldr.w	r9, [pc, #72]	; c2d8 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    c292:	f8df a048 	ldr.w	sl, [pc, #72]	; c2dc <timer_process_counted+0x7c>
    c296:	e012      	b.n	c2be <timer_process_counted+0x5e>
    c298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    c29c:	7e03      	ldrb	r3, [r0, #24]
    c29e:	f043 0302 	orr.w	r3, r3, #2
    c2a2:	7603      	strb	r3, [r0, #24]
		return;
    c2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c2a8:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    c2aa:	68e3      	ldr	r3, [r4, #12]
    c2ac:	4620      	mov	r0, r4
    c2ae:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    c2b0:	b185      	cbz	r5, c2d4 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    c2b2:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    c2b4:	686b      	ldr	r3, [r5, #4]
    c2b6:	1afb      	subs	r3, r7, r3
    c2b8:	68aa      	ldr	r2, [r5, #8]
    c2ba:	4293      	cmp	r3, r2
    c2bc:	d30a      	bcc.n	c2d4 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    c2be:	4640      	mov	r0, r8
    c2c0:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    c2c2:	7c23      	ldrb	r3, [r4, #16]
    c2c4:	2b01      	cmp	r3, #1
    c2c6:	d1ef      	bne.n	c2a8 <timer_process_counted+0x48>
			tmp->time_label = time;
    c2c8:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    c2ca:	463a      	mov	r2, r7
    c2cc:	4621      	mov	r1, r4
    c2ce:	4640      	mov	r0, r8
    c2d0:	47d0      	blx	sl
    c2d2:	e7e9      	b.n	c2a8 <timer_process_counted+0x48>
    c2d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c2d8:	0000ccdb 	.word	0x0000ccdb
    c2dc:	0000c209 	.word	0x0000c209

0000c2e0 <timer_init>:
{
    c2e0:	b510      	push	{r4, lr}
    c2e2:	4604      	mov	r4, r0
	descr->func = func;
    c2e4:	f840 2b04 	str.w	r2, [r0], #4
	descr->func->init(&descr->device, hw);
    c2e8:	6813      	ldr	r3, [r2, #0]
    c2ea:	4798      	blx	r3
	descr->time                           = 0;
    c2ec:	2000      	movs	r0, #0
    c2ee:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    c2f0:	4b01      	ldr	r3, [pc, #4]	; (c2f8 <timer_init+0x18>)
    c2f2:	6063      	str	r3, [r4, #4]
}
    c2f4:	bd10      	pop	{r4, pc}
    c2f6:	bf00      	nop
    c2f8:	0000c261 	.word	0x0000c261

0000c2fc <timer_start>:
{
    c2fc:	b538      	push	{r3, r4, r5, lr}
    c2fe:	4604      	mov	r4, r0
	if (descr->func->is_timer_started(&descr->device)) {
    c300:	1d05      	adds	r5, r0, #4
    c302:	6803      	ldr	r3, [r0, #0]
    c304:	699b      	ldr	r3, [r3, #24]
    c306:	4628      	mov	r0, r5
    c308:	4798      	blx	r3
    c30a:	b928      	cbnz	r0, c318 <timer_start+0x1c>
	descr->func->start_timer(&descr->device);
    c30c:	6823      	ldr	r3, [r4, #0]
    c30e:	689b      	ldr	r3, [r3, #8]
    c310:	4628      	mov	r0, r5
    c312:	4798      	blx	r3
	return ERR_NONE;
    c314:	2000      	movs	r0, #0
    c316:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    c318:	f06f 0010 	mvn.w	r0, #16
}
    c31c:	bd38      	pop	{r3, r4, r5, pc}
	...

0000c320 <timer_add_task>:
{
    c320:	b570      	push	{r4, r5, r6, lr}
    c322:	b082      	sub	sp, #8
    c324:	4604      	mov	r4, r0
    c326:	460e      	mov	r6, r1
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    c328:	7f03      	ldrb	r3, [r0, #28]
    c32a:	f043 0301 	orr.w	r3, r3, #1
    c32e:	7703      	strb	r3, [r0, #28]
	if (is_list_element(&descr->tasks, task)) {
    c330:	f100 0518 	add.w	r5, r0, #24
    c334:	4628      	mov	r0, r5
    c336:	4b16      	ldr	r3, [pc, #88]	; (c390 <timer_add_task+0x70>)
    c338:	4798      	blx	r3
    c33a:	b988      	cbnz	r0, c360 <timer_add_task+0x40>
	task->time_label = descr->time;
    c33c:	6963      	ldr	r3, [r4, #20]
    c33e:	6073      	str	r3, [r6, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    c340:	6962      	ldr	r2, [r4, #20]
    c342:	4631      	mov	r1, r6
    c344:	4628      	mov	r0, r5
    c346:	4b13      	ldr	r3, [pc, #76]	; (c394 <timer_add_task+0x74>)
    c348:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    c34a:	7f23      	ldrb	r3, [r4, #28]
    c34c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    c350:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    c352:	7f23      	ldrb	r3, [r4, #28]
    c354:	f013 0f02 	tst.w	r3, #2
    c358:	d109      	bne.n	c36e <timer_add_task+0x4e>
	return ERR_NONE;
    c35a:	2000      	movs	r0, #0
}
    c35c:	b002      	add	sp, #8
    c35e:	bd70      	pop	{r4, r5, r6, pc}
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    c360:	7f23      	ldrb	r3, [r4, #28]
    c362:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    c366:	7723      	strb	r3, [r4, #28]
		return ERR_ALREADY_INITIALIZED;
    c368:	f06f 0011 	mvn.w	r0, #17
    c36c:	e7f6      	b.n	c35c <timer_add_task+0x3c>
		CRITICAL_SECTION_ENTER()
    c36e:	a801      	add	r0, sp, #4
    c370:	4b09      	ldr	r3, [pc, #36]	; (c398 <timer_add_task+0x78>)
    c372:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    c374:	7f23      	ldrb	r3, [r4, #28]
    c376:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    c37a:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    c37c:	6823      	ldr	r3, [r4, #0]
    c37e:	69db      	ldr	r3, [r3, #28]
    c380:	1d20      	adds	r0, r4, #4
    c382:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    c384:	a801      	add	r0, sp, #4
    c386:	4b05      	ldr	r3, [pc, #20]	; (c39c <timer_add_task+0x7c>)
    c388:	4798      	blx	r3
	return ERR_NONE;
    c38a:	2000      	movs	r0, #0
    c38c:	e7e6      	b.n	c35c <timer_add_task+0x3c>
    c38e:	bf00      	nop
    c390:	0000cc91 	.word	0x0000cc91
    c394:	0000c209 	.word	0x0000c209
    c398:	0000bbfd 	.word	0x0000bbfd
    c39c:	0000bc0b 	.word	0x0000bc0b

0000c3a0 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    c3a0:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    c3a2:	2300      	movs	r3, #0
    c3a4:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    c3a6:	69c3      	ldr	r3, [r0, #28]
    c3a8:	b11b      	cbz	r3, c3b2 <usart_transmission_complete+0x12>
    c3aa:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    c3ae:	4610      	mov	r0, r2
    c3b0:	4798      	blx	r3
    c3b2:	bd08      	pop	{r3, pc}

0000c3b4 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    c3b4:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    c3b6:	2300      	movs	r3, #0
    c3b8:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    c3ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
    c3bc:	b11b      	cbz	r3, c3c6 <usart_error+0x12>
    c3be:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    c3c2:	4610      	mov	r0, r2
    c3c4:	4798      	blx	r3
    c3c6:	bd08      	pop	{r3, pc}

0000c3c8 <usart_fill_rx_buffer>:
{
    c3c8:	b538      	push	{r3, r4, r5, lr}
    c3ca:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    c3cc:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    c3d0:	302c      	adds	r0, #44	; 0x2c
    c3d2:	4b03      	ldr	r3, [pc, #12]	; (c3e0 <usart_fill_rx_buffer+0x18>)
    c3d4:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    c3d6:	6a23      	ldr	r3, [r4, #32]
    c3d8:	b10b      	cbz	r3, c3de <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    c3da:	4628      	mov	r0, r5
    c3dc:	4798      	blx	r3
    c3de:	bd38      	pop	{r3, r4, r5, pc}
    c3e0:	0000cd23 	.word	0x0000cd23

0000c3e4 <usart_async_write>:
{
    c3e4:	b510      	push	{r4, lr}
	if (descr->tx_por != descr->tx_buffer_length) {
    c3e6:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
    c3ea:	f8b0 304c 	ldrh.w	r3, [r0, #76]	; 0x4c
    c3ee:	429c      	cmp	r4, r3
    c3f0:	d10d      	bne.n	c40e <usart_async_write+0x2a>
    c3f2:	4614      	mov	r4, r2
	descr->tx_buffer        = (uint8_t *)buf;
    c3f4:	6481      	str	r1, [r0, #72]	; 0x48
	descr->tx_buffer_length = length;
    c3f6:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
	descr->tx_por           = 0;
    c3fa:	2300      	movs	r3, #0
    c3fc:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    c400:	2301      	movs	r3, #1
    c402:	6303      	str	r3, [r0, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    c404:	3008      	adds	r0, #8
    c406:	4b03      	ldr	r3, [pc, #12]	; (c414 <usart_async_write+0x30>)
    c408:	4798      	blx	r3
	return (int32_t)length;
    c40a:	4620      	mov	r0, r4
    c40c:	bd10      	pop	{r4, pc}
		return ERR_NO_RESOURCE;
    c40e:	f06f 001b 	mvn.w	r0, #27
}
    c412:	bd10      	pop	{r4, pc}
    c414:	0000e37f 	.word	0x0000e37f

0000c418 <usart_process_byte_sent>:
{
    c418:	b510      	push	{r4, lr}
    c41a:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    c41c:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    c41e:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    c422:	429a      	cmp	r2, r3
    c424:	d009      	beq.n	c43a <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    c426:	6c02      	ldr	r2, [r0, #64]	; 0x40
    c428:	1c59      	adds	r1, r3, #1
    c42a:	8781      	strh	r1, [r0, #60]	; 0x3c
    c42c:	5cd1      	ldrb	r1, [r2, r3]
    c42e:	4b04      	ldr	r3, [pc, #16]	; (c440 <usart_process_byte_sent+0x28>)
    c430:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    c432:	4620      	mov	r0, r4
    c434:	4b03      	ldr	r3, [pc, #12]	; (c444 <usart_process_byte_sent+0x2c>)
    c436:	4798      	blx	r3
    c438:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    c43a:	4b03      	ldr	r3, [pc, #12]	; (c448 <usart_process_byte_sent+0x30>)
    c43c:	4798      	blx	r3
    c43e:	bd10      	pop	{r4, pc}
    c440:	0000e353 	.word	0x0000e353
    c444:	0000e37f 	.word	0x0000e37f
    c448:	0000e387 	.word	0x0000e387

0000c44c <usart_async_read>:
{
    c44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c450:	b082      	sub	sp, #8
    c452:	4682      	mov	sl, r0
    c454:	4688      	mov	r8, r1
    c456:	4615      	mov	r5, r2
	CRITICAL_SECTION_ENTER()
    c458:	a801      	add	r0, sp, #4
    c45a:	4b13      	ldr	r3, [pc, #76]	; (c4a8 <usart_async_read+0x5c>)
    c45c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    c45e:	f10a 0a34 	add.w	sl, sl, #52	; 0x34
    c462:	4650      	mov	r0, sl
    c464:	4b11      	ldr	r3, [pc, #68]	; (c4ac <usart_async_read+0x60>)
    c466:	4798      	blx	r3
    c468:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    c46a:	a801      	add	r0, sp, #4
    c46c:	4b10      	ldr	r3, [pc, #64]	; (c4b0 <usart_async_read+0x64>)
    c46e:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    c470:	b1a7      	cbz	r7, c49c <usart_async_read+0x50>
    c472:	b1b5      	cbz	r5, c4a2 <usart_async_read+0x56>
    c474:	3d01      	subs	r5, #1
    c476:	b2ad      	uxth	r5, r5
    c478:	3502      	adds	r5, #2
    c47a:	2401      	movs	r4, #1
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    c47c:	4e0d      	ldr	r6, [pc, #52]	; (c4b4 <usart_async_read+0x68>)
    c47e:	fa1f f984 	uxth.w	r9, r4
    c482:	1e61      	subs	r1, r4, #1
    c484:	4441      	add	r1, r8
    c486:	4650      	mov	r0, sl
    c488:	47b0      	blx	r6
	while ((was_read < num) && (was_read < length)) {
    c48a:	42bc      	cmp	r4, r7
    c48c:	d002      	beq.n	c494 <usart_async_read+0x48>
    c48e:	3401      	adds	r4, #1
    c490:	42ac      	cmp	r4, r5
    c492:	d1f4      	bne.n	c47e <usart_async_read+0x32>
}
    c494:	4648      	mov	r0, r9
    c496:	b002      	add	sp, #8
    c498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint16_t                       was_read = 0;
    c49c:	f04f 0900 	mov.w	r9, #0
    c4a0:	e7f8      	b.n	c494 <usart_async_read+0x48>
    c4a2:	f04f 0900 	mov.w	r9, #0
    c4a6:	e7f5      	b.n	c494 <usart_async_read+0x48>
    c4a8:	0000bbfd 	.word	0x0000bbfd
    c4ac:	0000cd45 	.word	0x0000cd45
    c4b0:	0000bc0b 	.word	0x0000bc0b
    c4b4:	0000cd01 	.word	0x0000cd01

0000c4b8 <usart_async_init>:
{
    c4b8:	b538      	push	{r3, r4, r5, lr}
    c4ba:	4604      	mov	r4, r0
    c4bc:	460d      	mov	r5, r1
    c4be:	4611      	mov	r1, r2
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    c4c0:	461a      	mov	r2, r3
    c4c2:	3034      	adds	r0, #52	; 0x34
    c4c4:	4b0d      	ldr	r3, [pc, #52]	; (c4fc <usart_async_init+0x44>)
    c4c6:	4798      	blx	r3
    c4c8:	b9a0      	cbnz	r0, c4f4 <usart_async_init+0x3c>
	init_status = _usart_async_init(&descr->device, hw);
    c4ca:	4629      	mov	r1, r5
    c4cc:	f104 0008 	add.w	r0, r4, #8
    c4d0:	4b0b      	ldr	r3, [pc, #44]	; (c500 <usart_async_init+0x48>)
    c4d2:	4798      	blx	r3
	if (init_status) {
    c4d4:	4603      	mov	r3, r0
    c4d6:	b958      	cbnz	r0, c4f0 <usart_async_init+0x38>
	descr->io.read  = usart_async_read;
    c4d8:	4a0a      	ldr	r2, [pc, #40]	; (c504 <usart_async_init+0x4c>)
    c4da:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    c4dc:	4a0a      	ldr	r2, [pc, #40]	; (c508 <usart_async_init+0x50>)
    c4de:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    c4e0:	4a0a      	ldr	r2, [pc, #40]	; (c50c <usart_async_init+0x54>)
    c4e2:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    c4e4:	4a0a      	ldr	r2, [pc, #40]	; (c510 <usart_async_init+0x58>)
    c4e6:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    c4e8:	4a0a      	ldr	r2, [pc, #40]	; (c514 <usart_async_init+0x5c>)
    c4ea:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    c4ec:	4a0a      	ldr	r2, [pc, #40]	; (c518 <usart_async_init+0x60>)
    c4ee:	6162      	str	r2, [r4, #20]
}
    c4f0:	4618      	mov	r0, r3
    c4f2:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_INVALID_ARG;
    c4f4:	f06f 030c 	mvn.w	r3, #12
    c4f8:	e7fa      	b.n	c4f0 <usart_async_init+0x38>
    c4fa:	bf00      	nop
    c4fc:	0000cce7 	.word	0x0000cce7
    c500:	0000e299 	.word	0x0000e299
    c504:	0000c44d 	.word	0x0000c44d
    c508:	0000c3e5 	.word	0x0000c3e5
    c50c:	0000c419 	.word	0x0000c419
    c510:	0000c3c9 	.word	0x0000c3c9
    c514:	0000c3a1 	.word	0x0000c3a1
    c518:	0000c3b5 	.word	0x0000c3b5

0000c51c <usart_async_enable>:
{
    c51c:	b508      	push	{r3, lr}
	_usart_async_enable(&descr->device);
    c51e:	3008      	adds	r0, #8
    c520:	4b01      	ldr	r3, [pc, #4]	; (c528 <usart_async_enable+0xc>)
    c522:	4798      	blx	r3
}
    c524:	2000      	movs	r0, #0
    c526:	bd08      	pop	{r3, pc}
    c528:	0000e315 	.word	0x0000e315

0000c52c <usart_async_disable>:
{
    c52c:	b508      	push	{r3, lr}
	_usart_async_disable(&descr->device);
    c52e:	3008      	adds	r0, #8
    c530:	4b01      	ldr	r3, [pc, #4]	; (c538 <usart_async_disable+0xc>)
    c532:	4798      	blx	r3
}
    c534:	2000      	movs	r0, #0
    c536:	bd08      	pop	{r3, pc}
    c538:	0000e329 	.word	0x0000e329

0000c53c <usart_async_get_io_descriptor>:
	*io = &descr->io;
    c53c:	6008      	str	r0, [r1, #0]
}
    c53e:	2000      	movs	r0, #0
    c540:	4770      	bx	lr
	...

0000c544 <usart_async_register_callback>:
{
    c544:	b508      	push	{r3, lr}
	switch (type) {
    c546:	2901      	cmp	r1, #1
    c548:	d00f      	beq.n	c56a <usart_async_register_callback+0x26>
    c54a:	b121      	cbz	r1, c556 <usart_async_register_callback+0x12>
    c54c:	2902      	cmp	r1, #2
    c54e:	d016      	beq.n	c57e <usart_async_register_callback+0x3a>
		return ERR_INVALID_ARG;
    c550:	f06f 000c 	mvn.w	r0, #12
}
    c554:	bd08      	pop	{r3, pc}
		descr->usart_cb.rx_done = cb;
    c556:	6282      	str	r2, [r0, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    c558:	3200      	adds	r2, #0
    c55a:	bf18      	it	ne
    c55c:	2201      	movne	r2, #1
    c55e:	2101      	movs	r1, #1
    c560:	3008      	adds	r0, #8
    c562:	4b0c      	ldr	r3, [pc, #48]	; (c594 <usart_async_register_callback+0x50>)
    c564:	4798      	blx	r3
	return ERR_NONE;
    c566:	2000      	movs	r0, #0
		break;
    c568:	bd08      	pop	{r3, pc}
		descr->usart_cb.tx_done = cb;
    c56a:	6242      	str	r2, [r0, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    c56c:	3200      	adds	r2, #0
    c56e:	bf18      	it	ne
    c570:	2201      	movne	r2, #1
    c572:	2102      	movs	r1, #2
    c574:	3008      	adds	r0, #8
    c576:	4b07      	ldr	r3, [pc, #28]	; (c594 <usart_async_register_callback+0x50>)
    c578:	4798      	blx	r3
	return ERR_NONE;
    c57a:	2000      	movs	r0, #0
		break;
    c57c:	bd08      	pop	{r3, pc}
		descr->usart_cb.error = cb;
    c57e:	62c2      	str	r2, [r0, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    c580:	3200      	adds	r2, #0
    c582:	bf18      	it	ne
    c584:	2201      	movne	r2, #1
    c586:	2103      	movs	r1, #3
    c588:	3008      	adds	r0, #8
    c58a:	4b02      	ldr	r3, [pc, #8]	; (c594 <usart_async_register_callback+0x50>)
    c58c:	4798      	blx	r3
	return ERR_NONE;
    c58e:	2000      	movs	r0, #0
		break;
    c590:	bd08      	pop	{r3, pc}
    c592:	bf00      	nop
    c594:	0000e38f 	.word	0x0000e38f

0000c598 <usart_async_set_parity>:
{
    c598:	b508      	push	{r3, lr}
	_usart_async_set_parity(&descr->device, parity);
    c59a:	3008      	adds	r0, #8
    c59c:	4b01      	ldr	r3, [pc, #4]	; (c5a4 <usart_async_set_parity+0xc>)
    c59e:	4798      	blx	r3
}
    c5a0:	2000      	movs	r0, #0
    c5a2:	bd08      	pop	{r3, pc}
    c5a4:	0000e33d 	.word	0x0000e33d

0000c5a8 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    c5a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c5ac:	460f      	mov	r7, r1
    c5ae:	4691      	mov	r9, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
	while (!_usart_sync_is_ready_to_send(&descr->device))
    c5b0:	f100 0408 	add.w	r4, r0, #8
    c5b4:	4d0e      	ldr	r5, [pc, #56]	; (c5f0 <usart_sync_write+0x48>)
    c5b6:	4620      	mov	r0, r4
    c5b8:	47a8      	blx	r5
    c5ba:	2800      	cmp	r0, #0
    c5bc:	d0fb      	beq.n	c5b6 <usart_sync_write+0xe>
    c5be:	3f01      	subs	r7, #1
    c5c0:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    c5c2:	f8df 8034 	ldr.w	r8, [pc, #52]	; c5f8 <usart_sync_write+0x50>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    c5c6:	4d0a      	ldr	r5, [pc, #40]	; (c5f0 <usart_sync_write+0x48>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    c5c8:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    c5cc:	4620      	mov	r0, r4
    c5ce:	47c0      	blx	r8
		while (!_usart_sync_is_ready_to_send(&descr->device))
    c5d0:	4620      	mov	r0, r4
    c5d2:	47a8      	blx	r5
    c5d4:	2800      	cmp	r0, #0
    c5d6:	d0fb      	beq.n	c5d0 <usart_sync_write+0x28>
			;
	} while (++offset < length);
    c5d8:	3601      	adds	r6, #1
    c5da:	454e      	cmp	r6, r9
    c5dc:	d3f4      	bcc.n	c5c8 <usart_sync_write+0x20>
	while (!_usart_sync_is_transmit_done(&descr->device))
    c5de:	4d05      	ldr	r5, [pc, #20]	; (c5f4 <usart_sync_write+0x4c>)
    c5e0:	4620      	mov	r0, r4
    c5e2:	47a8      	blx	r5
    c5e4:	2800      	cmp	r0, #0
    c5e6:	d0fb      	beq.n	c5e0 <usart_sync_write+0x38>
		;
	return (int32_t)offset;
}
    c5e8:	4630      	mov	r0, r6
    c5ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c5ee:	bf00      	nop
    c5f0:	0000e361 	.word	0x0000e361
    c5f4:	0000e36b 	.word	0x0000e36b
    c5f8:	0000e34d 	.word	0x0000e34d

0000c5fc <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    c5fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c600:	4691      	mov	r9, r2
    c602:	1e4f      	subs	r7, r1, #1
	uint32_t                      offset = 0;
    c604:	2600      	movs	r6, #0
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    c606:	f100 0408 	add.w	r4, r0, #8
    c60a:	4d08      	ldr	r5, [pc, #32]	; (c62c <usart_sync_read+0x30>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    c60c:	f8df 8020 	ldr.w	r8, [pc, #32]	; c630 <usart_sync_read+0x34>
		while (!_usart_sync_is_byte_received(&descr->device))
    c610:	4620      	mov	r0, r4
    c612:	47a8      	blx	r5
    c614:	2800      	cmp	r0, #0
    c616:	d0fb      	beq.n	c610 <usart_sync_read+0x14>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    c618:	4620      	mov	r0, r4
    c61a:	47c0      	blx	r8
    c61c:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    c620:	3601      	adds	r6, #1
    c622:	454e      	cmp	r6, r9
    c624:	d3f4      	bcc.n	c610 <usart_sync_read+0x14>

	return (int32_t)offset;
}
    c626:	4630      	mov	r0, r6
    c628:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c62c:	0000e375 	.word	0x0000e375
    c630:	0000e359 	.word	0x0000e359

0000c634 <usart_sync_init>:
{
    c634:	b510      	push	{r4, lr}
    c636:	4604      	mov	r4, r0
	init_status = _usart_sync_init(&descr->device, hw);
    c638:	3008      	adds	r0, #8
    c63a:	4b05      	ldr	r3, [pc, #20]	; (c650 <usart_sync_init+0x1c>)
    c63c:	4798      	blx	r3
	if (init_status) {
    c63e:	4603      	mov	r3, r0
    c640:	b918      	cbnz	r0, c64a <usart_sync_init+0x16>
	descr->io.read  = usart_sync_read;
    c642:	4a04      	ldr	r2, [pc, #16]	; (c654 <usart_sync_init+0x20>)
    c644:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    c646:	4a04      	ldr	r2, [pc, #16]	; (c658 <usart_sync_init+0x24>)
    c648:	6022      	str	r2, [r4, #0]
}
    c64a:	4618      	mov	r0, r3
    c64c:	bd10      	pop	{r4, pc}
    c64e:	bf00      	nop
    c650:	0000e289 	.word	0x0000e289
    c654:	0000c5fd 	.word	0x0000c5fd
    c658:	0000c5a9 	.word	0x0000c5a9

0000c65c <usart_sync_enable>:
{
    c65c:	b508      	push	{r3, lr}
	_usart_sync_enable(&descr->device);
    c65e:	3008      	adds	r0, #8
    c660:	4b01      	ldr	r3, [pc, #4]	; (c668 <usart_sync_enable+0xc>)
    c662:	4798      	blx	r3
}
    c664:	2000      	movs	r0, #0
    c666:	bd08      	pop	{r3, pc}
    c668:	0000e301 	.word	0x0000e301

0000c66c <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    c66c:	4b0f      	ldr	r3, [pc, #60]	; (c6ac <_usb_d_find_ep+0x40>)
    c66e:	7859      	ldrb	r1, [r3, #1]
    c670:	4288      	cmp	r0, r1
    c672:	d018      	beq.n	c6a6 <_usb_d_find_ep+0x3a>
{
    c674:	b430      	push	{r4, r5}
    c676:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    c678:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    c67a:	f000 050f 	and.w	r5, r0, #15
    c67e:	e007      	b.n	c690 <_usb_d_find_ep+0x24>
    c680:	3301      	adds	r3, #1
    c682:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    c684:	2b0d      	cmp	r3, #13
    c686:	d009      	beq.n	c69c <_usb_d_find_ep+0x30>
    c688:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    c68a:	7851      	ldrb	r1, [r2, #1]
    c68c:	4281      	cmp	r1, r0
    c68e:	d007      	beq.n	c6a0 <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    c690:	7814      	ldrb	r4, [r2, #0]
    c692:	2c00      	cmp	r4, #0
    c694:	d1f4      	bne.n	c680 <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    c696:	428d      	cmp	r5, r1
    c698:	d1f2      	bne.n	c680 <_usb_d_find_ep+0x14>
    c69a:	e001      	b.n	c6a0 <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    c69c:	f04f 33ff 	mov.w	r3, #4294967295
}
    c6a0:	4618      	mov	r0, r3
    c6a2:	bc30      	pop	{r4, r5}
    c6a4:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    c6a6:	2300      	movs	r3, #0
}
    c6a8:	4618      	mov	r0, r3
    c6aa:	4770      	bx	lr
    c6ac:	200007d8 	.word	0x200007d8

0000c6b0 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    c6b0:	2000      	movs	r0, #0
    c6b2:	4770      	bx	lr

0000c6b4 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    c6b4:	b538      	push	{r3, r4, r5, lr}
    c6b6:	4604      	mov	r4, r0
    c6b8:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    c6ba:	4b09      	ldr	r3, [pc, #36]	; (c6e0 <usb_d_cb_trans_more+0x2c>)
    c6bc:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    c6be:	4b09      	ldr	r3, [pc, #36]	; (c6e4 <usb_d_cb_trans_more+0x30>)
    c6c0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    c6c4:	789b      	ldrb	r3, [r3, #2]
    c6c6:	2b03      	cmp	r3, #3
    c6c8:	d001      	beq.n	c6ce <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    c6ca:	2000      	movs	r0, #0
}
    c6cc:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    c6ce:	4b05      	ldr	r3, [pc, #20]	; (c6e4 <usb_d_cb_trans_more+0x30>)
    c6d0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    c6d4:	6983      	ldr	r3, [r0, #24]
    c6d6:	4629      	mov	r1, r5
    c6d8:	4620      	mov	r0, r4
    c6da:	4798      	blx	r3
    c6dc:	bd38      	pop	{r3, r4, r5, pc}
    c6de:	bf00      	nop
    c6e0:	0000c66d 	.word	0x0000c66d
    c6e4:	200007d8 	.word	0x200007d8

0000c6e8 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    c6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    c6ea:	b085      	sub	sp, #20
    c6ec:	4606      	mov	r6, r0
    c6ee:	460d      	mov	r5, r1
    c6f0:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    c6f2:	4b4d      	ldr	r3, [pc, #308]	; (c828 <_usb_d_cb_trans_done+0x140>)
    c6f4:	4798      	blx	r3
    c6f6:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    c6f8:	2d00      	cmp	r5, #0
    c6fa:	d15b      	bne.n	c7b4 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    c6fc:	4a4b      	ldr	r2, [pc, #300]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c6fe:	0143      	lsls	r3, r0, #5
    c700:	18d1      	adds	r1, r2, r3
    c702:	2000      	movs	r0, #0
    c704:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    c706:	5cd3      	ldrb	r3, [r2, r3]
    c708:	b173      	cbz	r3, c728 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    c70a:	4b48      	ldr	r3, [pc, #288]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c70c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c710:	2201      	movs	r2, #1
    c712:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    c714:	4845      	ldr	r0, [pc, #276]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c716:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    c71a:	69c3      	ldr	r3, [r0, #28]
    c71c:	463a      	mov	r2, r7
    c71e:	78c1      	ldrb	r1, [r0, #3]
    c720:	4630      	mov	r0, r6
    c722:	4798      	blx	r3
}
    c724:	b005      	add	sp, #20
    c726:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    c728:	788b      	ldrb	r3, [r1, #2]
    c72a:	2b03      	cmp	r3, #3
    c72c:	d00b      	beq.n	c746 <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    c72e:	483f      	ldr	r0, [pc, #252]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c730:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    c734:	4614      	mov	r4, r2
    c736:	69d3      	ldr	r3, [r2, #28]
    c738:	320c      	adds	r2, #12
    c73a:	2100      	movs	r1, #0
    c73c:	7860      	ldrb	r0, [r4, #1]
    c73e:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    c740:	2302      	movs	r3, #2
    c742:	70a3      	strb	r3, [r4, #2]
    c744:	e7ee      	b.n	c724 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    c746:	460b      	mov	r3, r1
    c748:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    c74c:	460a      	mov	r2, r1
    c74e:	69ce      	ldr	r6, [r1, #28]
    c750:	320c      	adds	r2, #12
    c752:	2101      	movs	r1, #1
    c754:	7858      	ldrb	r0, [r3, #1]
    c756:	47b0      	blx	r6
		if (err) {
    c758:	b1a0      	cbz	r0, c784 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    c75a:	4b34      	ldr	r3, [pc, #208]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c75c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c760:	2205      	movs	r2, #5
    c762:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    c764:	2202      	movs	r2, #2
    c766:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    c768:	2d00      	cmp	r5, #0
    c76a:	db09      	blt.n	c780 <_usb_d_cb_trans_done+0x98>
    c76c:	482f      	ldr	r0, [pc, #188]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c76e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    c772:	7840      	ldrb	r0, [r0, #1]
    c774:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    c778:	2101      	movs	r1, #1
    c77a:	4b2d      	ldr	r3, [pc, #180]	; (c830 <_usb_d_cb_trans_done+0x148>)
    c77c:	4798      	blx	r3
    c77e:	e7d1      	b.n	c724 <_usb_d_cb_trans_done+0x3c>
    c780:	7858      	ldrb	r0, [r3, #1]
    c782:	e7f9      	b.n	c778 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    c784:	4829      	ldr	r0, [pc, #164]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c786:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    c78a:	2304      	movs	r3, #4
    c78c:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    c78e:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    c790:	2200      	movs	r2, #0
    c792:	9201      	str	r2, [sp, #4]
    c794:	9202      	str	r2, [sp, #8]
    c796:	4295      	cmp	r5, r2
    c798:	bfac      	ite	ge
    c79a:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    c79e:	f003 030f 	andlt.w	r3, r3, #15
    c7a2:	f88d 300c 	strb.w	r3, [sp, #12]
    c7a6:	2301      	movs	r3, #1
    c7a8:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    c7ac:	a801      	add	r0, sp, #4
    c7ae:	4b21      	ldr	r3, [pc, #132]	; (c834 <_usb_d_cb_trans_done+0x14c>)
    c7b0:	4798      	blx	r3
    c7b2:	e7b7      	b.n	c724 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    c7b4:	2d01      	cmp	r5, #1
    c7b6:	d00a      	beq.n	c7ce <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    c7b8:	2d02      	cmp	r5, #2
    c7ba:	d01c      	beq.n	c7f6 <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    c7bc:	2d03      	cmp	r5, #3
    c7be:	d02a      	beq.n	c816 <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    c7c0:	4b1a      	ldr	r3, [pc, #104]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c7c2:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    c7c6:	2206      	movs	r2, #6
    c7c8:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    c7ca:	70da      	strb	r2, [r3, #3]
    c7cc:	e7a2      	b.n	c714 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    c7ce:	4a17      	ldr	r2, [pc, #92]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c7d0:	0143      	lsls	r3, r0, #5
    c7d2:	18d1      	adds	r1, r2, r3
    c7d4:	2002      	movs	r0, #2
    c7d6:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    c7d8:	5cd3      	ldrb	r3, [r2, r3]
    c7da:	b12b      	cbz	r3, c7e8 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    c7dc:	4b13      	ldr	r3, [pc, #76]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c7de:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c7e2:	2205      	movs	r2, #5
    c7e4:	709a      	strb	r2, [r3, #2]
    c7e6:	e795      	b.n	c714 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    c7e8:	460b      	mov	r3, r1
    c7ea:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    c7ec:	2100      	movs	r1, #0
    c7ee:	4630      	mov	r0, r6
    c7f0:	4b0f      	ldr	r3, [pc, #60]	; (c830 <_usb_d_cb_trans_done+0x148>)
    c7f2:	4798      	blx	r3
    c7f4:	e78e      	b.n	c714 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    c7f6:	4a0d      	ldr	r2, [pc, #52]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c7f8:	0143      	lsls	r3, r0, #5
    c7fa:	18d1      	adds	r1, r2, r3
    c7fc:	2004      	movs	r0, #4
    c7fe:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    c800:	5cd3      	ldrb	r3, [r2, r3]
    c802:	b12b      	cbz	r3, c810 <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    c804:	4b09      	ldr	r3, [pc, #36]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c806:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c80a:	2201      	movs	r2, #1
    c80c:	709a      	strb	r2, [r3, #2]
    c80e:	e781      	b.n	c714 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    c810:	2302      	movs	r3, #2
    c812:	708b      	strb	r3, [r1, #2]
			return;
    c814:	e786      	b.n	c724 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    c816:	4b05      	ldr	r3, [pc, #20]	; (c82c <_usb_d_cb_trans_done+0x144>)
    c818:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    c81c:	2200      	movs	r2, #0
    c81e:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    c820:	2205      	movs	r2, #5
    c822:	70da      	strb	r2, [r3, #3]
    c824:	e776      	b.n	c714 <_usb_d_cb_trans_done+0x2c>
    c826:	bf00      	nop
    c828:	0000c66d 	.word	0x0000c66d
    c82c:	200007d8 	.word	0x200007d8
    c830:	0000ffa5 	.word	0x0000ffa5
    c834:	0001014d 	.word	0x0001014d

0000c838 <usb_d_cb_trans_setup>:
{
    c838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c83c:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    c83e:	4b1c      	ldr	r3, [pc, #112]	; (c8b0 <usb_d_cb_trans_setup+0x78>)
    c840:	4798      	blx	r3
    c842:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    c844:	4c1b      	ldr	r4, [pc, #108]	; (c8b4 <usb_d_cb_trans_setup+0x7c>)
    c846:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    c84a:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    c84c:	4621      	mov	r1, r4
    c84e:	4628      	mov	r0, r5
    c850:	4b19      	ldr	r3, [pc, #100]	; (c8b8 <usb_d_cb_trans_setup+0x80>)
    c852:	4798      	blx	r3
	if (n != 8) {
    c854:	b2c0      	uxtb	r0, r0
    c856:	2808      	cmp	r0, #8
    c858:	d009      	beq.n	c86e <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    c85a:	2101      	movs	r1, #1
    c85c:	4628      	mov	r0, r5
    c85e:	4c17      	ldr	r4, [pc, #92]	; (c8bc <usb_d_cb_trans_setup+0x84>)
    c860:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    c862:	2101      	movs	r1, #1
    c864:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    c868:	47a0      	blx	r4
		return;
    c86a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    c86e:	2100      	movs	r1, #0
    c870:	4628      	mov	r0, r5
    c872:	4f12      	ldr	r7, [pc, #72]	; (c8bc <usb_d_cb_trans_setup+0x84>)
    c874:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    c876:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    c87a:	2100      	movs	r1, #0
    c87c:	4640      	mov	r0, r8
    c87e:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    c880:	4b0c      	ldr	r3, [pc, #48]	; (c8b4 <usb_d_cb_trans_setup+0x7c>)
    c882:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    c886:	2201      	movs	r2, #1
    c888:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    c88a:	695b      	ldr	r3, [r3, #20]
    c88c:	4621      	mov	r1, r4
    c88e:	4628      	mov	r0, r5
    c890:	4798      	blx	r3
    c892:	b108      	cbz	r0, c898 <usb_d_cb_trans_setup+0x60>
    c894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    c898:	4b06      	ldr	r3, [pc, #24]	; (c8b4 <usb_d_cb_trans_setup+0x7c>)
    c89a:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    c89e:	2305      	movs	r3, #5
    c8a0:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    c8a2:	2101      	movs	r1, #1
    c8a4:	4628      	mov	r0, r5
    c8a6:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    c8a8:	2101      	movs	r1, #1
    c8aa:	4640      	mov	r0, r8
    c8ac:	47b8      	blx	r7
    c8ae:	e7f1      	b.n	c894 <usb_d_cb_trans_setup+0x5c>
    c8b0:	0000c66d 	.word	0x0000c66d
    c8b4:	200007d8 	.word	0x200007d8
    c8b8:	000100ed 	.word	0x000100ed
    c8bc:	0000ffa5 	.word	0x0000ffa5

0000c8c0 <usb_d_init>:

int32_t usb_d_init(void)
{
    c8c0:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    c8c2:	4b11      	ldr	r3, [pc, #68]	; (c908 <usb_d_init+0x48>)
    c8c4:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    c8c6:	2800      	cmp	r0, #0
    c8c8:	db1d      	blt.n	c906 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    c8ca:	4c10      	ldr	r4, [pc, #64]	; (c90c <usb_d_init+0x4c>)
    c8cc:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    c8d0:	2100      	movs	r1, #0
    c8d2:	4620      	mov	r0, r4
    c8d4:	4b0e      	ldr	r3, [pc, #56]	; (c910 <usb_d_init+0x50>)
    c8d6:	4798      	blx	r3
    c8d8:	4623      	mov	r3, r4
    c8da:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    c8de:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    c8e0:	4a0c      	ldr	r2, [pc, #48]	; (c914 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    c8e2:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    c8e4:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    c8e6:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    c8e8:	61da      	str	r2, [r3, #28]
    c8ea:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    c8ec:	4283      	cmp	r3, r0
    c8ee:	d1f8      	bne.n	c8e2 <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    c8f0:	4909      	ldr	r1, [pc, #36]	; (c918 <usb_d_init+0x58>)
    c8f2:	2000      	movs	r0, #0
    c8f4:	4c09      	ldr	r4, [pc, #36]	; (c91c <usb_d_init+0x5c>)
    c8f6:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    c8f8:	4909      	ldr	r1, [pc, #36]	; (c920 <usb_d_init+0x60>)
    c8fa:	2001      	movs	r0, #1
    c8fc:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    c8fe:	4909      	ldr	r1, [pc, #36]	; (c924 <usb_d_init+0x64>)
    c900:	2002      	movs	r0, #2
    c902:	47a0      	blx	r4
	return ERR_NONE;
    c904:	2000      	movs	r0, #0
}
    c906:	bd10      	pop	{r4, pc}
    c908:	0000f971 	.word	0x0000f971
    c90c:	200007d8 	.word	0x200007d8
    c910:	00012943 	.word	0x00012943
    c914:	0000c6b1 	.word	0x0000c6b1
    c918:	0000c839 	.word	0x0000c839
    c91c:	00010405 	.word	0x00010405
    c920:	0000c6b5 	.word	0x0000c6b5
    c924:	0000c6e9 	.word	0x0000c6e9

0000c928 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    c928:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    c92a:	4b01      	ldr	r3, [pc, #4]	; (c930 <usb_d_register_callback+0x8>)
    c92c:	4798      	blx	r3
    c92e:	bd08      	pop	{r3, pc}
    c930:	000103dd 	.word	0x000103dd

0000c934 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    c934:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    c936:	4b01      	ldr	r3, [pc, #4]	; (c93c <usb_d_enable+0x8>)
    c938:	4798      	blx	r3
}
    c93a:	bd08      	pop	{r3, pc}
    c93c:	0000fa79 	.word	0x0000fa79

0000c940 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    c940:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    c942:	4b01      	ldr	r3, [pc, #4]	; (c948 <usb_d_attach+0x8>)
    c944:	4798      	blx	r3
    c946:	bd08      	pop	{r3, pc}
    c948:	0000fae5 	.word	0x0000fae5

0000c94c <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    c94c:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    c94e:	4b01      	ldr	r3, [pc, #4]	; (c954 <usb_d_get_frame_num+0x8>)
    c950:	4798      	blx	r3
}
    c952:	bd08      	pop	{r3, pc}
    c954:	0000fb03 	.word	0x0000fb03

0000c958 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    c958:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    c95a:	4b01      	ldr	r3, [pc, #4]	; (c960 <usb_d_set_address+0x8>)
    c95c:	4798      	blx	r3
    c95e:	bd08      	pop	{r3, pc}
    c960:	0000faf7 	.word	0x0000faf7

0000c964 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    c964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c966:	4606      	mov	r6, r0
    c968:	460c      	mov	r4, r1
    c96a:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    c96c:	4b0f      	ldr	r3, [pc, #60]	; (c9ac <usb_d_ep_init+0x48>)
    c96e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    c970:	2800      	cmp	r0, #0
    c972:	da14      	bge.n	c99e <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    c974:	20ff      	movs	r0, #255	; 0xff
    c976:	4b0d      	ldr	r3, [pc, #52]	; (c9ac <usb_d_ep_init+0x48>)
    c978:	4798      	blx	r3
		if (ep_index < 0) {
    c97a:	1e05      	subs	r5, r0, #0
    c97c:	db12      	blt.n	c9a4 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    c97e:	463a      	mov	r2, r7
    c980:	4621      	mov	r1, r4
    c982:	4630      	mov	r0, r6
    c984:	4b0a      	ldr	r3, [pc, #40]	; (c9b0 <usb_d_ep_init+0x4c>)
    c986:	4798      	blx	r3
	if (rc < 0) {
    c988:	2800      	cmp	r0, #0
    c98a:	db0d      	blt.n	c9a8 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    c98c:	4b09      	ldr	r3, [pc, #36]	; (c9b4 <usb_d_ep_init+0x50>)
    c98e:	0168      	lsls	r0, r5, #5
    c990:	181a      	adds	r2, r3, r0
    c992:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    c994:	f004 0403 	and.w	r4, r4, #3
    c998:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    c99a:	2000      	movs	r0, #0
    c99c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    c99e:	f06f 0013 	mvn.w	r0, #19
    c9a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    c9a4:	f06f 0014 	mvn.w	r0, #20
}
    c9a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c9aa:	bf00      	nop
    c9ac:	0000c66d 	.word	0x0000c66d
    c9b0:	0000fb11 	.word	0x0000fb11
    c9b4:	200007d8 	.word	0x200007d8

0000c9b8 <usb_d_ep0_init>:
{
    c9b8:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    c9ba:	4602      	mov	r2, r0
    c9bc:	2100      	movs	r1, #0
    c9be:	4608      	mov	r0, r1
    c9c0:	4b01      	ldr	r3, [pc, #4]	; (c9c8 <usb_d_ep0_init+0x10>)
    c9c2:	4798      	blx	r3
}
    c9c4:	bd08      	pop	{r3, pc}
    c9c6:	bf00      	nop
    c9c8:	0000c965 	.word	0x0000c965

0000c9cc <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    c9cc:	b538      	push	{r3, r4, r5, lr}
    c9ce:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    c9d0:	4b06      	ldr	r3, [pc, #24]	; (c9ec <usb_d_ep_deinit+0x20>)
    c9d2:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    c9d4:	1e04      	subs	r4, r0, #0
    c9d6:	db07      	blt.n	c9e8 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    c9d8:	4628      	mov	r0, r5
    c9da:	4b05      	ldr	r3, [pc, #20]	; (c9f0 <usb_d_ep_deinit+0x24>)
    c9dc:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    c9de:	4805      	ldr	r0, [pc, #20]	; (c9f4 <usb_d_ep_deinit+0x28>)
    c9e0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    c9e4:	23ff      	movs	r3, #255	; 0xff
    c9e6:	7043      	strb	r3, [r0, #1]
    c9e8:	bd38      	pop	{r3, r4, r5, pc}
    c9ea:	bf00      	nop
    c9ec:	0000c66d 	.word	0x0000c66d
    c9f0:	0000fc29 	.word	0x0000fc29
    c9f4:	200007d8 	.word	0x200007d8

0000c9f8 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    c9f8:	b538      	push	{r3, r4, r5, lr}
    c9fa:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    c9fc:	4b0e      	ldr	r3, [pc, #56]	; (ca38 <usb_d_ep_enable+0x40>)
    c9fe:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    ca00:	1e04      	subs	r4, r0, #0
    ca02:	db16      	blt.n	ca32 <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    ca04:	0163      	lsls	r3, r4, #5
    ca06:	4a0d      	ldr	r2, [pc, #52]	; (ca3c <usb_d_ep_enable+0x44>)
    ca08:	5cd3      	ldrb	r3, [r2, r3]
    ca0a:	2b00      	cmp	r3, #0
    ca0c:	bf0c      	ite	eq
    ca0e:	2202      	moveq	r2, #2
    ca10:	2201      	movne	r2, #1
    ca12:	4b0a      	ldr	r3, [pc, #40]	; (ca3c <usb_d_ep_enable+0x44>)
    ca14:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    ca18:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    ca1a:	4628      	mov	r0, r5
    ca1c:	4b08      	ldr	r3, [pc, #32]	; (ca40 <usb_d_ep_enable+0x48>)
    ca1e:	4798      	blx	r3
	if (rc < 0) {
    ca20:	2800      	cmp	r0, #0
    ca22:	db00      	blt.n	ca26 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    ca24:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    ca26:	4b05      	ldr	r3, [pc, #20]	; (ca3c <usb_d_ep_enable+0x44>)
    ca28:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    ca2c:	2300      	movs	r3, #0
    ca2e:	70a3      	strb	r3, [r4, #2]
    ca30:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    ca32:	f06f 0011 	mvn.w	r0, #17
    ca36:	e7f5      	b.n	ca24 <usb_d_ep_enable+0x2c>
    ca38:	0000c66d 	.word	0x0000c66d
    ca3c:	200007d8 	.word	0x200007d8
    ca40:	0000fced 	.word	0x0000fced

0000ca44 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    ca44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ca48:	b086      	sub	sp, #24
    ca4a:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    ca4c:	7a07      	ldrb	r7, [r0, #8]
    ca4e:	4638      	mov	r0, r7
    ca50:	4b3f      	ldr	r3, [pc, #252]	; (cb50 <usb_d_ep_transfer+0x10c>)
    ca52:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    ca54:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    ca56:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    ca5a:	1e06      	subs	r6, r0, #0
    ca5c:	db72      	blt.n	cb44 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    ca5e:	a804      	add	r0, sp, #16
    ca60:	4b3c      	ldr	r3, [pc, #240]	; (cb54 <usb_d_ep_transfer+0x110>)
    ca62:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    ca64:	4b3c      	ldr	r3, [pc, #240]	; (cb58 <usb_d_ep_transfer+0x114>)
    ca66:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    ca6a:	789b      	ldrb	r3, [r3, #2]
    ca6c:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    ca70:	f89d 3017 	ldrb.w	r3, [sp, #23]
    ca74:	b2db      	uxtb	r3, r3
    ca76:	2b01      	cmp	r3, #1
    ca78:	d011      	beq.n	ca9e <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    ca7a:	a804      	add	r0, sp, #16
    ca7c:	4b37      	ldr	r3, [pc, #220]	; (cb5c <usb_d_ep_transfer+0x118>)
    ca7e:	4798      	blx	r3
		switch (state) {
    ca80:	f89d 3017 	ldrb.w	r3, [sp, #23]
    ca84:	b2db      	uxtb	r3, r3
    ca86:	2b05      	cmp	r3, #5
    ca88:	d05f      	beq.n	cb4a <usb_d_ep_transfer+0x106>
    ca8a:	2b06      	cmp	r3, #6
    ca8c:	d023      	beq.n	cad6 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    ca8e:	2b00      	cmp	r3, #0
    ca90:	bf0c      	ite	eq
    ca92:	f06f 0012 	mvneq.w	r0, #18
    ca96:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    ca98:	b006      	add	sp, #24
    ca9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    ca9e:	f8df a0b8 	ldr.w	sl, [pc, #184]	; cb58 <usb_d_ep_transfer+0x114>
    caa2:	ea4f 1946 	mov.w	r9, r6, lsl #5
    caa6:	eb0a 0309 	add.w	r3, sl, r9
    caaa:	2203      	movs	r2, #3
    caac:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    caae:	a804      	add	r0, sp, #16
    cab0:	4b2a      	ldr	r3, [pc, #168]	; (cb5c <usb_d_ep_transfer+0x118>)
    cab2:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    cab4:	f81a 3009 	ldrb.w	r3, [sl, r9]
    cab8:	b183      	cbz	r3, cadc <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    caba:	7a22      	ldrb	r2, [r4, #8]
    cabc:	3500      	adds	r5, #0
    cabe:	bf18      	it	ne
    cac0:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    cac2:	6823      	ldr	r3, [r4, #0]
    cac4:	9301      	str	r3, [sp, #4]
    cac6:	f8cd 8008 	str.w	r8, [sp, #8]
    caca:	f017 0f80 	tst.w	r7, #128	; 0x80
    cace:	d119      	bne.n	cb04 <usb_d_ep_transfer+0xc0>
    cad0:	f002 030f 	and.w	r3, r2, #15
    cad4:	e018      	b.n	cb08 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    cad6:	f06f 000f 	mvn.w	r0, #15
    cada:	e7dd      	b.n	ca98 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    cadc:	4b1e      	ldr	r3, [pc, #120]	; (cb58 <usb_d_ep_transfer+0x114>)
    cade:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    cae2:	7cda      	ldrb	r2, [r3, #19]
    cae4:	7c9d      	ldrb	r5, [r3, #18]
    cae6:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    caea:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    caec:	b9a5      	cbnz	r5, cb18 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    caee:	4b1a      	ldr	r3, [pc, #104]	; (cb58 <usb_d_ep_transfer+0x114>)
    caf0:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    caf4:	2304      	movs	r3, #4
    caf6:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    caf8:	2300      	movs	r3, #0
			zlp                 = true;
    cafa:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    cafc:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    cafe:	6821      	ldr	r1, [r4, #0]
    cb00:	9101      	str	r1, [sp, #4]
    cb02:	9302      	str	r3, [sp, #8]
    cb04:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    cb08:	f88d 300c 	strb.w	r3, [sp, #12]
    cb0c:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    cb10:	a801      	add	r0, sp, #4
    cb12:	4b13      	ldr	r3, [pc, #76]	; (cb60 <usb_d_ep_transfer+0x11c>)
    cb14:	4798      	blx	r3
	return rc;
    cb16:	e7bf      	b.n	ca98 <usb_d_ep_transfer+0x54>
    cb18:	4643      	mov	r3, r8
    cb1a:	45a8      	cmp	r8, r5
    cb1c:	bf28      	it	cs
    cb1e:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    cb20:	4a0d      	ldr	r2, [pc, #52]	; (cb58 <usb_d_ep_transfer+0x114>)
    cb22:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    cb26:	f996 200c 	ldrsb.w	r2, [r6, #12]
    cb2a:	2a00      	cmp	r2, #0
    cb2c:	db05      	blt.n	cb3a <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    cb2e:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    cb30:	6821      	ldr	r1, [r4, #0]
    cb32:	9101      	str	r1, [sp, #4]
    cb34:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    cb36:	2500      	movs	r5, #0
    cb38:	e7ca      	b.n	cad0 <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    cb3a:	429d      	cmp	r5, r3
    cb3c:	bf94      	ite	ls
    cb3e:	2500      	movls	r5, #0
    cb40:	2501      	movhi	r5, #1
    cb42:	e7db      	b.n	cafc <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    cb44:	f06f 0011 	mvn.w	r0, #17
    cb48:	e7a6      	b.n	ca98 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    cb4a:	2002      	movs	r0, #2
    cb4c:	e7a4      	b.n	ca98 <usb_d_ep_transfer+0x54>
    cb4e:	bf00      	nop
    cb50:	0000c66d 	.word	0x0000c66d
    cb54:	0000bbfd 	.word	0x0000bbfd
    cb58:	200007d8 	.word	0x200007d8
    cb5c:	0000bc0b 	.word	0x0000bc0b
    cb60:	0001014d 	.word	0x0001014d

0000cb64 <usb_d_ep_get_status>:
	ept->xfer.hdr.state  = USB_EP_S_IDLE;
	ept->xfer.hdr.status = USB_XFER_ABORT;
}

int32_t usb_d_ep_get_status(const uint8_t ep, struct usb_d_ep_status *stat)
{
    cb64:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb66:	b085      	sub	sp, #20
    cb68:	4607      	mov	r7, r0
    cb6a:	460c      	mov	r4, r1
	int8_t                    ep_index = _usb_d_find_ep(ep);
    cb6c:	4b18      	ldr	r3, [pc, #96]	; (cbd0 <usb_d_ep_get_status+0x6c>)
    cb6e:	4798      	blx	r3
	struct usb_d_ep *         ept      = &usb_d_inst.ep[ep_index];
	struct usb_d_trans_status tmp;
	uint8_t                   state = ept->xfer.hdr.state;
    cb70:	4b18      	ldr	r3, [pc, #96]	; (cbd4 <usb_d_ep_get_status+0x70>)
    cb72:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    cb76:	789e      	ldrb	r6, [r3, #2]
	if (ep_index < 0) {
    cb78:	2800      	cmp	r0, #0
    cb7a:	db22      	blt.n	cbc2 <usb_d_ep_get_status+0x5e>
    cb7c:	4605      	mov	r5, r0
		return -USB_ERR_PARAM;
	}
	if (stat) {
    cb7e:	b174      	cbz	r4, cb9e <usb_d_ep_get_status+0x3a>
		/* Check transaction status if transferring data. */
		_usb_d_dev_ep_get_status(ep, &tmp);
    cb80:	a901      	add	r1, sp, #4
    cb82:	4638      	mov	r0, r7
    cb84:	4b14      	ldr	r3, [pc, #80]	; (cbd8 <usb_d_ep_get_status+0x74>)
    cb86:	4798      	blx	r3
		stat->ep    = ep;
    cb88:	7027      	strb	r7, [r4, #0]
		stat->state = state;
    cb8a:	70e6      	strb	r6, [r4, #3]
		stat->code  = ept->xfer.hdr.status;
    cb8c:	4b11      	ldr	r3, [pc, #68]	; (cbd4 <usb_d_ep_get_status+0x70>)
    cb8e:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    cb92:	78eb      	ldrb	r3, [r5, #3]
    cb94:	7063      	strb	r3, [r4, #1]
		stat->count = tmp.count;
    cb96:	9b02      	ldr	r3, [sp, #8]
    cb98:	6063      	str	r3, [r4, #4]
		stat->size  = tmp.size;
    cb9a:	9b01      	ldr	r3, [sp, #4]
    cb9c:	60a3      	str	r3, [r4, #8]
	}
	switch (state) {
    cb9e:	2e06      	cmp	r6, #6
    cba0:	d80d      	bhi.n	cbbe <usb_d_ep_get_status+0x5a>
    cba2:	e8df f006 	tbb	[pc, r6]
    cba6:	1109      	.short	0x1109
    cba8:	040c0c0c 	.word	0x040c0c0c
    cbac:	06          	.byte	0x06
    cbad:	00          	.byte	0x00
	case USB_EP_S_IDLE:
		return USB_OK;
	case USB_EP_S_HALTED:
		return USB_HALTED;
    cbae:	2002      	movs	r0, #2
    cbb0:	e00b      	b.n	cbca <usb_d_ep_get_status+0x66>
	case USB_EP_S_ERROR:
		return -USB_ERROR;
    cbb2:	f06f 000f 	mvn.w	r0, #15
    cbb6:	e008      	b.n	cbca <usb_d_ep_get_status+0x66>
	case USB_EP_S_DISABLED:
		return -USB_ERR_FUNC;
    cbb8:	f06f 0012 	mvn.w	r0, #18
    cbbc:	e005      	b.n	cbca <usb_d_ep_get_status+0x66>
	default:
		/* Busy */
		return USB_BUSY;
    cbbe:	2001      	movs	r0, #1
    cbc0:	e003      	b.n	cbca <usb_d_ep_get_status+0x66>
		return -USB_ERR_PARAM;
    cbc2:	f06f 0011 	mvn.w	r0, #17
    cbc6:	e000      	b.n	cbca <usb_d_ep_get_status+0x66>
		return USB_OK;
    cbc8:	2000      	movs	r0, #0
	}
}
    cbca:	b005      	add	sp, #20
    cbcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cbce:	bf00      	nop
    cbd0:	0000c66d 	.word	0x0000c66d
    cbd4:	200007d8 	.word	0x200007d8
    cbd8:	0001032d 	.word	0x0001032d

0000cbdc <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    cbdc:	b538      	push	{r3, r4, r5, lr}
    cbde:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    cbe0:	b141      	cbz	r1, cbf4 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    cbe2:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    cbe4:	bf0c      	ite	eq
    cbe6:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    cbe8:	2102      	movne	r1, #2
    cbea:	4b13      	ldr	r3, [pc, #76]	; (cc38 <usb_d_ep_halt+0x5c>)
    cbec:	4798      	blx	r3
    cbee:	4603      	mov	r3, r0
	}
}
    cbf0:	4618      	mov	r0, r3
    cbf2:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    cbf4:	4b11      	ldr	r3, [pc, #68]	; (cc3c <usb_d_ep_halt+0x60>)
    cbf6:	4798      	blx	r3
	if (ep_index < 0) {
    cbf8:	1e05      	subs	r5, r0, #0
    cbfa:	db19      	blt.n	cc30 <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    cbfc:	2102      	movs	r1, #2
    cbfe:	4620      	mov	r0, r4
    cc00:	4b0d      	ldr	r3, [pc, #52]	; (cc38 <usb_d_ep_halt+0x5c>)
    cc02:	4798      	blx	r3
    cc04:	4603      	mov	r3, r0
    cc06:	2800      	cmp	r0, #0
    cc08:	d0f2      	beq.n	cbf0 <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    cc0a:	2100      	movs	r1, #0
    cc0c:	4620      	mov	r0, r4
    cc0e:	4b0a      	ldr	r3, [pc, #40]	; (cc38 <usb_d_ep_halt+0x5c>)
    cc10:	4798      	blx	r3
		if (rc < 0) {
    cc12:	1e03      	subs	r3, r0, #0
    cc14:	dbec      	blt.n	cbf0 <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    cc16:	4b0a      	ldr	r3, [pc, #40]	; (cc40 <usb_d_ep_halt+0x64>)
    cc18:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    cc1c:	2201      	movs	r2, #1
    cc1e:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    cc20:	2103      	movs	r1, #3
    cc22:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    cc24:	69db      	ldr	r3, [r3, #28]
    cc26:	2200      	movs	r2, #0
    cc28:	4620      	mov	r0, r4
    cc2a:	4798      	blx	r3
	return ERR_NONE;
    cc2c:	2300      	movs	r3, #0
    cc2e:	e7df      	b.n	cbf0 <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    cc30:	f06f 0311 	mvn.w	r3, #17
    cc34:	e7dc      	b.n	cbf0 <usb_d_ep_halt+0x14>
    cc36:	bf00      	nop
    cc38:	0000ffa5 	.word	0x0000ffa5
    cc3c:	0000c66d 	.word	0x0000c66d
    cc40:	200007d8 	.word	0x200007d8

0000cc44 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    cc44:	b538      	push	{r3, r4, r5, lr}
    cc46:	460d      	mov	r5, r1
    cc48:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    cc4a:	4b0e      	ldr	r3, [pc, #56]	; (cc84 <usb_d_ep_register_callback+0x40>)
    cc4c:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    cc4e:	4b0e      	ldr	r3, [pc, #56]	; (cc88 <usb_d_ep_register_callback+0x44>)
    cc50:	2c00      	cmp	r4, #0
    cc52:	bf08      	it	eq
    cc54:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    cc56:	2800      	cmp	r0, #0
    cc58:	db13      	blt.n	cc82 <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    cc5a:	2d01      	cmp	r5, #1
    cc5c:	d008      	beq.n	cc70 <usb_d_ep_register_callback+0x2c>
    cc5e:	b115      	cbz	r5, cc66 <usb_d_ep_register_callback+0x22>
    cc60:	2d02      	cmp	r5, #2
    cc62:	d00a      	beq.n	cc7a <usb_d_ep_register_callback+0x36>
    cc64:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    cc66:	4b09      	ldr	r3, [pc, #36]	; (cc8c <usb_d_ep_register_callback+0x48>)
    cc68:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    cc6c:	6144      	str	r4, [r0, #20]
		break;
    cc6e:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    cc70:	4b06      	ldr	r3, [pc, #24]	; (cc8c <usb_d_ep_register_callback+0x48>)
    cc72:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    cc76:	6184      	str	r4, [r0, #24]
		break;
    cc78:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    cc7a:	4b04      	ldr	r3, [pc, #16]	; (cc8c <usb_d_ep_register_callback+0x48>)
    cc7c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    cc80:	61c4      	str	r4, [r0, #28]
    cc82:	bd38      	pop	{r3, r4, r5, pc}
    cc84:	0000c66d 	.word	0x0000c66d
    cc88:	0000c6b1 	.word	0x0000c6b1
    cc8c:	200007d8 	.word	0x200007d8

0000cc90 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    cc90:	6803      	ldr	r3, [r0, #0]
    cc92:	b14b      	cbz	r3, cca8 <is_list_element+0x18>
		if (it == element) {
    cc94:	428b      	cmp	r3, r1
    cc96:	d009      	beq.n	ccac <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    cc98:	681b      	ldr	r3, [r3, #0]
    cc9a:	b11b      	cbz	r3, cca4 <is_list_element+0x14>
		if (it == element) {
    cc9c:	4299      	cmp	r1, r3
    cc9e:	d1fb      	bne.n	cc98 <is_list_element+0x8>
			return true;
    cca0:	2001      	movs	r0, #1
		}
	}

	return false;
}
    cca2:	4770      	bx	lr
	return false;
    cca4:	2000      	movs	r0, #0
    cca6:	4770      	bx	lr
    cca8:	2000      	movs	r0, #0
    ccaa:	4770      	bx	lr
			return true;
    ccac:	2001      	movs	r0, #1
    ccae:	4770      	bx	lr

0000ccb0 <list_insert_as_head>:
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
	ASSERT(!is_list_element(list, element));

	((struct list_element *)element)->next = list->head;
    ccb0:	6803      	ldr	r3, [r0, #0]
    ccb2:	600b      	str	r3, [r1, #0]
	list->head                             = (struct list_element *)element;
    ccb4:	6001      	str	r1, [r0, #0]
    ccb6:	4770      	bx	lr

0000ccb8 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    ccb8:	6803      	ldr	r3, [r0, #0]
    ccba:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    ccbc:	6001      	str	r1, [r0, #0]
    ccbe:	4770      	bx	lr

0000ccc0 <list_insert_at_end>:
/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
	struct list_element *it = list->head;
    ccc0:	6802      	ldr	r2, [r0, #0]

	ASSERT(!is_list_element(list, element));

	if (!list->head) {
    ccc2:	b922      	cbnz	r2, ccce <list_insert_at_end+0xe>
		list->head                             = (struct list_element *)element;
    ccc4:	6001      	str	r1, [r0, #0]
		((struct list_element *)element)->next = NULL;
    ccc6:	2300      	movs	r3, #0
    ccc8:	600b      	str	r3, [r1, #0]
		return;
    ccca:	4770      	bx	lr
	}

	while (it->next) {
		it = it->next;
    cccc:	461a      	mov	r2, r3
	while (it->next) {
    ccce:	6813      	ldr	r3, [r2, #0]
    ccd0:	2b00      	cmp	r3, #0
    ccd2:	d1fb      	bne.n	cccc <list_insert_at_end+0xc>
	}
	it->next                               = (struct list_element *)element;
    ccd4:	6011      	str	r1, [r2, #0]
	((struct list_element *)element)->next = NULL;
    ccd6:	600b      	str	r3, [r1, #0]
    ccd8:	4770      	bx	lr

0000ccda <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    ccda:	6803      	ldr	r3, [r0, #0]
    ccdc:	b10b      	cbz	r3, cce2 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    ccde:	681a      	ldr	r2, [r3, #0]
    cce0:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    cce2:	4618      	mov	r0, r3
    cce4:	4770      	bx	lr

0000cce6 <ringbuffer_init>:
	ASSERT(rb && buf && size);

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    cce6:	1e53      	subs	r3, r2, #1
    cce8:	421a      	tst	r2, r3
    ccea:	d106      	bne.n	ccfa <ringbuffer_init+0x14>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    ccec:	6043      	str	r3, [r0, #4]
	rb->read_index  = 0;
    ccee:	2300      	movs	r3, #0
    ccf0:	6083      	str	r3, [r0, #8]
	rb->write_index = rb->read_index;
    ccf2:	60c3      	str	r3, [r0, #12]
	rb->buf         = (uint8_t *)buf;
    ccf4:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
    ccf6:	4618      	mov	r0, r3
    ccf8:	4770      	bx	lr
		return ERR_INVALID_ARG;
    ccfa:	f06f 000c 	mvn.w	r0, #12
}
    ccfe:	4770      	bx	lr

0000cd00 <ringbuffer_get>:
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
	ASSERT(rb && data);

	if (rb->write_index != rb->read_index) {
    cd00:	6883      	ldr	r3, [r0, #8]
    cd02:	68c2      	ldr	r2, [r0, #12]
    cd04:	429a      	cmp	r2, r3
    cd06:	d009      	beq.n	cd1c <ringbuffer_get+0x1c>
		*data = rb->buf[rb->read_index & rb->size];
    cd08:	6842      	ldr	r2, [r0, #4]
    cd0a:	4013      	ands	r3, r2
    cd0c:	6802      	ldr	r2, [r0, #0]
    cd0e:	5cd3      	ldrb	r3, [r2, r3]
    cd10:	700b      	strb	r3, [r1, #0]
		rb->read_index++;
    cd12:	6883      	ldr	r3, [r0, #8]
    cd14:	3301      	adds	r3, #1
    cd16:	6083      	str	r3, [r0, #8]
		return ERR_NONE;
    cd18:	2000      	movs	r0, #0
    cd1a:	4770      	bx	lr
	}

	return ERR_NOT_FOUND;
    cd1c:	f06f 0009 	mvn.w	r0, #9
}
    cd20:	4770      	bx	lr

0000cd22 <ringbuffer_put>:
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
	ASSERT(rb);

	rb->buf[rb->write_index & rb->size] = data;
    cd22:	68c3      	ldr	r3, [r0, #12]
    cd24:	6842      	ldr	r2, [r0, #4]
    cd26:	4013      	ands	r3, r2
    cd28:	6802      	ldr	r2, [r0, #0]
    cd2a:	54d1      	strb	r1, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    cd2c:	68c3      	ldr	r3, [r0, #12]
    cd2e:	6841      	ldr	r1, [r0, #4]
    cd30:	6882      	ldr	r2, [r0, #8]
    cd32:	1a9a      	subs	r2, r3, r2
    cd34:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    cd36:	bf84      	itt	hi
    cd38:	1a59      	subhi	r1, r3, r1
    cd3a:	6081      	strhi	r1, [r0, #8]
	}

	rb->write_index++;
    cd3c:	3301      	adds	r3, #1
    cd3e:	60c3      	str	r3, [r0, #12]

	return ERR_NONE;
}
    cd40:	2000      	movs	r0, #0
    cd42:	4770      	bx	lr

0000cd44 <ringbuffer_num>:
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
	ASSERT(rb);

	return rb->write_index - rb->read_index;
    cd44:	68c2      	ldr	r2, [r0, #12]
    cd46:	6880      	ldr	r0, [r0, #8]
}
    cd48:	1a10      	subs	r0, r2, r0
    cd4a:	4770      	bx	lr

0000cd4c <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    cd4c:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    cd4e:	4a06      	ldr	r2, [pc, #24]	; (cd68 <_sbrk+0x1c>)
    cd50:	6812      	ldr	r2, [r2, #0]
    cd52:	b122      	cbz	r2, cd5e <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    cd54:	4a04      	ldr	r2, [pc, #16]	; (cd68 <_sbrk+0x1c>)
    cd56:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    cd58:	4403      	add	r3, r0
    cd5a:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    cd5c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    cd5e:	4903      	ldr	r1, [pc, #12]	; (cd6c <_sbrk+0x20>)
    cd60:	4a01      	ldr	r2, [pc, #4]	; (cd68 <_sbrk+0x1c>)
    cd62:	6011      	str	r1, [r2, #0]
    cd64:	e7f6      	b.n	cd54 <_sbrk+0x8>
    cd66:	bf00      	nop
    cd68:	20000978 	.word	0x20000978
    cd6c:	20024340 	.word	0x20024340

0000cd70 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    cd70:	f04f 30ff 	mov.w	r0, #4294967295
    cd74:	4770      	bx	lr

0000cd76 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    cd76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    cd7a:	604b      	str	r3, [r1, #4]

	return 0;
}
    cd7c:	2000      	movs	r0, #0
    cd7e:	4770      	bx	lr

0000cd80 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    cd80:	2001      	movs	r0, #1
    cd82:	4770      	bx	lr

0000cd84 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    cd84:	2000      	movs	r0, #0
    cd86:	4770      	bx	lr

0000cd88 <_adc_get_regs>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    cd88:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    cd8c:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
{
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
	uint8_t i;

	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
		if (_adcs[i].number == n) {
    cd90:	f3c0 2087 	ubfx	r0, r0, #10, #8
		}
	}

	ASSERT(false);
	return 0;
}
    cd94:	2801      	cmp	r0, #1
    cd96:	bf14      	ite	ne
    cd98:	2000      	movne	r0, #0
    cd9a:	2001      	moveq	r0, #1
    cd9c:	4770      	bx	lr
	...

0000cda0 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    cda0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    cda2:	f013 0f01 	tst.w	r3, #1
    cda6:	d11b      	bne.n	cde0 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    cda8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cdaa:	f013 0f03 	tst.w	r3, #3
    cdae:	d1fb      	bne.n	cda8 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    cdb0:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    cdb2:	f013 0f02 	tst.w	r3, #2
    cdb6:	d00d      	beq.n	cdd4 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    cdb8:	8803      	ldrh	r3, [r0, #0]
    cdba:	f023 0302 	bic.w	r3, r3, #2
    cdbe:	041b      	lsls	r3, r3, #16
    cdc0:	0c1b      	lsrs	r3, r3, #16
    cdc2:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    cdc4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cdc6:	f013 0f03 	tst.w	r3, #3
    cdca:	d1fb      	bne.n	cdc4 <_adc_init+0x24>
    cdcc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cdce:	f013 0f02 	tst.w	r3, #2
    cdd2:	d1fb      	bne.n	cdcc <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    cdd4:	2301      	movs	r3, #1
    cdd6:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    cdd8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cdda:	f013 0f03 	tst.w	r3, #3
    cdde:	d1fb      	bne.n	cdd8 <_adc_init+0x38>
    cde0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cde2:	f013 0f01 	tst.w	r3, #1
    cde6:	d1fb      	bne.n	cde0 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    cde8:	2316      	movs	r3, #22
    cdea:	4a37      	ldr	r2, [pc, #220]	; (cec8 <_adc_init+0x128>)
    cdec:	fb03 2301 	mla	r3, r3, r1, r2
    cdf0:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    cdf2:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    cdf4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cdf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    cdfa:	2b00      	cmp	r3, #0
    cdfc:	d1fa      	bne.n	cdf4 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    cdfe:	2316      	movs	r3, #22
    ce00:	4a31      	ldr	r2, [pc, #196]	; (cec8 <_adc_init+0x128>)
    ce02:	fb03 2301 	mla	r3, r3, r1, r2
    ce06:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    ce08:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    ce10:	2b00      	cmp	r3, #0
    ce12:	d1fa      	bne.n	ce0a <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    ce14:	2316      	movs	r3, #22
    ce16:	4a2c      	ldr	r2, [pc, #176]	; (cec8 <_adc_init+0x128>)
    ce18:	fb03 2301 	mla	r3, r3, r1, r2
    ce1c:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    ce1e:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    ce20:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    ce22:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce24:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce26:	f3c3 030b 	ubfx	r3, r3, #0, #12
    ce2a:	2b00      	cmp	r3, #0
    ce2c:	d1fa      	bne.n	ce24 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    ce2e:	2316      	movs	r3, #22
    ce30:	4a25      	ldr	r2, [pc, #148]	; (cec8 <_adc_init+0x128>)
    ce32:	fb03 2301 	mla	r3, r3, r1, r2
    ce36:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    ce38:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce3a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    ce40:	2b00      	cmp	r3, #0
    ce42:	d1fa      	bne.n	ce3a <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    ce44:	2316      	movs	r3, #22
    ce46:	4a20      	ldr	r2, [pc, #128]	; (cec8 <_adc_init+0x128>)
    ce48:	fb03 2301 	mla	r3, r3, r1, r2
    ce4c:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    ce4e:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce50:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce52:	f3c3 030b 	ubfx	r3, r3, #0, #12
    ce56:	2b00      	cmp	r3, #0
    ce58:	d1fa      	bne.n	ce50 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    ce5a:	2316      	movs	r3, #22
    ce5c:	4a1a      	ldr	r2, [pc, #104]	; (cec8 <_adc_init+0x128>)
    ce5e:	fb03 2301 	mla	r3, r3, r1, r2
    ce62:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    ce64:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce66:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce68:	f013 0f80 	tst.w	r3, #128	; 0x80
    ce6c:	d1fb      	bne.n	ce66 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    ce6e:	2316      	movs	r3, #22
    ce70:	4a15      	ldr	r2, [pc, #84]	; (cec8 <_adc_init+0x128>)
    ce72:	fb03 2301 	mla	r3, r3, r1, r2
    ce76:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    ce78:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce7a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce7c:	f413 7f80 	tst.w	r3, #256	; 0x100
    ce80:	d1fb      	bne.n	ce7a <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    ce82:	2316      	movs	r3, #22
    ce84:	4a10      	ldr	r2, [pc, #64]	; (cec8 <_adc_init+0x128>)
    ce86:	fb03 2301 	mla	r3, r3, r1, r2
    ce8a:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    ce8c:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ce8e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ce90:	f413 7f00 	tst.w	r3, #512	; 0x200
    ce94:	d1fb      	bne.n	ce8e <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    ce96:	2316      	movs	r3, #22
    ce98:	4a0b      	ldr	r2, [pc, #44]	; (cec8 <_adc_init+0x128>)
    ce9a:	fb03 2301 	mla	r3, r3, r1, r2
    ce9e:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    cea0:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    cea2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cea4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    cea8:	d1fb      	bne.n	cea2 <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    ceaa:	2216      	movs	r2, #22
    ceac:	4b06      	ldr	r3, [pc, #24]	; (cec8 <_adc_init+0x128>)
    ceae:	fb02 3101 	mla	r1, r2, r1, r3
    ceb2:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    ceb4:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    ceb6:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    ceb8:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    ceba:	6b03      	ldr	r3, [r0, #48]	; 0x30
    cebc:	f013 0f03 	tst.w	r3, #3
    cec0:	d1fb      	bne.n	ceba <_adc_init+0x11a>

	return ERR_NONE;
}
    cec2:	2000      	movs	r0, #0
    cec4:	4770      	bx	lr
    cec6:	bf00      	nop
    cec8:	0001442c 	.word	0x0001442c

0000cecc <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    cecc:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    cece:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    ced0:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    ced4:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    ced8:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    ceda:	f013 0f01 	tst.w	r3, #1
    cede:	d106      	bne.n	ceee <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    cee0:	f013 0f02 	tst.w	r3, #2
    cee4:	d10d      	bne.n	cf02 <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    cee6:	f013 0f04 	tst.w	r3, #4
    ceea:	d111      	bne.n	cf10 <_adc_interrupt_handler+0x44>
    ceec:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    ceee:	2301      	movs	r3, #1
    cef0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    cef4:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    cef8:	6883      	ldr	r3, [r0, #8]
    cefa:	b292      	uxth	r2, r2
    cefc:	2100      	movs	r1, #0
    cefe:	4798      	blx	r3
    cf00:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    cf02:	2302      	movs	r3, #2
    cf04:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    cf08:	6843      	ldr	r3, [r0, #4]
    cf0a:	2100      	movs	r1, #0
    cf0c:	4798      	blx	r3
    cf0e:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    cf10:	2304      	movs	r3, #4
    cf12:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    cf16:	6803      	ldr	r3, [r0, #0]
    cf18:	2100      	movs	r1, #0
    cf1a:	4798      	blx	r3
	}
}
    cf1c:	e7e6      	b.n	ceec <_adc_interrupt_handler+0x20>

0000cf1e <_adc_get_irq_num>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    cf1e:	6940      	ldr	r0, [r0, #20]
    cf20:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    cf24:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    cf28:	0a80      	lsrs	r0, r0, #10
	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    cf2a:	0040      	lsls	r0, r0, #1
    cf2c:	3076      	adds	r0, #118	; 0x76
}
    cf2e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    cf32:	4770      	bx	lr

0000cf34 <_adc_async_init>:
{
    cf34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cf38:	4605      	mov	r5, r0
    cf3a:	460c      	mov	r4, r1
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    cf3c:	4608      	mov	r0, r1
    cf3e:	4b37      	ldr	r3, [pc, #220]	; (d01c <_adc_async_init+0xe8>)
    cf40:	4798      	blx	r3
    cf42:	4601      	mov	r1, r0
    cf44:	4620      	mov	r0, r4
    cf46:	4b36      	ldr	r3, [pc, #216]	; (d020 <_adc_async_init+0xec>)
    cf48:	4798      	blx	r3
	if (init_status) {
    cf4a:	4606      	mov	r6, r0
    cf4c:	b110      	cbz	r0, cf54 <_adc_async_init+0x20>
}
    cf4e:	4630      	mov	r0, r6
    cf50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    cf54:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    cf56:	4b33      	ldr	r3, [pc, #204]	; (d024 <_adc_async_init+0xf0>)
    cf58:	429c      	cmp	r4, r3
    cf5a:	d05c      	beq.n	d016 <_adc_async_init+0xe2>
	if (hw == ADC1) {
    cf5c:	4b32      	ldr	r3, [pc, #200]	; (d028 <_adc_async_init+0xf4>)
    cf5e:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    cf60:	bf04      	itt	eq
    cf62:	4b32      	ldreq	r3, [pc, #200]	; (d02c <_adc_async_init+0xf8>)
    cf64:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    cf66:	4628      	mov	r0, r5
    cf68:	4f31      	ldr	r7, [pc, #196]	; (d030 <_adc_async_init+0xfc>)
    cf6a:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cf6c:	0943      	lsrs	r3, r0, #5
    cf6e:	f000 001f 	and.w	r0, r0, #31
    cf72:	2401      	movs	r4, #1
    cf74:	fa04 f000 	lsl.w	r0, r4, r0
    cf78:	f8df 80b8 	ldr.w	r8, [pc, #184]	; d034 <_adc_async_init+0x100>
    cf7c:	3320      	adds	r3, #32
    cf7e:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    cf82:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cf86:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    cf8a:	4628      	mov	r0, r5
    cf8c:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cf8e:	0943      	lsrs	r3, r0, #5
    cf90:	f000 001f 	and.w	r0, r0, #31
    cf94:	fa04 f000 	lsl.w	r0, r4, r0
    cf98:	3360      	adds	r3, #96	; 0x60
    cf9a:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    cf9e:	4628      	mov	r0, r5
    cfa0:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cfa2:	0943      	lsrs	r3, r0, #5
    cfa4:	f000 001f 	and.w	r0, r0, #31
    cfa8:	4084      	lsls	r4, r0
    cfaa:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    cfae:	4628      	mov	r0, r5
    cfb0:	47b8      	blx	r7
    cfb2:	3001      	adds	r0, #1
    cfb4:	b280      	uxth	r0, r0
    cfb6:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    cfb8:	2b00      	cmp	r3, #0
    cfba:	dbc8      	blt.n	cf4e <_adc_async_init+0x1a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cfbc:	095b      	lsrs	r3, r3, #5
    cfbe:	f000 001f 	and.w	r0, r0, #31
    cfc2:	2201      	movs	r2, #1
    cfc4:	fa02 f000 	lsl.w	r0, r2, r0
    cfc8:	3320      	adds	r3, #32
    cfca:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    cfce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cfd2:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    cfd6:	4628      	mov	r0, r5
    cfd8:	47b8      	blx	r7
    cfda:	3001      	adds	r0, #1
    cfdc:	b280      	uxth	r0, r0
    cfde:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    cfe0:	2b00      	cmp	r3, #0
    cfe2:	dbb4      	blt.n	cf4e <_adc_async_init+0x1a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cfe4:	095b      	lsrs	r3, r3, #5
    cfe6:	f000 001f 	and.w	r0, r0, #31
    cfea:	2201      	movs	r2, #1
    cfec:	fa02 f000 	lsl.w	r0, r2, r0
    cff0:	3360      	adds	r3, #96	; 0x60
    cff2:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    cff6:	4628      	mov	r0, r5
    cff8:	47b8      	blx	r7
    cffa:	3001      	adds	r0, #1
    cffc:	b280      	uxth	r0, r0
    cffe:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    d000:	2b00      	cmp	r3, #0
    d002:	dba4      	blt.n	cf4e <_adc_async_init+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d004:	095b      	lsrs	r3, r3, #5
    d006:	f000 001f 	and.w	r0, r0, #31
    d00a:	2201      	movs	r2, #1
    d00c:	fa02 f000 	lsl.w	r0, r2, r0
    d010:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    d014:	e79b      	b.n	cf4e <_adc_async_init+0x1a>
		_adc0_dev = dev;
    d016:	4b05      	ldr	r3, [pc, #20]	; (d02c <_adc_async_init+0xf8>)
    d018:	601d      	str	r5, [r3, #0]
    d01a:	e7a4      	b.n	cf66 <_adc_async_init+0x32>
    d01c:	0000cd89 	.word	0x0000cd89
    d020:	0000cda1 	.word	0x0000cda1
    d024:	43001c00 	.word	0x43001c00
    d028:	43002000 	.word	0x43002000
    d02c:	2000097c 	.word	0x2000097c
    d030:	0000cf1f 	.word	0x0000cf1f
    d034:	e000e100 	.word	0xe000e100

0000d038 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    d038:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    d03a:	8813      	ldrh	r3, [r2, #0]
    d03c:	b29b      	uxth	r3, r3
    d03e:	f043 0302 	orr.w	r3, r3, #2
    d042:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d044:	6b13      	ldr	r3, [r2, #48]	; 0x30
    d046:	f013 0f03 	tst.w	r3, #3
    d04a:	d1fb      	bne.n	d044 <_adc_async_enable_channel+0xc>
}
    d04c:	4770      	bx	lr

0000d04e <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    d04e:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    d050:	88db      	ldrh	r3, [r3, #6]
    d052:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    d056:	2b03      	cmp	r3, #3
}
    d058:	bf0c      	ite	eq
    d05a:	2001      	moveq	r0, #1
    d05c:	2002      	movne	r0, #2
    d05e:	4770      	bx	lr

0000d060 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    d060:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    d062:	7d13      	ldrb	r3, [r2, #20]
    d064:	f043 0302 	orr.w	r3, r3, #2
    d068:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d06a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    d06c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d070:	2b00      	cmp	r3, #0
    d072:	d1fa      	bne.n	d06a <_adc_async_convert+0xa>
}
    d074:	4770      	bx	lr

0000d076 <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    d076:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    d078:	2a01      	cmp	r2, #1
    d07a:	d007      	beq.n	d08c <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    d07c:	2a02      	cmp	r2, #2
    d07e:	d00e      	beq.n	d09e <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    d080:	b91a      	cbnz	r2, d08a <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    d082:	b1ab      	cbz	r3, d0b0 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    d084:	2301      	movs	r3, #1
    d086:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    d08a:	4770      	bx	lr
	if (value == 0x0) {
    d08c:	b91b      	cbnz	r3, d096 <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    d08e:	2304      	movs	r3, #4
    d090:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    d094:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    d096:	2304      	movs	r3, #4
    d098:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    d09c:	4770      	bx	lr
	if (value == 0x0) {
    d09e:	b91b      	cbnz	r3, d0a8 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    d0a0:	2302      	movs	r3, #2
    d0a2:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    d0a6:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    d0a8:	2302      	movs	r3, #2
    d0aa:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    d0ae:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    d0b0:	2301      	movs	r3, #1
    d0b2:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    d0b6:	4770      	bx	lr

0000d0b8 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    d0b8:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    d0ba:	4b02      	ldr	r3, [pc, #8]	; (d0c4 <ADC0_0_Handler+0xc>)
    d0bc:	6818      	ldr	r0, [r3, #0]
    d0be:	4b02      	ldr	r3, [pc, #8]	; (d0c8 <ADC0_0_Handler+0x10>)
    d0c0:	4798      	blx	r3
    d0c2:	bd08      	pop	{r3, pc}
    d0c4:	2000097c 	.word	0x2000097c
    d0c8:	0000cecd 	.word	0x0000cecd

0000d0cc <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    d0cc:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    d0ce:	4b02      	ldr	r3, [pc, #8]	; (d0d8 <ADC0_1_Handler+0xc>)
    d0d0:	6818      	ldr	r0, [r3, #0]
    d0d2:	4b02      	ldr	r3, [pc, #8]	; (d0dc <ADC0_1_Handler+0x10>)
    d0d4:	4798      	blx	r3
    d0d6:	bd08      	pop	{r3, pc}
    d0d8:	2000097c 	.word	0x2000097c
    d0dc:	0000cecd 	.word	0x0000cecd

0000d0e0 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    d0e0:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    d0e2:	4b02      	ldr	r3, [pc, #8]	; (d0ec <ADC1_0_Handler+0xc>)
    d0e4:	6858      	ldr	r0, [r3, #4]
    d0e6:	4b02      	ldr	r3, [pc, #8]	; (d0f0 <ADC1_0_Handler+0x10>)
    d0e8:	4798      	blx	r3
    d0ea:	bd08      	pop	{r3, pc}
    d0ec:	2000097c 	.word	0x2000097c
    d0f0:	0000cecd 	.word	0x0000cecd

0000d0f4 <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    d0f4:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    d0f6:	4b02      	ldr	r3, [pc, #8]	; (d100 <ADC1_1_Handler+0xc>)
    d0f8:	6858      	ldr	r0, [r3, #4]
    d0fa:	4b02      	ldr	r3, [pc, #8]	; (d104 <ADC1_1_Handler+0x10>)
    d0fc:	4798      	blx	r3
    d0fe:	bd08      	pop	{r3, pc}
    d100:	2000097c 	.word	0x2000097c
    d104:	0000cecd 	.word	0x0000cecd

0000d108 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d108:	0943      	lsrs	r3, r0, #5
    d10a:	f000 001f 	and.w	r0, r0, #31
    d10e:	2201      	movs	r2, #1
    d110:	fa02 f000 	lsl.w	r0, r2, r0
    d114:	3340      	adds	r3, #64	; 0x40
    d116:	4a02      	ldr	r2, [pc, #8]	; (d120 <_irq_set+0x18>)
    d118:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    d11c:	4770      	bx	lr
    d11e:	bf00      	nop
    d120:	e000e100 	.word	0xe000e100

0000d124 <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    d124:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    d128:	00c0      	lsls	r0, r0, #3
    d12a:	4770      	bx	lr

0000d12c <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    d12c:	4b01      	ldr	r3, [pc, #4]	; (d134 <_get_cycles_for_ms+0x8>)
    d12e:	fb03 f000 	mul.w	r0, r3, r0
    d132:	4770      	bx	lr
    d134:	0001d4c0 	.word	0x0001d4c0

0000d138 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    d138:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    d13a:	4a0e      	ldr	r2, [pc, #56]	; (d174 <_init_chip+0x3c>)
    d13c:	8813      	ldrh	r3, [r2, #0]
    d13e:	b29b      	uxth	r3, r3
    d140:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    d144:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    d146:	4b0c      	ldr	r3, [pc, #48]	; (d178 <_init_chip+0x40>)
    d148:	4798      	blx	r3
	_oscctrl_init_sources();
    d14a:	4b0c      	ldr	r3, [pc, #48]	; (d17c <_init_chip+0x44>)
    d14c:	4798      	blx	r3
	_mclk_init();
    d14e:	4b0c      	ldr	r3, [pc, #48]	; (d180 <_init_chip+0x48>)
    d150:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    d152:	2004      	movs	r0, #4
    d154:	4c0b      	ldr	r4, [pc, #44]	; (d184 <_init_chip+0x4c>)
    d156:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    d158:	4b0b      	ldr	r3, [pc, #44]	; (d188 <_init_chip+0x50>)
    d15a:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    d15c:	f640 70fb 	movw	r0, #4091	; 0xffb
    d160:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    d162:	4a0a      	ldr	r2, [pc, #40]	; (d18c <_init_chip+0x54>)
    d164:	6913      	ldr	r3, [r2, #16]
    d166:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    d16a:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    d16c:	4b08      	ldr	r3, [pc, #32]	; (d190 <_init_chip+0x58>)
    d16e:	4798      	blx	r3
    d170:	bd10      	pop	{r4, pc}
    d172:	bf00      	nop
    d174:	41004000 	.word	0x41004000
    d178:	0000d82d 	.word	0x0000d82d
    d17c:	0000d841 	.word	0x0000d841
    d180:	0000d53d 	.word	0x0000d53d
    d184:	0000d4c5 	.word	0x0000d4c5
    d188:	0000d845 	.word	0x0000d845
    d18c:	40000800 	.word	0x40000800
    d190:	0000d209 	.word	0x0000d209

0000d194 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    d194:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    d196:	4a1a      	ldr	r2, [pc, #104]	; (d200 <_dmac_handler+0x6c>)
    d198:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    d19a:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    d19e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    d1a2:	4818      	ldr	r0, [pc, #96]	; (d204 <_dmac_handler+0x70>)
    d1a4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    d1a8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    d1ac:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    d1b0:	f012 0f01 	tst.w	r2, #1
    d1b4:	d10a      	bne.n	d1cc <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    d1b6:	011a      	lsls	r2, r3, #4
    d1b8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d1bc:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    d1c0:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    d1c4:	f012 0f02 	tst.w	r2, #2
    d1c8:	d10b      	bne.n	d1e2 <_dmac_handler+0x4e>
    d1ca:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    d1cc:	011a      	lsls	r2, r3, #4
    d1ce:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d1d2:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    d1d6:	2101      	movs	r1, #1
    d1d8:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    d1dc:	6843      	ldr	r3, [r0, #4]
    d1de:	4798      	blx	r3
    d1e0:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    d1e2:	011a      	lsls	r2, r3, #4
    d1e4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d1e8:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    d1ec:	2102      	movs	r1, #2
    d1ee:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    d1f2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    d1f6:	4a03      	ldr	r2, [pc, #12]	; (d204 <_dmac_handler+0x70>)
    d1f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1fc:	4798      	blx	r3
	}
}
    d1fe:	e7e4      	b.n	d1ca <_dmac_handler+0x36>
    d200:	4100a000 	.word	0x4100a000
    d204:	20000984 	.word	0x20000984

0000d208 <_dma_init>:
{
    d208:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    d20a:	4a32      	ldr	r2, [pc, #200]	; (d2d4 <_dma_init+0xcc>)
    d20c:	8813      	ldrh	r3, [r2, #0]
    d20e:	f023 0302 	bic.w	r3, r3, #2
    d212:	041b      	lsls	r3, r3, #16
    d214:	0c1b      	lsrs	r3, r3, #16
    d216:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    d218:	8853      	ldrh	r3, [r2, #2]
    d21a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    d21e:	041b      	lsls	r3, r3, #16
    d220:	0c1b      	lsrs	r3, r3, #16
    d222:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    d224:	8813      	ldrh	r3, [r2, #0]
    d226:	b29b      	uxth	r3, r3
    d228:	f043 0301 	orr.w	r3, r3, #1
    d22c:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    d22e:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    d230:	f013 0f01 	tst.w	r3, #1
    d234:	d1fb      	bne.n	d22e <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    d236:	4b27      	ldr	r3, [pc, #156]	; (d2d4 <_dma_init+0xcc>)
    d238:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    d23c:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    d23e:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    d240:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    d244:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    d248:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    d24a:	2100      	movs	r1, #0
    d24c:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    d24e:	4a22      	ldr	r2, [pc, #136]	; (d2d8 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    d250:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    d252:	4a22      	ldr	r2, [pc, #136]	; (d2dc <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    d254:	639a      	str	r2, [r3, #56]	; 0x38
    d256:	4b22      	ldr	r3, [pc, #136]	; (d2e0 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    d258:	4c1f      	ldr	r4, [pc, #124]	; (d2d8 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    d25a:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    d25c:	681d      	ldr	r5, [r3, #0]
    d25e:	0108      	lsls	r0, r1, #4
    d260:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    d264:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    d268:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    d26a:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    d26c:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    d270:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    d272:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    d276:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    d278:	1822      	adds	r2, r4, r0
    d27a:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    d27c:	60d6      	str	r6, [r2, #12]
    d27e:	3101      	adds	r1, #1
    d280:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    d282:	2920      	cmp	r1, #32
    d284:	d1ea      	bne.n	d25c <_dma_init+0x54>
    d286:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d288:	2001      	movs	r0, #1
    d28a:	4916      	ldr	r1, [pc, #88]	; (d2e4 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    d28c:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    d28e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    d292:	d00b      	beq.n	d2ac <_dma_init+0xa4>
    d294:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    d296:	2b24      	cmp	r3, #36	; 0x24
    d298:	d1f8      	bne.n	d28c <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    d29a:	4a0e      	ldr	r2, [pc, #56]	; (d2d4 <_dma_init+0xcc>)
    d29c:	8813      	ldrh	r3, [r2, #0]
    d29e:	b29b      	uxth	r3, r3
    d2a0:	f043 0302 	orr.w	r3, r3, #2
    d2a4:	8013      	strh	r3, [r2, #0]
}
    d2a6:	2000      	movs	r0, #0
    d2a8:	bc70      	pop	{r4, r5, r6}
    d2aa:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d2ac:	095c      	lsrs	r4, r3, #5
    d2ae:	f002 021f 	and.w	r2, r2, #31
    d2b2:	fa00 f202 	lsl.w	r2, r0, r2
    d2b6:	f104 0520 	add.w	r5, r4, #32
    d2ba:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    d2be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d2c2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d2c6:	f104 0560 	add.w	r5, r4, #96	; 0x60
    d2ca:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d2ce:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    d2d2:	e7df      	b.n	d294 <_dma_init+0x8c>
    d2d4:	4100a000 	.word	0x4100a000
    d2d8:	20013f20 	.word	0x20013f20
    d2dc:	20014120 	.word	0x20014120
    d2e0:	00014458 	.word	0x00014458
    d2e4:	e000e100 	.word	0xe000e100

0000d2e8 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    d2e8:	b991      	cbnz	r1, d310 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    d2ea:	b942      	cbnz	r2, d2fe <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    d2ec:	0100      	lsls	r0, r0, #4
    d2ee:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d2f2:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d2f6:	2302      	movs	r3, #2
    d2f8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    d2fc:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    d2fe:	0100      	lsls	r0, r0, #4
    d300:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d304:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d308:	2302      	movs	r3, #2
    d30a:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    d30e:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    d310:	2901      	cmp	r1, #1
    d312:	d000      	beq.n	d316 <_dma_set_irq_state+0x2e>
    d314:	4770      	bx	lr
	if (value == 0x0) {
    d316:	b142      	cbz	r2, d32a <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    d318:	0100      	lsls	r0, r0, #4
    d31a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d31e:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d322:	2301      	movs	r3, #1
    d324:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    d328:	e7f4      	b.n	d314 <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    d32a:	0100      	lsls	r0, r0, #4
    d32c:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d330:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d334:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    d338:	4770      	bx	lr
	...

0000d33c <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    d33c:	4b02      	ldr	r3, [pc, #8]	; (d348 <_dma_set_destination_address+0xc>)
    d33e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d342:	6081      	str	r1, [r0, #8]
}
    d344:	2000      	movs	r0, #0
    d346:	4770      	bx	lr
    d348:	20013f20 	.word	0x20013f20

0000d34c <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    d34c:	4b02      	ldr	r3, [pc, #8]	; (d358 <_dma_set_source_address+0xc>)
    d34e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d352:	6041      	str	r1, [r0, #4]
}
    d354:	2000      	movs	r0, #0
    d356:	4770      	bx	lr
    d358:	20013f20 	.word	0x20013f20

0000d35c <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d35c:	4a05      	ldr	r2, [pc, #20]	; (d374 <_dma_srcinc_enable+0x18>)
    d35e:	0100      	lsls	r0, r0, #4
    d360:	5a13      	ldrh	r3, [r2, r0]
    d362:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    d364:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    d368:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    d36c:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    d36e:	5211      	strh	r1, [r2, r0]
}
    d370:	2000      	movs	r0, #0
    d372:	4770      	bx	lr
    d374:	20013f20 	.word	0x20013f20

0000d378 <_dma_set_data_amount>:
{
    d378:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    d37a:	4c14      	ldr	r4, [pc, #80]	; (d3cc <_dma_set_data_amount+0x54>)
    d37c:	0102      	lsls	r2, r0, #4
    d37e:	18a3      	adds	r3, r4, r2
    d380:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d382:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    d384:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d388:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    d38a:	f412 6f00 	tst.w	r2, #2048	; 0x800
    d38e:	d006      	beq.n	d39e <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    d390:	fa01 f403 	lsl.w	r4, r1, r3
    d394:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    d396:	4a0d      	ldr	r2, [pc, #52]	; (d3cc <_dma_set_data_amount+0x54>)
    d398:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    d39c:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    d39e:	4c0b      	ldr	r4, [pc, #44]	; (d3cc <_dma_set_data_amount+0x54>)
    d3a0:	0102      	lsls	r2, r0, #4
    d3a2:	18a5      	adds	r5, r4, r2
    d3a4:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d3a6:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    d3a8:	f412 6f80 	tst.w	r2, #1024	; 0x400
    d3ac:	d005      	beq.n	d3ba <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    d3ae:	fa01 f303 	lsl.w	r3, r1, r3
    d3b2:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    d3b4:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    d3b8:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    d3ba:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    d3bc:	4b03      	ldr	r3, [pc, #12]	; (d3cc <_dma_set_data_amount+0x54>)
    d3be:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d3c2:	8041      	strh	r1, [r0, #2]
}
    d3c4:	2000      	movs	r0, #0
    d3c6:	bc30      	pop	{r4, r5}
    d3c8:	4770      	bx	lr
    d3ca:	bf00      	nop
    d3cc:	20013f20 	.word	0x20013f20

0000d3d0 <_dma_enable_transaction>:
{
    d3d0:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    d3d2:	4c0d      	ldr	r4, [pc, #52]	; (d408 <_dma_enable_transaction+0x38>)
    d3d4:	0103      	lsls	r3, r0, #4
    d3d6:	5ae2      	ldrh	r2, [r4, r3]
    d3d8:	b292      	uxth	r2, r2
    d3da:	f042 0201 	orr.w	r2, r2, #1
    d3de:	52e2      	strh	r2, [r4, r3]
    d3e0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    d3e4:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    d3e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    d3ea:	f042 0202 	orr.w	r2, r2, #2
    d3ee:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    d3f0:	b131      	cbz	r1, d400 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    d3f2:	4a06      	ldr	r2, [pc, #24]	; (d40c <_dma_enable_transaction+0x3c>)
    d3f4:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    d3f6:	2301      	movs	r3, #1
    d3f8:	fa03 f000 	lsl.w	r0, r3, r0
    d3fc:	4308      	orrs	r0, r1
    d3fe:	6110      	str	r0, [r2, #16]
}
    d400:	2000      	movs	r0, #0
    d402:	f85d 4b04 	ldr.w	r4, [sp], #4
    d406:	4770      	bx	lr
    d408:	20013f20 	.word	0x20013f20
    d40c:	4100a000 	.word	0x4100a000

0000d410 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    d410:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    d414:	4b02      	ldr	r3, [pc, #8]	; (d420 <_dma_get_channel_resource+0x10>)
    d416:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    d41a:	6001      	str	r1, [r0, #0]
}
    d41c:	2000      	movs	r0, #0
    d41e:	4770      	bx	lr
    d420:	20000984 	.word	0x20000984

0000d424 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    d424:	b508      	push	{r3, lr}
	_dmac_handler();
    d426:	4b01      	ldr	r3, [pc, #4]	; (d42c <DMAC_0_Handler+0x8>)
    d428:	4798      	blx	r3
    d42a:	bd08      	pop	{r3, pc}
    d42c:	0000d195 	.word	0x0000d195

0000d430 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    d430:	b508      	push	{r3, lr}
	_dmac_handler();
    d432:	4b01      	ldr	r3, [pc, #4]	; (d438 <DMAC_1_Handler+0x8>)
    d434:	4798      	blx	r3
    d436:	bd08      	pop	{r3, pc}
    d438:	0000d195 	.word	0x0000d195

0000d43c <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    d43c:	b508      	push	{r3, lr}
	_dmac_handler();
    d43e:	4b01      	ldr	r3, [pc, #4]	; (d444 <DMAC_2_Handler+0x8>)
    d440:	4798      	blx	r3
    d442:	bd08      	pop	{r3, pc}
    d444:	0000d195 	.word	0x0000d195

0000d448 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    d448:	b508      	push	{r3, lr}
	_dmac_handler();
    d44a:	4b01      	ldr	r3, [pc, #4]	; (d450 <DMAC_3_Handler+0x8>)
    d44c:	4798      	blx	r3
    d44e:	bd08      	pop	{r3, pc}
    d450:	0000d195 	.word	0x0000d195

0000d454 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    d454:	b508      	push	{r3, lr}
	_dmac_handler();
    d456:	4b01      	ldr	r3, [pc, #4]	; (d45c <DMAC_4_Handler+0x8>)
    d458:	4798      	blx	r3
    d45a:	bd08      	pop	{r3, pc}
    d45c:	0000d195 	.word	0x0000d195

0000d460 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    d460:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    d462:	2000      	movs	r0, #0
    d464:	4770      	bx	lr
	...

0000d468 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    d468:	b430      	push	{r4, r5}
    d46a:	4814      	ldr	r0, [pc, #80]	; (d4bc <_event_system_init+0x54>)
    d46c:	f100 0543 	add.w	r5, r0, #67	; 0x43
    d470:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    d472:	4c13      	ldr	r4, [pc, #76]	; (d4c0 <_event_system_init+0x58>)
    d474:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    d476:	f813 1b01 	ldrb.w	r1, [r3], #1
    d47a:	3248      	adds	r2, #72	; 0x48
    d47c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    d480:	42ab      	cmp	r3, r5
    d482:	d1f7      	bne.n	d474 <_event_system_init+0xc>
    d484:	480d      	ldr	r0, [pc, #52]	; (d4bc <_event_system_init+0x54>)
    d486:	f100 0442 	add.w	r4, r0, #66	; 0x42
    d48a:	3080      	adds	r0, #128	; 0x80
    d48c:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    d48e:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    d492:	00ca      	lsls	r2, r1, #3
    d494:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d498:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    d49c:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    d49e:	f850 3f04 	ldr.w	r3, [r0, #4]!
    d4a2:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    d4a4:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    d4a8:	43db      	mvns	r3, r3
    d4aa:	b2db      	uxtb	r3, r3
    d4ac:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    d4b0:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    d4b2:	2920      	cmp	r1, #32
    d4b4:	d1eb      	bne.n	d48e <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    d4b6:	2000      	movs	r0, #0
    d4b8:	bc30      	pop	{r4, r5}
    d4ba:	4770      	bx	lr
    d4bc:	00014558 	.word	0x00014558
    d4c0:	4100e000 	.word	0x4100e000

0000d4c4 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    d4c4:	f010 0f01 	tst.w	r0, #1
    d4c8:	d008      	beq.n	d4dc <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d4ca:	4a17      	ldr	r2, [pc, #92]	; (d528 <_gclk_init_generators_by_fref+0x64>)
    d4cc:	4b17      	ldr	r3, [pc, #92]	; (d52c <_gclk_init_generators_by_fref+0x68>)
    d4ce:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d4d0:	4619      	mov	r1, r3
    d4d2:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d4d6:	684b      	ldr	r3, [r1, #4]
    d4d8:	4213      	tst	r3, r2
    d4da:	d1fc      	bne.n	d4d6 <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    d4dc:	f010 0f02 	tst.w	r0, #2
    d4e0:	d008      	beq.n	d4f4 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d4e2:	4a13      	ldr	r2, [pc, #76]	; (d530 <_gclk_init_generators_by_fref+0x6c>)
    d4e4:	4b11      	ldr	r3, [pc, #68]	; (d52c <_gclk_init_generators_by_fref+0x68>)
    d4e6:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d4e8:	4619      	mov	r1, r3
    d4ea:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d4ee:	684b      	ldr	r3, [r1, #4]
    d4f0:	4213      	tst	r3, r2
    d4f2:	d1fc      	bne.n	d4ee <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    d4f4:	f010 0f04 	tst.w	r0, #4
    d4f8:	d008      	beq.n	d50c <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d4fa:	4a0e      	ldr	r2, [pc, #56]	; (d534 <_gclk_init_generators_by_fref+0x70>)
    d4fc:	4b0b      	ldr	r3, [pc, #44]	; (d52c <_gclk_init_generators_by_fref+0x68>)
    d4fe:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d500:	4619      	mov	r1, r3
    d502:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d506:	684b      	ldr	r3, [r1, #4]
    d508:	4213      	tst	r3, r2
    d50a:	d1fc      	bne.n	d506 <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    d50c:	f010 0f08 	tst.w	r0, #8
    d510:	d008      	beq.n	d524 <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d512:	4a09      	ldr	r2, [pc, #36]	; (d538 <_gclk_init_generators_by_fref+0x74>)
    d514:	4b05      	ldr	r3, [pc, #20]	; (d52c <_gclk_init_generators_by_fref+0x68>)
    d516:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d518:	4619      	mov	r1, r3
    d51a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d51e:	684b      	ldr	r3, [r1, #4]
    d520:	4213      	tst	r3, r2
    d522:	d1fc      	bne.n	d51e <_gclk_init_generators_by_fref+0x5a>
    d524:	4770      	bx	lr
    d526:	bf00      	nop
    d528:	00010108 	.word	0x00010108
    d52c:	40001c00 	.word	0x40001c00
    d530:	00010106 	.word	0x00010106
    d534:	00100106 	.word	0x00100106
    d538:	00010104 	.word	0x00010104

0000d53c <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    d53c:	2201      	movs	r2, #1
    d53e:	4b01      	ldr	r3, [pc, #4]	; (d544 <_mclk_init+0x8>)
    d540:	715a      	strb	r2, [r3, #5]
    d542:	4770      	bx	lr
    d544:	40000800 	.word	0x40000800

0000d548 <_flash_program>:
 * \param[in]  buffer        Pointer to buffer where the data to
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size)
{
    d548:	b470      	push	{r4, r5, r6}
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    d54a:	8a44      	ldrh	r4, [r0, #18]
	uint32_t *ptr_read    = (uint32_t *)buffer;
	uint32_t  nvm_address = dst_addr / 4;
	uint16_t  i;

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    d54c:	f014 0f01 	tst.w	r4, #1
    d550:	d0fb      	beq.n	d54a <_flash_program+0x2>
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    d552:	f24a 5415 	movw	r4, #42261	; 0xa515
    d556:	8084      	strh	r4, [r0, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    d558:	8a44      	ldrh	r4, [r0, #18]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    d55a:	f014 0f01 	tst.w	r4, #1
    d55e:	d0fb      	beq.n	d558 <_flash_program+0x10>
		/* Wait until this module isn't busy */
	}

	/* Writes to the page buffer must be 32 bits, perform manual copy
	 * to ensure alignment */
	for (i = 0; i < size; i += 4) {
    d560:	b153      	cbz	r3, d578 <_flash_program+0x30>
    d562:	f021 0603 	bic.w	r6, r1, #3
    d566:	1ab6      	subs	r6, r6, r2
    d568:	4614      	mov	r4, r2
		NVM_MEMORY[nvm_address++] = *ptr_read;
    d56a:	6825      	ldr	r5, [r4, #0]
    d56c:	51a5      	str	r5, [r4, r6]
		ptr_read++;
    d56e:	3404      	adds	r4, #4
	for (i = 0; i < size; i += 4) {
    d570:	1aa5      	subs	r5, r4, r2
    d572:	b2ad      	uxth	r5, r5
    d574:	42ab      	cmp	r3, r5
    d576:	d8f8      	bhi.n	d56a <_flash_program+0x22>
    d578:	8a43      	ldrh	r3, [r0, #18]
	}

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    d57a:	f013 0f01 	tst.w	r3, #1
    d57e:	d0fb      	beq.n	d578 <_flash_program+0x30>
	((Nvmctrl *)hw)->ADDR.reg = data;
    d580:	6141      	str	r1, [r0, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    d582:	f24a 5303 	movw	r3, #42243	; 0xa503
    d586:	8083      	strh	r3, [r0, #4]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WP | NVMCTRL_CTRLB_CMDEX_KEY);
}
    d588:	bc70      	pop	{r4, r5, r6}
    d58a:	4770      	bx	lr

0000d58c <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    d58c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    d58e:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    d590:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    d592:	f012 0f01 	tst.w	r2, #1
    d596:	d005      	beq.n	d5a4 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    d598:	2201      	movs	r2, #1
    d59a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    d59c:	6803      	ldr	r3, [r0, #0]
    d59e:	b153      	cbz	r3, d5b6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    d5a0:	4798      	blx	r3
    d5a2:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    d5a4:	8a1a      	ldrh	r2, [r3, #16]
    d5a6:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    d5a8:	b12a      	cbz	r2, d5b6 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    d5aa:	f240 225e 	movw	r2, #606	; 0x25e
    d5ae:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    d5b0:	6843      	ldr	r3, [r0, #4]
    d5b2:	b103      	cbz	r3, d5b6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    d5b4:	4798      	blx	r3
    d5b6:	bd08      	pop	{r3, pc}

0000d5b8 <_flash_init>:
	device->hw = hw;
    d5b8:	6101      	str	r1, [r0, #16]
	return ((Nvmctrl *)hw)->CTRLA.reg;
    d5ba:	880b      	ldrh	r3, [r1, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    d5bc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    d5c0:	049b      	lsls	r3, r3, #18
    d5c2:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    d5c4:	800b      	strh	r3, [r1, #0]
	_nvm_dev = device;
    d5c6:	4b0d      	ldr	r3, [pc, #52]	; (d5fc <_flash_init+0x44>)
    d5c8:	6018      	str	r0, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5ca:	4b0d      	ldr	r3, [pc, #52]	; (d600 <_flash_init+0x48>)
    d5cc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    d5d0:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    d5d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d5d8:	f3bf 8f6f 	isb	sy
    d5dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    d5e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    d5e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d5e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5ec:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    d5f0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5f4:	6019      	str	r1, [r3, #0]
    d5f6:	601a      	str	r2, [r3, #0]
}
    d5f8:	2000      	movs	r0, #0
    d5fa:	4770      	bx	lr
    d5fc:	20000b04 	.word	0x20000b04
    d600:	e000e100 	.word	0xe000e100

0000d604 <_flash_get_page_size>:
}
    d604:	f44f 7000 	mov.w	r0, #512	; 0x200
    d608:	4770      	bx	lr

0000d60a <_flash_get_total_pages>:
	return (uint32_t)hri_nvmctrl_read_PARAM_NVMP_bf(device->hw);
    d60a:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->PARAM.reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;
    d60c:	6898      	ldr	r0, [r3, #8]
}
    d60e:	b280      	uxth	r0, r0
    d610:	4770      	bx	lr

0000d612 <_flash_read>:
{
    d612:	b410      	push	{r4}
	while (!hri_nvmctrl_get_STATUS_READY_bit(device->hw)) {
    d614:	6904      	ldr	r4, [r0, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    d616:	8a60      	ldrh	r0, [r4, #18]
    d618:	f010 0f01 	tst.w	r0, #1
    d61c:	d0fb      	beq.n	d616 <_flash_read+0x4>
	for (i = 0; i < length; i++) {
    d61e:	b143      	cbz	r3, d632 <_flash_read+0x20>
    d620:	3901      	subs	r1, #1
    d622:	4610      	mov	r0, r2
    d624:	4413      	add	r3, r2
		buffer[i] = nvm_addr[src_addr + i];
    d626:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    d62a:	f800 4b01 	strb.w	r4, [r0], #1
	for (i = 0; i < length; i++) {
    d62e:	4298      	cmp	r0, r3
    d630:	d1f9      	bne.n	d626 <_flash_read+0x14>
}
    d632:	f85d 4b04 	ldr.w	r4, [sp], #4
    d636:	4770      	bx	lr

0000d638 <_flash_write>:
{
    d638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d63c:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
    d640:	b085      	sub	sp, #20
    d642:	4682      	mov	sl, r0
    d644:	9203      	str	r2, [sp, #12]
    d646:	4698      	mov	r8, r3
	uint32_t wr_start_addr = dst_addr;
    d648:	460e      	mov	r6, r1
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    d64a:	f8df b0d8 	ldr.w	fp, [pc, #216]	; d724 <_flash_write+0xec>
    d64e:	e034      	b.n	d6ba <_flash_write+0x82>
			wr_start_addr++;
    d650:	3601      	adds	r6, #1
			length--;
    d652:	3801      	subs	r0, #1
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    d654:	45b0      	cmp	r8, r6
    d656:	d312      	bcc.n	d67e <_flash_write+0x46>
    d658:	b170      	cbz	r0, d678 <_flash_write+0x40>
			tmp_buffer[j][k] = *buffer;
    d65a:	f812 cb01 	ldrb.w	ip, [r2], #1
    d65e:	f10d 0e10 	add.w	lr, sp, #16
    d662:	eb0e 2e41 	add.w	lr, lr, r1, lsl #9
    d666:	f80e c003 	strb.w	ip, [lr, r3]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    d66a:	3301      	adds	r3, #1
    d66c:	f3c3 0308 	ubfx	r3, r3, #0, #9
			if (0 == k) {
    d670:	2b00      	cmp	r3, #0
    d672:	d1ed      	bne.n	d650 <_flash_write+0x18>
				j++;
    d674:	3101      	adds	r1, #1
    d676:	e7eb      	b.n	d650 <_flash_write+0x18>
    d678:	9203      	str	r2, [sp, #12]
    d67a:	4680      	mov	r8, r0
    d67c:	e001      	b.n	d682 <_flash_write+0x4a>
    d67e:	9203      	str	r2, [sp, #12]
    d680:	4680      	mov	r8, r0
		_flash_erase_block(device->hw, block_start_addr);
    d682:	f8da 2010 	ldr.w	r2, [sl, #16]
    d686:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    d688:	f013 0f01 	tst.w	r3, #1
    d68c:	d0fb      	beq.n	d686 <_flash_write+0x4e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    d68e:	9b01      	ldr	r3, [sp, #4]
    d690:	6153      	str	r3, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    d692:	f24a 5301 	movw	r3, #42241	; 0xa501
    d696:	8093      	strh	r3, [r2, #4]
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    d698:	f44f 7300 	mov.w	r3, #512	; 0x200
    d69c:	462a      	mov	r2, r5
    d69e:	19e9      	adds	r1, r5, r7
    d6a0:	f8da 0010 	ldr.w	r0, [sl, #16]
    d6a4:	47d8      	blx	fp
    d6a6:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    d6aa:	42a5      	cmp	r5, r4
    d6ac:	d1f4      	bne.n	d698 <_flash_write+0x60>
	} while (block_end_addr < (wr_start_addr + length - 1));
    d6ae:	eb08 0306 	add.w	r3, r8, r6
    d6b2:	3b01      	subs	r3, #1
    d6b4:	9a00      	ldr	r2, [sp, #0]
    d6b6:	429a      	cmp	r2, r3
    d6b8:	d22c      	bcs.n	d714 <_flash_write+0xdc>
		block_start_addr = wr_start_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    d6ba:	f426 53ff 	bic.w	r3, r6, #8160	; 0x1fe0
    d6be:	f023 031f 	bic.w	r3, r3, #31
    d6c2:	9301      	str	r3, [sp, #4]
		block_end_addr   = block_start_addr + NVMCTRL_BLOCK_SIZE - 1;
    d6c4:	f503 52ff 	add.w	r2, r3, #8160	; 0x1fe0
    d6c8:	321f      	adds	r2, #31
    d6ca:	9200      	str	r2, [sp, #0]
    d6cc:	ad04      	add	r5, sp, #16
    d6ce:	f50d 5900 	add.w	r9, sp, #8192	; 0x2000
    d6d2:	f109 0910 	add.w	r9, r9, #16
    d6d6:	462c      	mov	r4, r5
    d6d8:	1b5f      	subs	r7, r3, r5
    d6da:	9502      	str	r5, [sp, #8]
			_flash_read(device, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    d6dc:	f44f 7300 	mov.w	r3, #512	; 0x200
    d6e0:	4622      	mov	r2, r4
    d6e2:	19e1      	adds	r1, r4, r7
    d6e4:	4650      	mov	r0, sl
    d6e6:	4d0e      	ldr	r5, [pc, #56]	; (d720 <_flash_write+0xe8>)
    d6e8:	47a8      	blx	r5
    d6ea:	f504 7400 	add.w	r4, r4, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    d6ee:	454c      	cmp	r4, r9
    d6f0:	d1f4      	bne.n	d6dc <_flash_write+0xa4>
    d6f2:	9d02      	ldr	r5, [sp, #8]
		j = (wr_start_addr - block_start_addr) / NVMCTRL_PAGE_SIZE;
    d6f4:	9b01      	ldr	r3, [sp, #4]
    d6f6:	1af3      	subs	r3, r6, r3
    d6f8:	0a59      	lsrs	r1, r3, #9
    d6fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    d6fe:	9a00      	ldr	r2, [sp, #0]
    d700:	4296      	cmp	r6, r2
    d702:	d8be      	bhi.n	d682 <_flash_write+0x4a>
    d704:	f1b8 0f00 	cmp.w	r8, #0
    d708:	d0bb      	beq.n	d682 <_flash_write+0x4a>
    d70a:	9a03      	ldr	r2, [sp, #12]
			tmp_buffer[j][k] = *buffer;
    d70c:	4640      	mov	r0, r8
    d70e:	f8dd 8000 	ldr.w	r8, [sp]
    d712:	e7a2      	b.n	d65a <_flash_write+0x22>
}
    d714:	f50d 5d00 	add.w	sp, sp, #8192	; 0x2000
    d718:	b005      	add	sp, #20
    d71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d71e:	bf00      	nop
    d720:	0000d613 	.word	0x0000d613
    d724:	0000d549 	.word	0x0000d549

0000d728 <_flash_erase>:
{
    d728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d72c:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
    d730:	4607      	mov	r7, r0
    d732:	460c      	mov	r4, r1
    d734:	4616      	mov	r6, r2
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    d736:	f421 55ff 	bic.w	r5, r1, #8160	; 0x1fe0
    d73a:	f025 051f 	bic.w	r5, r5, #31
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    d73e:	f44f 7200 	mov.w	r2, #512	; 0x200
    d742:	21ff      	movs	r1, #255	; 0xff
    d744:	4668      	mov	r0, sp
    d746:	4b27      	ldr	r3, [pc, #156]	; (d7e4 <_flash_erase+0xbc>)
    d748:	4798      	blx	r3
	if (dst_addr != block_start_addr) {
    d74a:	42ac      	cmp	r4, r5
    d74c:	d043      	beq.n	d7d6 <_flash_erase+0xae>
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    d74e:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    d752:	f504 5af0 	add.w	sl, r4, #7680	; 0x1e00
			_flash_write(device, dst_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    d756:	f44f 7900 	mov.w	r9, #512	; 0x200
    d75a:	f8df 808c 	ldr.w	r8, [pc, #140]	; d7e8 <_flash_erase+0xc0>
    d75e:	464b      	mov	r3, r9
    d760:	466a      	mov	r2, sp
    d762:	4621      	mov	r1, r4
    d764:	4638      	mov	r0, r7
    d766:	47c0      	blx	r8
			if (--page_nums == 0) {
    d768:	3e01      	subs	r6, #1
    d76a:	d030      	beq.n	d7ce <_flash_erase+0xa6>
			dst_addr += NVMCTRL_PAGE_SIZE;
    d76c:	f504 7400 	add.w	r4, r4, #512	; 0x200
			if (dst_addr == block_start_addr) {
    d770:	42a5      	cmp	r5, r4
    d772:	d001      	beq.n	d778 <_flash_erase+0x50>
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    d774:	4554      	cmp	r4, sl
    d776:	d1f2      	bne.n	d75e <_flash_erase+0x36>
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    d778:	2e0f      	cmp	r6, #15
    d77a:	d919      	bls.n	d7b0 <_flash_erase+0x88>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    d77c:	4628      	mov	r0, r5
    d77e:	4631      	mov	r1, r6
    d780:	f24a 5401 	movw	r4, #42241	; 0xa501
		_flash_erase_block(device->hw, block_start_addr);
    d784:	693a      	ldr	r2, [r7, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    d786:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    d788:	f013 0f01 	tst.w	r3, #1
    d78c:	d0fb      	beq.n	d786 <_flash_erase+0x5e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    d78e:	6150      	str	r0, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    d790:	8094      	strh	r4, [r2, #4]
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    d792:	f500 5000 	add.w	r0, r0, #8192	; 0x2000
		page_nums -= NVMCTRL_BLOCK_PAGES;
    d796:	3910      	subs	r1, #16
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    d798:	290f      	cmp	r1, #15
    d79a:	d8f3      	bhi.n	d784 <_flash_erase+0x5c>
    d79c:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    d7a0:	f1a6 0310 	sub.w	r3, r6, #16
    d7a4:	091b      	lsrs	r3, r3, #4
    d7a6:	eb05 3543 	add.w	r5, r5, r3, lsl #13
    d7aa:	f006 060f 	and.w	r6, r6, #15
	if (page_nums != 0) {
    d7ae:	b176      	cbz	r6, d7ce <_flash_erase+0xa6>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    d7b0:	2400      	movs	r4, #0
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    d7b2:	f44f 7900 	mov.w	r9, #512	; 0x200
    d7b6:	f8df 8030 	ldr.w	r8, [pc, #48]	; d7e8 <_flash_erase+0xc0>
    d7ba:	464b      	mov	r3, r9
    d7bc:	466a      	mov	r2, sp
    d7be:	4629      	mov	r1, r5
    d7c0:	4638      	mov	r0, r7
    d7c2:	47c0      	blx	r8
			block_start_addr += NVMCTRL_PAGE_SIZE;
    d7c4:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < page_nums; i++) {
    d7c8:	3401      	adds	r4, #1
    d7ca:	42a6      	cmp	r6, r4
    d7cc:	d8f5      	bhi.n	d7ba <_flash_erase+0x92>
}
    d7ce:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
    d7d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    d7d6:	2e0f      	cmp	r6, #15
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    d7d8:	bf98      	it	ls
    d7da:	4625      	movls	r5, r4
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    d7dc:	d9e7      	bls.n	d7ae <_flash_erase+0x86>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    d7de:	4625      	mov	r5, r4
    d7e0:	e7cc      	b.n	d77c <_flash_erase+0x54>
    d7e2:	bf00      	nop
    d7e4:	00012943 	.word	0x00012943
    d7e8:	0000d639 	.word	0x0000d639

0000d7ec <_flash_is_locked>:
	return !(hri_nvmctrl_get_RUNLOCK_reg(device->hw, 1 << region_id));
    d7ec:	6903      	ldr	r3, [r0, #16]
	tmp = ((Nvmctrl *)hw)->RUNLOCK.reg;
    d7ee:	699a      	ldr	r2, [r3, #24]
    d7f0:	f3c1 31cf 	ubfx	r1, r1, #15, #16
    d7f4:	2301      	movs	r3, #1
    d7f6:	fa03 f101 	lsl.w	r1, r3, r1
    d7fa:	4211      	tst	r1, r2
}
    d7fc:	bf0c      	ite	eq
    d7fe:	4618      	moveq	r0, r3
    d800:	2000      	movne	r0, #0
    d802:	4770      	bx	lr

0000d804 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    d804:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    d806:	4b02      	ldr	r3, [pc, #8]	; (d810 <NVMCTRL_0_Handler+0xc>)
    d808:	6818      	ldr	r0, [r3, #0]
    d80a:	4b02      	ldr	r3, [pc, #8]	; (d814 <NVMCTRL_0_Handler+0x10>)
    d80c:	4798      	blx	r3
    d80e:	bd08      	pop	{r3, pc}
    d810:	20000b04 	.word	0x20000b04
    d814:	0000d58d 	.word	0x0000d58d

0000d818 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    d818:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    d81a:	4b02      	ldr	r3, [pc, #8]	; (d824 <NVMCTRL_1_Handler+0xc>)
    d81c:	6818      	ldr	r0, [r3, #0]
    d81e:	4b02      	ldr	r3, [pc, #8]	; (d828 <NVMCTRL_1_Handler+0x10>)
    d820:	4798      	blx	r3
    d822:	bd08      	pop	{r3, pc}
    d824:	20000b04 	.word	0x20000b04
    d828:	0000d58d 	.word	0x0000d58d

0000d82c <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    d82c:	4b03      	ldr	r3, [pc, #12]	; (d83c <_osc32kctrl_init_sources+0x10>)
    d82e:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    d830:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    d834:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    d836:	2201      	movs	r2, #1
    d838:	741a      	strb	r2, [r3, #16]
    d83a:	4770      	bx	lr
    d83c:	40001400 	.word	0x40001400

0000d840 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    d840:	4770      	bx	lr
	...

0000d844 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    d844:	4a47      	ldr	r2, [pc, #284]	; (d964 <_oscctrl_init_referenced_generators+0x120>)
    d846:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    d848:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    d84c:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    d850:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d852:	4611      	mov	r1, r2
    d854:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d858:	684b      	ldr	r3, [r1, #4]
    d85a:	4213      	tst	r3, r2
    d85c:	d1fc      	bne.n	d858 <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    d85e:	4a41      	ldr	r2, [pc, #260]	; (d964 <_oscctrl_init_referenced_generators+0x120>)
    d860:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    d862:	f013 0f04 	tst.w	r3, #4
    d866:	d1fb      	bne.n	d860 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d868:	4b3f      	ldr	r3, [pc, #252]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d86a:	2200      	movs	r2, #0
    d86c:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    d86e:	4a3f      	ldr	r2, [pc, #252]	; (d96c <_oscctrl_init_referenced_generators+0x128>)
    d870:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d872:	461a      	mov	r2, r3
    d874:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    d878:	f013 0f10 	tst.w	r3, #16
    d87c:	d1fa      	bne.n	d874 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    d87e:	2200      	movs	r2, #0
    d880:	4b39      	ldr	r3, [pc, #228]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d882:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d886:	461a      	mov	r2, r3
    d888:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    d88c:	f013 0f04 	tst.w	r3, #4
    d890:	d1fa      	bne.n	d888 <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d892:	2202      	movs	r2, #2
    d894:	4b34      	ldr	r3, [pc, #208]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d896:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d898:	461a      	mov	r2, r3
    d89a:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    d89e:	f013 0f02 	tst.w	r3, #2
    d8a2:	d1fa      	bne.n	d89a <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    d8a4:	4b30      	ldr	r3, [pc, #192]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d8a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    d8a8:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d8aa:	461a      	mov	r2, r3
    d8ac:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    d8b0:	f013 0f08 	tst.w	r3, #8
    d8b4:	d1fa      	bne.n	d8ac <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    d8b6:	2288      	movs	r2, #136	; 0x88
    d8b8:	4b2b      	ldr	r3, [pc, #172]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d8ba:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d8be:	461a      	mov	r2, r3
    d8c0:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    d8c4:	f013 0f04 	tst.w	r3, #4
    d8c8:	d1fa      	bne.n	d8c0 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    d8ca:	2242      	movs	r2, #66	; 0x42
    d8cc:	4b25      	ldr	r3, [pc, #148]	; (d964 <_oscctrl_init_referenced_generators+0x120>)
    d8ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    d8d2:	2227      	movs	r2, #39	; 0x27
    d8d4:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    d8d8:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    d8da:	461a      	mov	r2, r3
    d8dc:	6d13      	ldr	r3, [r2, #80]	; 0x50
    d8de:	f013 0f06 	tst.w	r3, #6
    d8e2:	d1fb      	bne.n	d8dc <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    d8e4:	4b20      	ldr	r3, [pc, #128]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d8e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    d8ea:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    d8ec:	2202      	movs	r2, #2
    d8ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    d8f2:	461a      	mov	r2, r3
    d8f4:	6d13      	ldr	r3, [r2, #80]	; 0x50
    d8f6:	f013 0f02 	tst.w	r3, #2
    d8fa:	d1fb      	bne.n	d8f4 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    d8fc:	4b1a      	ldr	r3, [pc, #104]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d8fe:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    d902:	f013 0f01 	tst.w	r3, #1
    d906:	d026      	beq.n	d956 <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    d908:	4a17      	ldr	r2, [pc, #92]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d90a:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    d90c:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    d910:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    d914:	d1f9      	bne.n	d90a <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    d916:	4b14      	ldr	r3, [pc, #80]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d918:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    d91a:	f012 0f01 	tst.w	r2, #1
    d91e:	d103      	bne.n	d928 <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    d920:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    d922:	f012 0f02 	tst.w	r2, #2
    d926:	d0f7      	beq.n	d918 <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    d928:	4a0e      	ldr	r2, [pc, #56]	; (d964 <_oscctrl_init_referenced_generators+0x120>)
    d92a:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    d92c:	2b00      	cmp	r3, #0
    d92e:	d1fc      	bne.n	d92a <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    d930:	4a0c      	ldr	r2, [pc, #48]	; (d964 <_oscctrl_init_referenced_generators+0x120>)
    d932:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    d934:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    d938:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    d93c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d93e:	4611      	mov	r1, r2
    d940:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d944:	684b      	ldr	r3, [r1, #4]
    d946:	4213      	tst	r3, r2
    d948:	d1fc      	bne.n	d944 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    d94a:	4a06      	ldr	r2, [pc, #24]	; (d964 <_oscctrl_init_referenced_generators+0x120>)
    d94c:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    d94e:	f013 0f04 	tst.w	r3, #4
    d952:	d1fb      	bne.n	d94c <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    d954:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    d956:	4a04      	ldr	r2, [pc, #16]	; (d968 <_oscctrl_init_referenced_generators+0x124>)
    d958:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    d95a:	f413 7f80 	tst.w	r3, #256	; 0x100
    d95e:	d0fb      	beq.n	d958 <_oscctrl_init_referenced_generators+0x114>
    d960:	e7d9      	b.n	d916 <_oscctrl_init_referenced_generators+0xd2>
    d962:	bf00      	nop
    d964:	40001c00 	.word	0x40001c00
    d968:	40001000 	.word	0x40001000
    d96c:	04010000 	.word	0x04010000

0000d970 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    d970:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    d972:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    d974:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    d976:	4903      	ldr	r1, [pc, #12]	; (d984 <_qspi_dma_rx_complete+0x14>)
    d978:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    d97a:	685b      	ldr	r3, [r3, #4]
    d97c:	b103      	cbz	r3, d980 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    d97e:	4798      	blx	r3
    d980:	bd08      	pop	{r3, pc}
    d982:	bf00      	nop
    d984:	01000002 	.word	0x01000002

0000d988 <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    d988:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    d98a:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    d98c:	681a      	ldr	r2, [r3, #0]
    d98e:	4903      	ldr	r1, [pc, #12]	; (d99c <_qspi_dma_tx_complete+0x14>)
    d990:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    d992:	685b      	ldr	r3, [r3, #4]
    d994:	b103      	cbz	r3, d998 <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    d996:	4798      	blx	r3
    d998:	bd08      	pop	{r3, pc}
    d99a:	bf00      	nop
    d99c:	01000002 	.word	0x01000002

0000d9a0 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    d9a0:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    d9a2:	6883      	ldr	r3, [r0, #8]
    d9a4:	689b      	ldr	r3, [r3, #8]
    d9a6:	b103      	cbz	r3, d9aa <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    d9a8:	4798      	blx	r3
    d9aa:	bd08      	pop	{r3, pc}

0000d9ac <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    d9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d9ae:	4604      	mov	r4, r0
	ASSERT(dev && hw);
	dev->prvt = hw;
    d9b0:	4605      	mov	r5, r0
    d9b2:	f845 1b0c 	str.w	r1, [r5], #12
    d9b6:	2301      	movs	r3, #1
    d9b8:	600b      	str	r3, [r1, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    d9ba:	4b0e      	ldr	r3, [pc, #56]	; (d9f4 <_qspi_dma_init+0x48>)
    d9bc:	604b      	str	r3, [r1, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    d9be:	4b0e      	ldr	r3, [pc, #56]	; (d9f8 <_qspi_dma_init+0x4c>)
    d9c0:	608b      	str	r3, [r1, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    d9c2:	211f      	movs	r1, #31
    d9c4:	4628      	mov	r0, r5
    d9c6:	4f0d      	ldr	r7, [pc, #52]	; (d9fc <_qspi_dma_init+0x50>)
    d9c8:	47b8      	blx	r7
	dev->resource->back                 = dev;
    d9ca:	68e3      	ldr	r3, [r4, #12]
    d9cc:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    d9ce:	68e3      	ldr	r3, [r4, #12]
    d9d0:	4a0b      	ldr	r2, [pc, #44]	; (da00 <_qspi_dma_init+0x54>)
    d9d2:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    d9d4:	68e3      	ldr	r3, [r4, #12]
    d9d6:	4e0b      	ldr	r6, [pc, #44]	; (da04 <_qspi_dma_init+0x58>)
    d9d8:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    d9da:	211e      	movs	r1, #30
    d9dc:	4628      	mov	r0, r5
    d9de:	47b8      	blx	r7
	dev->resource->back                 = dev;
    d9e0:	68e3      	ldr	r3, [r4, #12]
    d9e2:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    d9e4:	68e3      	ldr	r3, [r4, #12]
    d9e6:	4a08      	ldr	r2, [pc, #32]	; (da08 <_qspi_dma_init+0x5c>)
    d9e8:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    d9ea:	68e3      	ldr	r3, [r4, #12]
    d9ec:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
}
    d9ee:	2000      	movs	r0, #0
    d9f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d9f2:	bf00      	nop
    d9f4:	06000011 	.word	0x06000011
    d9f8:	00243b00 	.word	0x00243b00
    d9fc:	0000d411 	.word	0x0000d411
    da00:	0000d971 	.word	0x0000d971
    da04:	0000d9a1 	.word	0x0000d9a1
    da08:	0000d989 	.word	0x0000d989

0000da0c <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    da0c:	b500      	push	{lr}
    da0e:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    da10:	4b0d      	ldr	r3, [pc, #52]	; (da48 <RAMECC_Handler+0x3c>)
    da12:	789b      	ldrb	r3, [r3, #2]
    da14:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    da16:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    da18:	9b01      	ldr	r3, [sp, #4]
    da1a:	f013 0f02 	tst.w	r3, #2
    da1e:	d006      	beq.n	da2e <RAMECC_Handler+0x22>
    da20:	4b0a      	ldr	r3, [pc, #40]	; (da4c <RAMECC_Handler+0x40>)
    da22:	681b      	ldr	r3, [r3, #0]
    da24:	b11b      	cbz	r3, da2e <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    da26:	4a08      	ldr	r2, [pc, #32]	; (da48 <RAMECC_Handler+0x3c>)
    da28:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    da2a:	4798      	blx	r3
    da2c:	e009      	b.n	da42 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    da2e:	9b01      	ldr	r3, [sp, #4]
    da30:	f013 0f01 	tst.w	r3, #1
    da34:	d005      	beq.n	da42 <RAMECC_Handler+0x36>
    da36:	4b05      	ldr	r3, [pc, #20]	; (da4c <RAMECC_Handler+0x40>)
    da38:	685b      	ldr	r3, [r3, #4]
    da3a:	b113      	cbz	r3, da42 <RAMECC_Handler+0x36>
    da3c:	4a02      	ldr	r2, [pc, #8]	; (da48 <RAMECC_Handler+0x3c>)
    da3e:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    da40:	4798      	blx	r3
	} else {
		return;
	}
}
    da42:	b003      	add	sp, #12
    da44:	f85d fb04 	ldr.w	pc, [sp], #4
    da48:	41020000 	.word	0x41020000
    da4c:	20014320 	.word	0x20014320

0000da50 <_rtc_timer_init>:
 */
int32_t _rtc_timer_init(struct _timer_device *const dev, void *const hw)
{
	ASSERT(dev);

	dev->hw = hw;
    da50:	60c1      	str	r1, [r0, #12]
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    da52:	2301      	movs	r3, #1
    da54:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    da56:	f248 0203 	movw	r2, #32771	; 0x8003
    da5a:	690b      	ldr	r3, [r1, #16]
    da5c:	4213      	tst	r3, r2
    da5e:	d1fc      	bne.n	da5a <_rtc_timer_init+0xa>

	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    da60:	68c3      	ldr	r3, [r0, #12]
    da62:	691a      	ldr	r2, [r3, #16]
    da64:	f012 0f01 	tst.w	r2, #1
    da68:	d1fb      	bne.n	da62 <_rtc_timer_init+0x12>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    da6a:	f248 0280 	movw	r2, #32896	; 0x8080
    da6e:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    da70:	f248 0103 	movw	r1, #32771	; 0x8003
    da74:	691a      	ldr	r2, [r3, #16]
    da76:	420a      	tst	r2, r1
    da78:	d1fc      	bne.n	da74 <_rtc_timer_init+0x24>
	        | (CONF_RTC_TAMPEVEI << RTC_MODE0_EVCTRL_TAMPEVEI_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	hri_rtcmode0_write_CTRLA_reg(
	    dev->hw, RTC_MODE0_CTRLA_PRESCALER(CONF_RTC_PRESCALER) | RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_MATCHCLR);
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    da7a:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    da7c:	2301      	movs	r3, #1
    da7e:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    da80:	6913      	ldr	r3, [r2, #16]
    da82:	f013 0f60 	tst.w	r3, #96	; 0x60
    da86:	d1fb      	bne.n	da80 <_rtc_timer_init+0x30>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    da88:	68c3      	ldr	r3, [r0, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    da8a:	f44f 7280 	mov.w	r2, #256	; 0x100
    da8e:	815a      	strh	r2, [r3, #10]

	_rtc_dev = dev;
    da90:	4b01      	ldr	r3, [pc, #4]	; (da98 <_rtc_timer_init+0x48>)
    da92:	6018      	str	r0, [r3, #0]

	return ERR_NONE;
}
    da94:	2000      	movs	r0, #0
    da96:	4770      	bx	lr
    da98:	20000b08 	.word	0x20000b08

0000da9c <_rtc_timer_deinit>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    da9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    daa0:	4b07      	ldr	r3, [pc, #28]	; (dac0 <_rtc_timer_deinit+0x24>)
    daa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    daa6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    daaa:	f3bf 8f6f 	isb	sy
{
	ASSERT(dev && dev->hw);

	NVIC_DisableIRQ(RTC_IRQn);

	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    daae:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    dab0:	2301      	movs	r3, #1
    dab2:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    dab4:	f248 0103 	movw	r1, #32771	; 0x8003
    dab8:	6913      	ldr	r3, [r2, #16]
    daba:	420b      	tst	r3, r1
    dabc:	d1fc      	bne.n	dab8 <_rtc_timer_deinit+0x1c>
}
    dabe:	4770      	bx	lr
    dac0:	e000e100 	.word	0xe000e100

0000dac4 <_rtc_timer_start>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    dac4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    dac8:	4b0c      	ldr	r3, [pc, #48]	; (dafc <_rtc_timer_start+0x38>)
    daca:	601a      	str	r2, [r3, #0]
void _rtc_timer_start(struct _timer_device *const dev)
{
	ASSERT(dev && dev->hw);

	NVIC_EnableIRQ(RTC_IRQn);
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    dacc:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    dace:	2300      	movs	r3, #0
    dad0:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    dad2:	6913      	ldr	r3, [r2, #16]
    dad4:	f013 0f08 	tst.w	r3, #8
    dad8:	d1fb      	bne.n	dad2 <_rtc_timer_start+0xe>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    dada:	68c3      	ldr	r3, [r0, #12]
    dadc:	691a      	ldr	r2, [r3, #16]
    dade:	f012 0f08 	tst.w	r2, #8
    dae2:	d1fb      	bne.n	dadc <_rtc_timer_start+0x18>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    dae4:	881a      	ldrh	r2, [r3, #0]
    dae6:	b292      	uxth	r2, r2
    dae8:	f042 0202 	orr.w	r2, r2, #2
    daec:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    daee:	f248 0103 	movw	r1, #32771	; 0x8003
    daf2:	691a      	ldr	r2, [r3, #16]
    daf4:	420a      	tst	r2, r1
    daf6:	d1fc      	bne.n	daf2 <_rtc_timer_start+0x2e>
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
}
    daf8:	4770      	bx	lr
    dafa:	bf00      	nop
    dafc:	e000e100 	.word	0xe000e100

0000db00 <_rtc_timer_stop>:
 */
void _rtc_timer_stop(struct _timer_device *const dev)
{
	ASSERT(dev && dev->hw);

	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    db00:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    db02:	8813      	ldrh	r3, [r2, #0]
    db04:	f023 0302 	bic.w	r3, r3, #2
    db08:	041b      	lsls	r3, r3, #16
    db0a:	0c1b      	lsrs	r3, r3, #16
    db0c:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    db0e:	f248 0103 	movw	r1, #32771	; 0x8003
    db12:	6913      	ldr	r3, [r2, #16]
    db14:	420b      	tst	r3, r1
    db16:	d1fc      	bne.n	db12 <_rtc_timer_stop+0x12>
}
    db18:	4770      	bx	lr

0000db1a <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    db1a:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    db1c:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    db1e:	6913      	ldr	r3, [r2, #16]
    db20:	f013 0f60 	tst.w	r3, #96	; 0x60
    db24:	d1fb      	bne.n	db1e <_rtc_timer_set_period+0x4>
}
    db26:	4770      	bx	lr

0000db28 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    db28:	68c2      	ldr	r2, [r0, #12]
    db2a:	6913      	ldr	r3, [r2, #16]
    db2c:	f013 0f60 	tst.w	r3, #96	; 0x60
    db30:	d1fb      	bne.n	db2a <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    db32:	6a10      	ldr	r0, [r2, #32]
}
    db34:	4770      	bx	lr

0000db36 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    db36:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    db38:	f248 0103 	movw	r1, #32771	; 0x8003
    db3c:	6913      	ldr	r3, [r2, #16]
    db3e:	420b      	tst	r3, r1
    db40:	d1fc      	bne.n	db3c <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    db42:	8810      	ldrh	r0, [r2, #0]
}
    db44:	f3c0 0040 	ubfx	r0, r0, #1, #1
    db48:	4770      	bx	lr

0000db4a <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    db4a:	4770      	bx	lr

0000db4c <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    db4c:	4800      	ldr	r0, [pc, #0]	; (db50 <_rtc_get_timer+0x4>)
    db4e:	4770      	bx	lr
    db50:	20000348 	.word	0x20000348

0000db54 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    db54:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    db56:	4b08      	ldr	r3, [pc, #32]	; (db78 <RTC_Handler+0x24>)
    db58:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    db5a:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    db5c:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    db5e:	f413 7f80 	tst.w	r3, #256	; 0x100
    db62:	d007      	beq.n	db74 <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    db64:	6823      	ldr	r3, [r4, #0]
    db66:	b10b      	cbz	r3, db6c <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    db68:	4620      	mov	r0, r4
    db6a:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    db6c:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    db6e:	f44f 7280 	mov.w	r2, #256	; 0x100
    db72:	819a      	strh	r2, [r3, #12]
    db74:	bd10      	pop	{r4, pc}
    db76:	bf00      	nop
    db78:	20000b08 	.word	0x20000b08

0000db7c <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    db7c:	b470      	push	{r4, r5, r6}
    db7e:	b089      	sub	sp, #36	; 0x24
    db80:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    db82:	466c      	mov	r4, sp
    db84:	4d0d      	ldr	r5, [pc, #52]	; (dbbc <_sercom_get_hardware_index+0x40>)
    db86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    db88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    db8a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    db8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    db92:	9b00      	ldr	r3, [sp, #0]
    db94:	42b3      	cmp	r3, r6
    db96:	d00d      	beq.n	dbb4 <_sercom_get_hardware_index+0x38>
    db98:	4631      	mov	r1, r6
    db9a:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    db9c:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    db9e:	f853 2b04 	ldr.w	r2, [r3], #4
    dba2:	428a      	cmp	r2, r1
    dba4:	d007      	beq.n	dbb6 <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    dba6:	3001      	adds	r0, #1
    dba8:	2808      	cmp	r0, #8
    dbaa:	d1f8      	bne.n	db9e <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    dbac:	2000      	movs	r0, #0
}
    dbae:	b009      	add	sp, #36	; 0x24
    dbb0:	bc70      	pop	{r4, r5, r6}
    dbb2:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    dbb4:	2000      	movs	r0, #0
			return i;
    dbb6:	b2c0      	uxtb	r0, r0
    dbb8:	e7f9      	b.n	dbae <_sercom_get_hardware_index+0x32>
    dbba:	bf00      	nop
    dbbc:	0001465c 	.word	0x0001465c

0000dbc0 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    dbc0:	b510      	push	{r4, lr}
	void *hw = device->hw;
    dbc2:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    dbc4:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    dbc6:	f013 0f01 	tst.w	r3, #1
    dbca:	d003      	beq.n	dbd4 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    dbcc:	7da3      	ldrb	r3, [r4, #22]
    dbce:	f013 0f01 	tst.w	r3, #1
    dbd2:	d112      	bne.n	dbfa <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    dbd4:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    dbd6:	f013 0f02 	tst.w	r3, #2
    dbda:	d003      	beq.n	dbe4 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    dbdc:	7da3      	ldrb	r3, [r4, #22]
    dbde:	f013 0f02 	tst.w	r3, #2
    dbe2:	d10f      	bne.n	dc04 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    dbe4:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    dbe6:	f013 0f04 	tst.w	r3, #4
    dbea:	d015      	beq.n	dc18 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    dbec:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    dbee:	f003 0337 	and.w	r3, r3, #55	; 0x37
    dbf2:	b163      	cbz	r3, dc0e <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    dbf4:	23ff      	movs	r3, #255	; 0xff
    dbf6:	8363      	strh	r3, [r4, #26]
    dbf8:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    dbfa:	2301      	movs	r3, #1
    dbfc:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    dbfe:	6803      	ldr	r3, [r0, #0]
    dc00:	4798      	blx	r3
    dc02:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    dc04:	2302      	movs	r3, #2
    dc06:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    dc08:	6883      	ldr	r3, [r0, #8]
    dc0a:	4798      	blx	r3
    dc0c:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    dc0e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    dc10:	6843      	ldr	r3, [r0, #4]
    dc12:	b2c9      	uxtb	r1, r1
    dc14:	4798      	blx	r3
    dc16:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    dc18:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    dc1a:	09db      	lsrs	r3, r3, #7
    dc1c:	d100      	bne.n	dc20 <_sercom_usart_interrupt_handler+0x60>
    dc1e:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    dc20:	2380      	movs	r3, #128	; 0x80
    dc22:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    dc24:	68c3      	ldr	r3, [r0, #12]
    dc26:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    dc28:	8b63      	ldrh	r3, [r4, #26]
    dc2a:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    dc2c:	8363      	strh	r3, [r4, #26]
    dc2e:	e7f6      	b.n	dc1e <_sercom_usart_interrupt_handler+0x5e>

0000dc30 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    dc30:	4b11      	ldr	r3, [pc, #68]	; (dc78 <_sercom_init_irq_param+0x48>)
    dc32:	4298      	cmp	r0, r3
    dc34:	d011      	beq.n	dc5a <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    dc36:	4b11      	ldr	r3, [pc, #68]	; (dc7c <_sercom_init_irq_param+0x4c>)
    dc38:	4298      	cmp	r0, r3
    dc3a:	d011      	beq.n	dc60 <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    dc3c:	4b10      	ldr	r3, [pc, #64]	; (dc80 <_sercom_init_irq_param+0x50>)
    dc3e:	4298      	cmp	r0, r3
    dc40:	d011      	beq.n	dc66 <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    dc42:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    dc46:	d011      	beq.n	dc6c <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    dc48:	4b0e      	ldr	r3, [pc, #56]	; (dc84 <_sercom_init_irq_param+0x54>)
    dc4a:	4298      	cmp	r0, r3
    dc4c:	d011      	beq.n	dc72 <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    dc4e:	4b0e      	ldr	r3, [pc, #56]	; (dc88 <_sercom_init_irq_param+0x58>)
    dc50:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    dc52:	bf04      	itt	eq
    dc54:	4b0d      	ldreq	r3, [pc, #52]	; (dc8c <_sercom_init_irq_param+0x5c>)
    dc56:	6159      	streq	r1, [r3, #20]
    dc58:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    dc5a:	4b0c      	ldr	r3, [pc, #48]	; (dc8c <_sercom_init_irq_param+0x5c>)
    dc5c:	6019      	str	r1, [r3, #0]
    dc5e:	e7f0      	b.n	dc42 <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    dc60:	4b0a      	ldr	r3, [pc, #40]	; (dc8c <_sercom_init_irq_param+0x5c>)
    dc62:	6059      	str	r1, [r3, #4]
    dc64:	e7f0      	b.n	dc48 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    dc66:	4b09      	ldr	r3, [pc, #36]	; (dc8c <_sercom_init_irq_param+0x5c>)
    dc68:	6099      	str	r1, [r3, #8]
    dc6a:	e7f0      	b.n	dc4e <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    dc6c:	4b07      	ldr	r3, [pc, #28]	; (dc8c <_sercom_init_irq_param+0x5c>)
    dc6e:	60d9      	str	r1, [r3, #12]
    dc70:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    dc72:	4b06      	ldr	r3, [pc, #24]	; (dc8c <_sercom_init_irq_param+0x5c>)
    dc74:	6119      	str	r1, [r3, #16]
    dc76:	4770      	bx	lr
    dc78:	40003000 	.word	0x40003000
    dc7c:	40003400 	.word	0x40003400
    dc80:	41014000 	.word	0x41014000
    dc84:	43000400 	.word	0x43000400
    dc88:	43000800 	.word	0x43000800
    dc8c:	20000b0c 	.word	0x20000b0c

0000dc90 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    dc90:	b510      	push	{r4, lr}
    dc92:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    dc94:	4b44      	ldr	r3, [pc, #272]	; (dda8 <_usart_init+0x118>)
    dc96:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    dc98:	2800      	cmp	r0, #0
    dc9a:	d063      	beq.n	dd64 <_usart_init+0xd4>
    dc9c:	2801      	cmp	r0, #1
    dc9e:	d05b      	beq.n	dd58 <_usart_init+0xc8>
    dca0:	2802      	cmp	r0, #2
    dca2:	d05b      	beq.n	dd5c <_usart_init+0xcc>
    dca4:	2804      	cmp	r0, #4
    dca6:	d05b      	beq.n	dd60 <_usart_init+0xd0>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    dca8:	2806      	cmp	r0, #6
    dcaa:	bf14      	ite	ne
    dcac:	2100      	movne	r1, #0
    dcae:	2104      	moveq	r1, #4
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    dcb0:	69e3      	ldr	r3, [r4, #28]
	uint8_t i = _get_sercom_index(hw);

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    dcb2:	f013 0f01 	tst.w	r3, #1
    dcb6:	d122      	bne.n	dcfe <_usart_init+0x6e>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    dcb8:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    dcbc:	4a3b      	ldr	r2, [pc, #236]	; (ddac <_usart_init+0x11c>)
    dcbe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    dcc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    dcc4:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    dcc8:	69e3      	ldr	r3, [r4, #28]
    dcca:	f013 0f03 	tst.w	r3, #3
    dcce:	d1fb      	bne.n	dcc8 <_usart_init+0x38>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    dcd0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    dcd2:	f013 0f02 	tst.w	r3, #2
    dcd6:	d00b      	beq.n	dcf0 <_usart_init+0x60>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    dcd8:	6823      	ldr	r3, [r4, #0]
    dcda:	f023 0302 	bic.w	r3, r3, #2
    dcde:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    dce0:	69e3      	ldr	r3, [r4, #28]
    dce2:	f013 0f03 	tst.w	r3, #3
    dce6:	d1fb      	bne.n	dce0 <_usart_init+0x50>
    dce8:	69e3      	ldr	r3, [r4, #28]
    dcea:	f013 0f02 	tst.w	r3, #2
    dcee:	d1fb      	bne.n	dce8 <_usart_init+0x58>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    dcf0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    dcf4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    dcf6:	69e3      	ldr	r3, [r4, #28]
    dcf8:	f013 0f03 	tst.w	r3, #3
    dcfc:	d1fb      	bne.n	dcf6 <_usart_init+0x66>
    dcfe:	69e3      	ldr	r3, [r4, #28]
    dd00:	f013 0f01 	tst.w	r3, #1
    dd04:	d1fb      	bne.n	dcfe <_usart_init+0x6e>
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    dd06:	460a      	mov	r2, r1
    dd08:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    dd0c:	4b27      	ldr	r3, [pc, #156]	; (ddac <_usart_init+0x11c>)
    dd0e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    dd12:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    dd14:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    dd16:	69e3      	ldr	r3, [r4, #28]
    dd18:	f013 0f03 	tst.w	r3, #3
    dd1c:	d1fb      	bne.n	dd16 <_usart_init+0x86>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    dd1e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    dd22:	4922      	ldr	r1, [pc, #136]	; (ddac <_usart_init+0x11c>)
    dd24:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    dd28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    dd2a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    dd2c:	69e3      	ldr	r3, [r4, #28]
    dd2e:	f013 0f1f 	tst.w	r3, #31
    dd32:	d1fb      	bne.n	dd2c <_usart_init+0x9c>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    dd34:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    dd38:	491c      	ldr	r1, [pc, #112]	; (ddac <_usart_init+0x11c>)
    dd3a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    dd3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    dd40:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    dd42:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    dd46:	d10f      	bne.n	dd68 <_usart_init+0xd8>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    dd48:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    dd4c:	4917      	ldr	r1, [pc, #92]	; (ddac <_usart_init+0x11c>)
    dd4e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    dd52:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    dd54:	81a3      	strh	r3, [r4, #12]
    dd56:	e016      	b.n	dd86 <_usart_init+0xf6>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    dd58:	2101      	movs	r1, #1
    dd5a:	e7a9      	b.n	dcb0 <_usart_init+0x20>
    dd5c:	2102      	movs	r1, #2
    dd5e:	e7a7      	b.n	dcb0 <_usart_init+0x20>
    dd60:	2103      	movs	r1, #3
    dd62:	e7a5      	b.n	dcb0 <_usart_init+0x20>
    dd64:	2100      	movs	r1, #0
    dd66:	e7a3      	b.n	dcb0 <_usart_init+0x20>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    dd68:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    dd6c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    dd70:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    dd72:	89a1      	ldrh	r1, [r4, #12]
    dd74:	f360 010c 	bfi	r1, r0, #0, #13
    dd78:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    dd7a:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    dd7e:	89a3      	ldrh	r3, [r4, #12]
    dd80:	f361 334f 	bfi	r3, r1, #13, #3
    dd84:	81a3      	strh	r3, [r4, #12]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    dd86:	4b09      	ldr	r3, [pc, #36]	; (ddac <_usart_init+0x11c>)
    dd88:	0051      	lsls	r1, r2, #1
    dd8a:	1888      	adds	r0, r1, r2
    dd8c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    dd90:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    dd94:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    dd96:	440a      	add	r2, r1
    dd98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    dd9c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    dda0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	return ERR_NONE;
}
    dda4:	2000      	movs	r0, #0
    dda6:	bd10      	pop	{r4, pc}
    dda8:	0000db7d 	.word	0x0000db7d
    ddac:	0001465c 	.word	0x0001465c

0000ddb0 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    ddb0:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    ddb2:	4b03      	ldr	r3, [pc, #12]	; (ddc0 <_get_i2cm_index+0x10>)
    ddb4:	4798      	blx	r3
		}
	}

	ASSERT(false);
	return -1;
}
    ddb6:	3805      	subs	r0, #5
    ddb8:	bf18      	it	ne
    ddba:	f04f 30ff 	movne.w	r0, #4294967295
    ddbe:	bd08      	pop	{r3, pc}
    ddc0:	0000db7d 	.word	0x0000db7d

0000ddc4 <_sercom_i2c_m_irq_handler>:
 * \internal Sercom i2c master interrupt handler
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
static void _sercom_i2c_m_irq_handler(struct _i2c_m_async_device *i2c_dev)
{
    ddc4:	b510      	push	{r4, lr}
	void *   hw    = i2c_dev->hw;
    ddc6:	6903      	ldr	r3, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    ddc8:	7e19      	ldrb	r1, [r3, #24]
    ddca:	b2c9      	uxtb	r1, r1
	int32_t  ret   = I2C_OK;

	ASSERT(i2c_dev);
	ASSERT(i2c_dev->hw);

	while (!(flags & ERROR_FLAG)) {
    ddcc:	f011 0f80 	tst.w	r1, #128	; 0x80
    ddd0:	f040 80eb 	bne.w	dfaa <_sercom_i2c_m_irq_handler+0x1e6>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    ddd4:	681c      	ldr	r4, [r3, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    ddd6:	69da      	ldr	r2, [r3, #28]
    ddd8:	f012 0f04 	tst.w	r2, #4
    dddc:	d1fb      	bne.n	ddd6 <_sercom_i2c_m_irq_handler+0x12>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    ddde:	8b5a      	ldrh	r2, [r3, #26]
    dde0:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    dde2:	f011 0f01 	tst.w	r1, #1
    dde6:	f000 808b 	beq.w	df00 <_sercom_i2c_m_irq_handler+0x13c>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    ddea:	f012 0f02 	tst.w	r2, #2
    ddee:	d01f      	beq.n	de30 <_sercom_i2c_m_irq_handler+0x6c>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    ddf0:	2101      	movs	r1, #1
    ddf2:	7619      	strb	r1, [r3, #24]
			msg->flags |= I2C_M_FAIL;
    ddf4:	8843      	ldrh	r3, [r0, #2]
    ddf6:	b29b      	uxth	r3, r3
    ddf8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    ddfc:	8043      	strh	r3, [r0, #2]
			msg->flags &= ~I2C_M_BUSY;
    ddfe:	8843      	ldrh	r3, [r0, #2]
    de00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    de04:	041b      	lsls	r3, r3, #16
    de06:	0c1b      	lsrs	r3, r3, #16
    de08:	8043      	strh	r3, [r0, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    de0a:	400a      	ands	r2, r1
			return I2C_ERR_BAD_ADDRESS;
    de0c:	2a00      	cmp	r2, #0
    de0e:	bf14      	ite	ne
    de10:	f06f 0104 	mvnne.w	r1, #4
    de14:	f06f 0103 	mvneq.w	r1, #3
		}

		return;
	}

	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    de18:	8843      	ldrh	r3, [r0, #2]
    de1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    de1e:	041b      	lsls	r3, r3, #16
    de20:	0c1b      	lsrs	r3, r3, #16
    de22:	8043      	strh	r3, [r0, #2]
	if (i2c_dev->cb.error) {
    de24:	6943      	ldr	r3, [r0, #20]
    de26:	2b00      	cmp	r3, #0
    de28:	f000 80be 	beq.w	dfa8 <_sercom_i2c_m_irq_handler+0x1e4>
		if (ret != I2C_OK) {
			i2c_dev->cb.error(i2c_dev, ret);
    de2c:	4798      	blx	r3
    de2e:	bd10      	pop	{r4, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    de30:	f012 0f04 	tst.w	r2, #4
    de34:	d122      	bne.n	de7c <_sercom_i2c_m_irq_handler+0xb8>
			if (msg->flags & I2C_M_TEN) {
    de36:	8842      	ldrh	r2, [r0, #2]
    de38:	f412 6f80 	tst.w	r2, #1024	; 0x400
    de3c:	d03c      	beq.n	deb8 <_sercom_i2c_m_irq_handler+0xf4>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    de3e:	8802      	ldrh	r2, [r0, #0]
    de40:	09d2      	lsrs	r2, r2, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    de42:	f002 0406 	and.w	r4, r2, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    de46:	69da      	ldr	r2, [r3, #28]
    de48:	f012 0f04 	tst.w	r2, #4
    de4c:	d1fb      	bne.n	de46 <_sercom_i2c_m_irq_handler+0x82>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    de4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    de50:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    de54:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
    de58:	4322      	orrs	r2, r4
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    de5a:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    de5c:	69da      	ldr	r2, [r3, #28]
    de5e:	f012 0f04 	tst.w	r2, #4
    de62:	d1fb      	bne.n	de5c <_sercom_i2c_m_irq_handler+0x98>
				msg->flags &= ~I2C_M_TEN;
    de64:	8843      	ldrh	r3, [r0, #2]
    de66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    de6a:	041b      	lsls	r3, r3, #16
    de6c:	0c1b      	lsrs	r3, r3, #16
    de6e:	8043      	strh	r3, [r0, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    de70:	6983      	ldr	r3, [r0, #24]
    de72:	2b00      	cmp	r3, #0
    de74:	f000 8084 	beq.w	df80 <_sercom_i2c_m_irq_handler+0x1bc>
			i2c_dev->cb.tx_complete(i2c_dev);
    de78:	4798      	blx	r3
    de7a:	bd10      	pop	{r4, pc}
				if (msg->len > 0) {
    de7c:	6842      	ldr	r2, [r0, #4]
    de7e:	2a00      	cmp	r2, #0
    de80:	dd04      	ble.n	de8c <_sercom_i2c_m_irq_handler+0xc8>
					msg->flags |= I2C_M_FAIL;
    de82:	8842      	ldrh	r2, [r0, #2]
    de84:	b292      	uxth	r2, r2
    de86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    de8a:	8042      	strh	r2, [r0, #2]
				if (msg->flags & I2C_M_STOP) {
    de8c:	8842      	ldrh	r2, [r0, #2]
    de8e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    de92:	d108      	bne.n	dea6 <_sercom_i2c_m_irq_handler+0xe2>
				msg->flags &= ~I2C_M_BUSY;
    de94:	8843      	ldrh	r3, [r0, #2]
    de96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    de9a:	041b      	lsls	r3, r3, #16
    de9c:	0c1b      	lsrs	r3, r3, #16
    de9e:	8043      	strh	r3, [r0, #2]
				return I2C_NACK;
    dea0:	f06f 0101 	mvn.w	r1, #1
    dea4:	e7b8      	b.n	de18 <_sercom_i2c_m_irq_handler+0x54>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    dea6:	685a      	ldr	r2, [r3, #4]
    dea8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    deac:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    deae:	69da      	ldr	r2, [r3, #28]
    deb0:	f012 0f04 	tst.w	r2, #4
    deb4:	d1fb      	bne.n	deae <_sercom_i2c_m_irq_handler+0xea>
    deb6:	e7ed      	b.n	de94 <_sercom_i2c_m_irq_handler+0xd0>
			if (msg->len == 0) {
    deb8:	6842      	ldr	r2, [r0, #4]
    deba:	b99a      	cbnz	r2, dee4 <_sercom_i2c_m_irq_handler+0x120>
				if (msg->flags & I2C_M_STOP) {
    debc:	8842      	ldrh	r2, [r0, #2]
    debe:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    dec2:	d106      	bne.n	ded2 <_sercom_i2c_m_irq_handler+0x10e>
				msg->flags &= ~I2C_M_BUSY;
    dec4:	8843      	ldrh	r3, [r0, #2]
    dec6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    deca:	041b      	lsls	r3, r3, #16
    decc:	0c1b      	lsrs	r3, r3, #16
    dece:	8043      	strh	r3, [r0, #2]
    ded0:	e7ce      	b.n	de70 <_sercom_i2c_m_irq_handler+0xac>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    ded2:	685a      	ldr	r2, [r3, #4]
    ded4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    ded8:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    deda:	69da      	ldr	r2, [r3, #28]
    dedc:	f012 0f04 	tst.w	r2, #4
    dee0:	d1fb      	bne.n	deda <_sercom_i2c_m_irq_handler+0x116>
    dee2:	e7ef      	b.n	dec4 <_sercom_i2c_m_irq_handler+0x100>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    dee4:	6882      	ldr	r2, [r0, #8]
    dee6:	7812      	ldrb	r2, [r2, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    dee8:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    deea:	69da      	ldr	r2, [r3, #28]
    deec:	f012 0f04 	tst.w	r2, #4
    def0:	d1fb      	bne.n	deea <_sercom_i2c_m_irq_handler+0x126>
				msg->buffer++;
    def2:	6883      	ldr	r3, [r0, #8]
    def4:	3301      	adds	r3, #1
    def6:	6083      	str	r3, [r0, #8]
				msg->len--;
    def8:	6843      	ldr	r3, [r0, #4]
    defa:	3b01      	subs	r3, #1
    defc:	6043      	str	r3, [r0, #4]
    defe:	e7b7      	b.n	de70 <_sercom_i2c_m_irq_handler+0xac>
	} else if (flags & SB_FLAG) {
    df00:	f011 0f02 	tst.w	r1, #2
    df04:	d03f      	beq.n	df86 <_sercom_i2c_m_irq_handler+0x1c2>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    df06:	6841      	ldr	r1, [r0, #4]
    df08:	2900      	cmp	r1, #0
    df0a:	d034      	beq.n	df76 <_sercom_i2c_m_irq_handler+0x1b2>
    df0c:	f012 0f04 	tst.w	r2, #4
    df10:	d131      	bne.n	df76 <_sercom_i2c_m_irq_handler+0x1b2>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    df12:	f3c4 64c0 	ubfx	r4, r4, #27, #1
			msg->len--;
    df16:	3901      	subs	r1, #1
    df18:	6041      	str	r1, [r0, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    df1a:	2900      	cmp	r1, #0
    df1c:	d134      	bne.n	df88 <_sercom_i2c_m_irq_handler+0x1c4>
    df1e:	2c00      	cmp	r4, #0
    df20:	d036      	beq.n	df90 <_sercom_i2c_m_irq_handler+0x1cc>
				if (msg->flags & I2C_M_STOP) {
    df22:	8842      	ldrh	r2, [r0, #2]
    df24:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    df28:	d114      	bne.n	df54 <_sercom_i2c_m_irq_handler+0x190>
				msg->flags &= ~I2C_M_BUSY;
    df2a:	8842      	ldrh	r2, [r0, #2]
    df2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    df30:	0412      	lsls	r2, r2, #16
    df32:	0c12      	lsrs	r2, r2, #16
    df34:	8042      	strh	r2, [r0, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    df36:	6881      	ldr	r1, [r0, #8]
    df38:	1c4a      	adds	r2, r1, #1
    df3a:	6082      	str	r2, [r0, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    df3c:	69da      	ldr	r2, [r3, #28]
    df3e:	f012 0f04 	tst.w	r2, #4
    df42:	d1fb      	bne.n	df3c <_sercom_i2c_m_irq_handler+0x178>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    df44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    df46:	700a      	strb	r2, [r1, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    df48:	2202      	movs	r2, #2
    df4a:	761a      	strb	r2, [r3, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    df4c:	69c3      	ldr	r3, [r0, #28]
    df4e:	b1d3      	cbz	r3, df86 <_sercom_i2c_m_irq_handler+0x1c2>
			i2c_dev->cb.rx_complete(i2c_dev);
    df50:	4798      	blx	r3
    df52:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    df54:	685a      	ldr	r2, [r3, #4]
    df56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    df5a:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    df5c:	69da      	ldr	r2, [r3, #28]
    df5e:	f012 0f04 	tst.w	r2, #4
    df62:	d1fb      	bne.n	df5c <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    df64:	685a      	ldr	r2, [r3, #4]
    df66:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    df6a:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    df6c:	69da      	ldr	r2, [r3, #28]
    df6e:	f012 0f04 	tst.w	r2, #4
    df72:	d1fb      	bne.n	df6c <_sercom_i2c_m_irq_handler+0x1a8>
    df74:	e7d9      	b.n	df2a <_sercom_i2c_m_irq_handler+0x166>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    df76:	2202      	movs	r2, #2
    df78:	761a      	strb	r2, [r3, #24]
			return I2C_NACK;
    df7a:	f06f 0101 	mvn.w	r1, #1
    df7e:	e74b      	b.n	de18 <_sercom_i2c_m_irq_handler+0x54>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    df80:	f011 0f02 	tst.w	r1, #2
    df84:	d1e2      	bne.n	df4c <_sercom_i2c_m_irq_handler+0x188>
    df86:	bd10      	pop	{r4, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    df88:	2901      	cmp	r1, #1
    df8a:	d1d4      	bne.n	df36 <_sercom_i2c_m_irq_handler+0x172>
    df8c:	2c00      	cmp	r4, #0
    df8e:	d0d2      	beq.n	df36 <_sercom_i2c_m_irq_handler+0x172>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    df90:	685a      	ldr	r2, [r3, #4]
    df92:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    df96:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    df98:	69da      	ldr	r2, [r3, #28]
    df9a:	f012 0f04 	tst.w	r2, #4
    df9e:	d1fb      	bne.n	df98 <_sercom_i2c_m_irq_handler+0x1d4>
			if (msg->len == 0) {
    dfa0:	6842      	ldr	r2, [r0, #4]
    dfa2:	2a00      	cmp	r2, #0
    dfa4:	d0bd      	beq.n	df22 <_sercom_i2c_m_irq_handler+0x15e>
    dfa6:	e7c6      	b.n	df36 <_sercom_i2c_m_irq_handler+0x172>
    dfa8:	bd10      	pop	{r4, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    dfaa:	8843      	ldrh	r3, [r0, #2]
    dfac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    dfb0:	041b      	lsls	r3, r3, #16
    dfb2:	0c1b      	lsrs	r3, r3, #16
    dfb4:	8043      	strh	r3, [r0, #2]
	if (i2c_dev->cb.error) {
    dfb6:	6943      	ldr	r3, [r0, #20]
    dfb8:	2b00      	cmp	r3, #0
    dfba:	d0e4      	beq.n	df86 <_sercom_i2c_m_irq_handler+0x1c2>
		} else {
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    dfbc:	f06f 0104 	mvn.w	r1, #4
    dfc0:	4798      	blx	r3
    dfc2:	bd10      	pop	{r4, pc}

0000dfc4 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    dfc4:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    dfc6:	4b03      	ldr	r3, [pc, #12]	; (dfd4 <_sercom_get_irq_num+0x10>)
    dfc8:	4798      	blx	r3
    dfca:	0080      	lsls	r0, r0, #2
    dfcc:	302e      	adds	r0, #46	; 0x2e
}
    dfce:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    dfd2:	bd08      	pop	{r3, pc}
    dfd4:	0000db7d 	.word	0x0000db7d

0000dfd8 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    dfd8:	b538      	push	{r3, r4, r5, lr}
    dfda:	4605      	mov	r5, r0
    dfdc:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    dfde:	4608      	mov	r0, r1
    dfe0:	4b34      	ldr	r3, [pc, #208]	; (e0b4 <_i2c_m_sync_init_impl+0xdc>)
    dfe2:	4798      	blx	r3
    dfe4:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    dfe6:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    dfe8:	f013 0f01 	tst.w	r3, #1
    dfec:	d123      	bne.n	e036 <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    dfee:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    dff2:	4a31      	ldr	r2, [pc, #196]	; (e0b8 <_i2c_m_sync_init_impl+0xe0>)
    dff4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    dff8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    dffc:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e000:	69e3      	ldr	r3, [r4, #28]
    e002:	f013 0f03 	tst.w	r3, #3
    e006:	d1fb      	bne.n	e000 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    e008:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    e00a:	f013 0f02 	tst.w	r3, #2
    e00e:	d00b      	beq.n	e028 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    e010:	6823      	ldr	r3, [r4, #0]
    e012:	f023 0302 	bic.w	r3, r3, #2
    e016:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e018:	69e3      	ldr	r3, [r4, #28]
    e01a:	f013 0f03 	tst.w	r3, #3
    e01e:	d1fb      	bne.n	e018 <_i2c_m_sync_init_impl+0x40>
    e020:	69e3      	ldr	r3, [r4, #28]
    e022:	f013 0f02 	tst.w	r3, #2
    e026:	d1fb      	bne.n	e020 <_i2c_m_sync_init_impl+0x48>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    e028:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    e02c:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e02e:	69e3      	ldr	r3, [r4, #28]
    e030:	f013 0f03 	tst.w	r3, #3
    e034:	d1fb      	bne.n	e02e <_i2c_m_sync_init_impl+0x56>
    e036:	69e3      	ldr	r3, [r4, #28]
    e038:	f013 0f01 	tst.w	r3, #1
    e03c:	d1fb      	bne.n	e036 <_i2c_m_sync_init_impl+0x5e>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    e03e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e042:	4a1d      	ldr	r2, [pc, #116]	; (e0b8 <_i2c_m_sync_init_impl+0xe0>)
    e044:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    e048:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    e04c:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e04e:	69e3      	ldr	r3, [r4, #28]
    e050:	f013 0f03 	tst.w	r3, #3
    e054:	d1fb      	bne.n	e04e <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    e056:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e05a:	4917      	ldr	r1, [pc, #92]	; (e0b8 <_i2c_m_sync_init_impl+0xe0>)
    e05c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e060:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    e064:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e066:	69e3      	ldr	r3, [r4, #28]
    e068:	f013 0f04 	tst.w	r3, #4
    e06c:	d1fb      	bne.n	e066 <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    e06e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e072:	4911      	ldr	r1, [pc, #68]	; (e0b8 <_i2c_m_sync_init_impl+0xe0>)
    e074:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e078:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    e07c:	60e3      	str	r3, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    e07e:	f3c2 6301 	ubfx	r3, r2, #24, #2
    e082:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    e084:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    e086:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    e08a:	2b01      	cmp	r3, #1
    e08c:	bf94      	ite	ls
    e08e:	2300      	movls	r3, #0
    e090:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    e092:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    e096:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e098:	69e3      	ldr	r3, [r4, #28]
    e09a:	f013 0f04 	tst.w	r3, #4
    e09e:	d1fb      	bne.n	e098 <_i2c_m_sync_init_impl+0xc0>

	service->trise = _i2cms[i].trise;
    e0a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    e0a4:	4b04      	ldr	r3, [pc, #16]	; (e0b8 <_i2c_m_sync_init_impl+0xe0>)
    e0a6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    e0aa:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    e0ae:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    e0b0:	2000      	movs	r0, #0
    e0b2:	bd38      	pop	{r3, r4, r5, pc}
    e0b4:	0000ddb1 	.word	0x0000ddb1
    e0b8:	0001465c 	.word	0x0001465c

0000e0bc <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e0bc:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    e0be:	f013 0f01 	tst.w	r3, #1
    e0c2:	d109      	bne.n	e0d8 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    e0c4:	6803      	ldr	r3, [r0, #0]
    e0c6:	f043 0302 	orr.w	r3, r3, #2
    e0ca:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e0cc:	69c3      	ldr	r3, [r0, #28]
    e0ce:	f013 0f03 	tst.w	r3, #3
    e0d2:	d1fb      	bne.n	e0cc <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    e0d4:	2000      	movs	r0, #0
    e0d6:	4770      	bx	lr
		return ERR_BUSY;
    e0d8:	f06f 0003 	mvn.w	r0, #3
}
    e0dc:	4770      	bx	lr
	...

0000e0e0 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    e0e0:	b538      	push	{r3, r4, r5, lr}
    e0e2:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    e0e4:	4b0b      	ldr	r3, [pc, #44]	; (e114 <_spi_async_enable+0x34>)
    e0e6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    e0e8:	4620      	mov	r0, r4
    e0ea:	4b0b      	ldr	r3, [pc, #44]	; (e118 <_spi_async_enable+0x38>)
    e0ec:	4798      	blx	r3
    e0ee:	1d01      	adds	r1, r0, #4
    e0f0:	b2c9      	uxtb	r1, r1
    e0f2:	2501      	movs	r5, #1
    e0f4:	4c09      	ldr	r4, [pc, #36]	; (e11c <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    e0f6:	1c43      	adds	r3, r0, #1
    e0f8:	b2db      	uxtb	r3, r3
    e0fa:	0942      	lsrs	r2, r0, #5
    e0fc:	f000 001f 	and.w	r0, r0, #31
    e100:	fa05 f000 	lsl.w	r0, r5, r0
    e104:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    e108:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    e10a:	4299      	cmp	r1, r3
    e10c:	d1f3      	bne.n	e0f6 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    e10e:	2000      	movs	r0, #0
    e110:	bd38      	pop	{r3, r4, r5, pc}
    e112:	bf00      	nop
    e114:	0000e0bd 	.word	0x0000e0bd
    e118:	0000dfc5 	.word	0x0000dfc5
    e11c:	e000e100 	.word	0xe000e100

0000e120 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e120:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    e122:	f013 0f03 	tst.w	r3, #3
    e126:	d111      	bne.n	e14c <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e128:	69c3      	ldr	r3, [r0, #28]
    e12a:	f013 0f03 	tst.w	r3, #3
    e12e:	d1fb      	bne.n	e128 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    e130:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    e132:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    e136:	0709      	lsls	r1, r1, #28
    e138:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    e13c:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    e13e:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e140:	69c3      	ldr	r3, [r0, #28]
    e142:	f013 0f03 	tst.w	r3, #3
    e146:	d1fb      	bne.n	e140 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    e148:	2000      	movs	r0, #0
    e14a:	4770      	bx	lr
		return ERR_BUSY;
    e14c:	f06f 0003 	mvn.w	r0, #3
}
    e150:	4770      	bx	lr

0000e152 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    e152:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    e154:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    e156:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    e158:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    e15a:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    e15c:	f013 0f01 	tst.w	r3, #1
    e160:	d109      	bne.n	e176 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    e162:	f013 0f04 	tst.w	r3, #4
    e166:	d109      	bne.n	e17c <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    e168:	f013 0f02 	tst.w	r3, #2
    e16c:	d109      	bne.n	e182 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    e16e:	f013 0f80 	tst.w	r3, #128	; 0x80
    e172:	d10b      	bne.n	e18c <_spi_handler+0x3a>
    e174:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    e176:	6883      	ldr	r3, [r0, #8]
    e178:	4798      	blx	r3
    e17a:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    e17c:	68c3      	ldr	r3, [r0, #12]
    e17e:	4798      	blx	r3
    e180:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    e182:	2302      	movs	r3, #2
    e184:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    e186:	6903      	ldr	r3, [r0, #16]
    e188:	4798      	blx	r3
    e18a:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    e18c:	2304      	movs	r3, #4
    e18e:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    e190:	2380      	movs	r3, #128	; 0x80
    e192:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    e194:	6943      	ldr	r3, [r0, #20]
    e196:	f06f 0112 	mvn.w	r1, #18
    e19a:	4798      	blx	r3
	}
}
    e19c:	e7ea      	b.n	e174 <_spi_handler+0x22>
	...

0000e1a0 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    e1a0:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    e1a2:	4b03      	ldr	r3, [pc, #12]	; (e1b0 <_spi_get_tx_dma_channel+0x10>)
    e1a4:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    e1a6:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    e1a8:	bf0c      	ite	eq
    e1aa:	2008      	moveq	r0, #8
    e1ac:	2000      	movne	r0, #0
    e1ae:	bd08      	pop	{r3, pc}
    e1b0:	0000db7d 	.word	0x0000db7d

0000e1b4 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    e1b4:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    e1b6:	4b03      	ldr	r3, [pc, #12]	; (e1c4 <_spi_get_rx_dma_channel+0x10>)
    e1b8:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    e1ba:	2807      	cmp	r0, #7
    e1bc:	bf8c      	ite	hi
    e1be:	2000      	movhi	r0, #0
    e1c0:	2001      	movls	r0, #1
    e1c2:	bd08      	pop	{r3, pc}
    e1c4:	0000db7d 	.word	0x0000db7d

0000e1c8 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    e1c8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    e1ca:	6883      	ldr	r3, [r0, #8]
    e1cc:	689b      	ldr	r3, [r3, #8]
    e1ce:	b103      	cbz	r3, e1d2 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    e1d0:	4798      	blx	r3
    e1d2:	bd08      	pop	{r3, pc}

0000e1d4 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    e1d4:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    e1d6:	6883      	ldr	r3, [r0, #8]
    e1d8:	685b      	ldr	r3, [r3, #4]
    e1da:	b103      	cbz	r3, e1de <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    e1dc:	4798      	blx	r3
    e1de:	bd08      	pop	{r3, pc}

0000e1e0 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    e1e0:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    e1e2:	6883      	ldr	r3, [r0, #8]
    e1e4:	68db      	ldr	r3, [r3, #12]
    e1e6:	b103      	cbz	r3, e1ea <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    e1e8:	4798      	blx	r3
    e1ea:	bd08      	pop	{r3, pc}

0000e1ec <_usart_set_parity>:
{
    e1ec:	b570      	push	{r4, r5, r6, lr}
    e1ee:	b082      	sub	sp, #8
    e1f0:	4604      	mov	r4, r0
    e1f2:	460e      	mov	r6, r1
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e1f4:	69e3      	ldr	r3, [r4, #28]
    e1f6:	f013 0f03 	tst.w	r3, #3
    e1fa:	d1fb      	bne.n	e1f4 <_usart_set_parity+0x8>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    e1fc:	6825      	ldr	r5, [r4, #0]
	return (bool)tmp;
    e1fe:	f3c5 0540 	ubfx	r5, r5, #1, #1
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    e202:	6823      	ldr	r3, [r4, #0]
    e204:	f023 0302 	bic.w	r3, r3, #2
    e208:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e20a:	69e3      	ldr	r3, [r4, #28]
    e20c:	f013 0f03 	tst.w	r3, #3
    e210:	d1fb      	bne.n	e20a <_usart_set_parity+0x1e>
	CRITICAL_SECTION_ENTER()
    e212:	a801      	add	r0, sp, #4
    e214:	4b1a      	ldr	r3, [pc, #104]	; (e280 <_usart_set_parity+0x94>)
    e216:	4798      	blx	r3
    e218:	69e3      	ldr	r3, [r4, #28]
    e21a:	f013 0f02 	tst.w	r3, #2
    e21e:	d1fb      	bne.n	e218 <_usart_set_parity+0x2c>
	if (USART_PARITY_NONE != parity) {
    e220:	2e02      	cmp	r6, #2
    e222:	d023      	beq.n	e26c <_usart_set_parity+0x80>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    e224:	6823      	ldr	r3, [r4, #0]
    e226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    e22a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e22c:	69e3      	ldr	r3, [r4, #28]
    e22e:	f013 0f1f 	tst.w	r3, #31
    e232:	d1fb      	bne.n	e22c <_usart_set_parity+0x40>
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    e234:	6863      	ldr	r3, [r4, #4]
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    e236:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    e23a:	3600      	adds	r6, #0
    e23c:	bf18      	it	ne
    e23e:	2601      	movne	r6, #1
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    e240:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    e244:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e246:	69e3      	ldr	r3, [r4, #28]
    e248:	f013 0f1f 	tst.w	r3, #31
    e24c:	d1fb      	bne.n	e246 <_usart_set_parity+0x5a>
	CRITICAL_SECTION_LEAVE()
    e24e:	a801      	add	r0, sp, #4
    e250:	4b0c      	ldr	r3, [pc, #48]	; (e284 <_usart_set_parity+0x98>)
    e252:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    e254:	6823      	ldr	r3, [r4, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    e256:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    e25a:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    e25e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e260:	69e3      	ldr	r3, [r4, #28]
    e262:	f013 0f03 	tst.w	r3, #3
    e266:	d1fb      	bne.n	e260 <_usart_set_parity+0x74>
}
    e268:	b002      	add	sp, #8
    e26a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    e26c:	6823      	ldr	r3, [r4, #0]
    e26e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    e272:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e274:	69e3      	ldr	r3, [r4, #28]
    e276:	f013 0f1f 	tst.w	r3, #31
    e27a:	d1fb      	bne.n	e274 <_usart_set_parity+0x88>
    e27c:	e7da      	b.n	e234 <_usart_set_parity+0x48>
    e27e:	bf00      	nop
    e280:	0000bbfd 	.word	0x0000bbfd
    e284:	0000bc0b 	.word	0x0000bc0b

0000e288 <_usart_sync_init>:
{
    e288:	b508      	push	{r3, lr}
	device->hw = hw;
    e28a:	6001      	str	r1, [r0, #0]
	return _usart_init(hw);
    e28c:	4608      	mov	r0, r1
    e28e:	4b01      	ldr	r3, [pc, #4]	; (e294 <_usart_sync_init+0xc>)
    e290:	4798      	blx	r3
}
    e292:	bd08      	pop	{r3, pc}
    e294:	0000dc91 	.word	0x0000dc91

0000e298 <_usart_async_init>:
{
    e298:	b570      	push	{r4, r5, r6, lr}
    e29a:	4606      	mov	r6, r0
    e29c:	460d      	mov	r5, r1
	init_status = _usart_init(hw);
    e29e:	4608      	mov	r0, r1
    e2a0:	4b14      	ldr	r3, [pc, #80]	; (e2f4 <_usart_async_init+0x5c>)
    e2a2:	4798      	blx	r3
	if (init_status) {
    e2a4:	4604      	mov	r4, r0
    e2a6:	b108      	cbz	r0, e2ac <_usart_async_init+0x14>
}
    e2a8:	4620      	mov	r0, r4
    e2aa:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    e2ac:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    e2ae:	4631      	mov	r1, r6
    e2b0:	4628      	mov	r0, r5
    e2b2:	4b11      	ldr	r3, [pc, #68]	; (e2f8 <_usart_async_init+0x60>)
    e2b4:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    e2b6:	4628      	mov	r0, r5
    e2b8:	4b10      	ldr	r3, [pc, #64]	; (e2fc <_usart_async_init+0x64>)
    e2ba:	4798      	blx	r3
    e2bc:	1d01      	adds	r1, r0, #4
    e2be:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e2c0:	2501      	movs	r5, #1
    e2c2:	f000 021f 	and.w	r2, r0, #31
    e2c6:	fa05 f202 	lsl.w	r2, r5, r2
    e2ca:	0943      	lsrs	r3, r0, #5
    e2cc:	009b      	lsls	r3, r3, #2
    e2ce:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    e2d2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    e2d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    e2da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e2de:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e2e2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e2e6:	601a      	str	r2, [r3, #0]
		irq++;
    e2e8:	3001      	adds	r0, #1
    e2ea:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    e2ec:	4281      	cmp	r1, r0
    e2ee:	d1e8      	bne.n	e2c2 <_usart_async_init+0x2a>
    e2f0:	e7da      	b.n	e2a8 <_usart_async_init+0x10>
    e2f2:	bf00      	nop
    e2f4:	0000dc91 	.word	0x0000dc91
    e2f8:	0000dc31 	.word	0x0000dc31
    e2fc:	0000dfc5 	.word	0x0000dfc5

0000e300 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    e300:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    e302:	6813      	ldr	r3, [r2, #0]
    e304:	f043 0302 	orr.w	r3, r3, #2
    e308:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e30a:	69d3      	ldr	r3, [r2, #28]
    e30c:	f013 0f03 	tst.w	r3, #3
    e310:	d1fb      	bne.n	e30a <_usart_sync_enable+0xa>
}
    e312:	4770      	bx	lr

0000e314 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    e314:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    e316:	6813      	ldr	r3, [r2, #0]
    e318:	f043 0302 	orr.w	r3, r3, #2
    e31c:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e31e:	69d3      	ldr	r3, [r2, #28]
    e320:	f013 0f03 	tst.w	r3, #3
    e324:	d1fb      	bne.n	e31e <_usart_async_enable+0xa>
}
    e326:	4770      	bx	lr

0000e328 <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
    e328:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    e32a:	6813      	ldr	r3, [r2, #0]
    e32c:	f023 0302 	bic.w	r3, r3, #2
    e330:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e332:	69d3      	ldr	r3, [r2, #28]
    e334:	f013 0f03 	tst.w	r3, #3
    e338:	d1fb      	bne.n	e332 <_usart_async_disable+0xa>
}
    e33a:	4770      	bx	lr

0000e33c <_usart_async_set_parity>:
{
    e33c:	b508      	push	{r3, lr}
	_usart_set_parity(device->hw, parity);
    e33e:	6980      	ldr	r0, [r0, #24]
    e340:	4b01      	ldr	r3, [pc, #4]	; (e348 <_usart_async_set_parity+0xc>)
    e342:	4798      	blx	r3
    e344:	bd08      	pop	{r3, pc}
    e346:	bf00      	nop
    e348:	0000e1ed 	.word	0x0000e1ed

0000e34c <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    e34c:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    e34e:	6299      	str	r1, [r3, #40]	; 0x28
    e350:	4770      	bx	lr

0000e352 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    e352:	6983      	ldr	r3, [r0, #24]
    e354:	6299      	str	r1, [r3, #40]	; 0x28
    e356:	4770      	bx	lr

0000e358 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    e358:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    e35a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    e35c:	b2c0      	uxtb	r0, r0
    e35e:	4770      	bx	lr

0000e360 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    e360:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    e362:	7e18      	ldrb	r0, [r3, #24]
}
    e364:	f000 0001 	and.w	r0, r0, #1
    e368:	4770      	bx	lr

0000e36a <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    e36a:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    e36c:	7e18      	ldrb	r0, [r3, #24]
}
    e36e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    e372:	4770      	bx	lr

0000e374 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    e374:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    e376:	7e18      	ldrb	r0, [r3, #24]
}
    e378:	f3c0 0080 	ubfx	r0, r0, #2, #1
    e37c:	4770      	bx	lr

0000e37e <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    e37e:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    e380:	2201      	movs	r2, #1
    e382:	759a      	strb	r2, [r3, #22]
    e384:	4770      	bx	lr

0000e386 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    e386:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    e388:	2202      	movs	r2, #2
    e38a:	759a      	strb	r2, [r3, #22]
    e38c:	4770      	bx	lr

0000e38e <_usart_async_set_irq_state>:
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    e38e:	f011 0ffd 	tst.w	r1, #253	; 0xfd
    e392:	d10d      	bne.n	e3b0 <_usart_async_set_irq_state+0x22>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    e394:	6983      	ldr	r3, [r0, #24]
	if (value == 0x0) {
    e396:	b92a      	cbnz	r2, e3a4 <_usart_async_set_irq_state+0x16>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    e398:	2201      	movs	r2, #1
    e39a:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    e39c:	6983      	ldr	r3, [r0, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    e39e:	2202      	movs	r2, #2
    e3a0:	751a      	strb	r2, [r3, #20]
    e3a2:	4770      	bx	lr
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    e3a4:	2201      	movs	r2, #1
    e3a6:	759a      	strb	r2, [r3, #22]
    e3a8:	6983      	ldr	r3, [r0, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    e3aa:	2202      	movs	r2, #2
    e3ac:	759a      	strb	r2, [r3, #22]
    e3ae:	4770      	bx	lr
	} else if (USART_ASYNC_RX_DONE == type) {
    e3b0:	2901      	cmp	r1, #1
    e3b2:	d002      	beq.n	e3ba <_usart_async_set_irq_state+0x2c>
	} else if (USART_ASYNC_ERROR == type) {
    e3b4:	2903      	cmp	r1, #3
    e3b6:	d008      	beq.n	e3ca <_usart_async_set_irq_state+0x3c>
    e3b8:	4770      	bx	lr
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    e3ba:	6983      	ldr	r3, [r0, #24]
	if (value == 0x0) {
    e3bc:	b912      	cbnz	r2, e3c4 <_usart_async_set_irq_state+0x36>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    e3be:	2204      	movs	r2, #4
    e3c0:	751a      	strb	r2, [r3, #20]
    e3c2:	4770      	bx	lr
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    e3c4:	2204      	movs	r2, #4
    e3c6:	759a      	strb	r2, [r3, #22]
    e3c8:	4770      	bx	lr
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    e3ca:	6983      	ldr	r3, [r0, #24]
	if (value == 0x0) {
    e3cc:	b112      	cbz	r2, e3d4 <_usart_async_set_irq_state+0x46>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    e3ce:	2280      	movs	r2, #128	; 0x80
    e3d0:	759a      	strb	r2, [r3, #22]
}
    e3d2:	e7f1      	b.n	e3b8 <_usart_async_set_irq_state+0x2a>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    e3d4:	2280      	movs	r2, #128	; 0x80
    e3d6:	751a      	strb	r2, [r3, #20]
    e3d8:	4770      	bx	lr
	...

0000e3dc <_i2c_m_async_init>:
{
    e3dc:	b570      	push	{r4, r5, r6, lr}
    e3de:	4606      	mov	r6, r0
    e3e0:	460d      	mov	r5, r1
	i2c_dev->hw = hw;
    e3e2:	6101      	str	r1, [r0, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    e3e4:	4b13      	ldr	r3, [pc, #76]	; (e434 <_i2c_m_async_init+0x58>)
    e3e6:	4798      	blx	r3
	if (init_status) {
    e3e8:	4604      	mov	r4, r0
    e3ea:	b108      	cbz	r0, e3f0 <_i2c_m_async_init+0x14>
}
    e3ec:	4620      	mov	r0, r4
    e3ee:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    e3f0:	4631      	mov	r1, r6
    e3f2:	4628      	mov	r0, r5
    e3f4:	4b10      	ldr	r3, [pc, #64]	; (e438 <_i2c_m_async_init+0x5c>)
    e3f6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    e3f8:	4628      	mov	r0, r5
    e3fa:	4b10      	ldr	r3, [pc, #64]	; (e43c <_i2c_m_async_init+0x60>)
    e3fc:	4798      	blx	r3
    e3fe:	1d01      	adds	r1, r0, #4
    e400:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e402:	2501      	movs	r5, #1
    e404:	f000 021f 	and.w	r2, r0, #31
    e408:	fa05 f202 	lsl.w	r2, r5, r2
    e40c:	0943      	lsrs	r3, r0, #5
    e40e:	009b      	lsls	r3, r3, #2
    e410:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    e414:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    e418:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    e41c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e420:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e424:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e428:	601a      	str	r2, [r3, #0]
		irq++;
    e42a:	3001      	adds	r0, #1
    e42c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    e42e:	4281      	cmp	r1, r0
    e430:	d1e8      	bne.n	e404 <_i2c_m_async_init+0x28>
    e432:	e7db      	b.n	e3ec <_i2c_m_async_init+0x10>
    e434:	0000dfd9 	.word	0x0000dfd9
    e438:	0000dc31 	.word	0x0000dc31
    e43c:	0000dfc5 	.word	0x0000dfc5

0000e440 <_i2c_m_async_transfer>:
{
    e440:	b410      	push	{r4}
    e442:	4604      	mov	r4, r0
	if (msg->len == 0) {
    e444:	6848      	ldr	r0, [r1, #4]
    e446:	2800      	cmp	r0, #0
    e448:	d042      	beq.n	e4d0 <_i2c_m_async_transfer+0x90>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    e44a:	8863      	ldrh	r3, [r4, #2]
    e44c:	f413 7f80 	tst.w	r3, #256	; 0x100
    e450:	d162      	bne.n	e518 <_i2c_m_async_transfer+0xd8>
	msg->flags |= I2C_M_BUSY;
    e452:	884b      	ldrh	r3, [r1, #2]
    e454:	b29b      	uxth	r3, r3
    e456:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    e45a:	804b      	strh	r3, [r1, #2]
	i2c_dev->service.msg = *msg;
    e45c:	c907      	ldmia	r1, {r0, r1, r2}
    e45e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    e462:	6922      	ldr	r2, [r4, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    e464:	6853      	ldr	r3, [r2, #4]
    e466:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    e46a:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e46c:	69d3      	ldr	r3, [r2, #28]
    e46e:	f013 0f04 	tst.w	r3, #4
    e472:	d1fb      	bne.n	e46c <_i2c_m_async_transfer+0x2c>
	void *             hw    = i2c_dev->hw;
    e474:	6923      	ldr	r3, [r4, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    e476:	6819      	ldr	r1, [r3, #0]
	if (msg->len == 1 && sclsm) {
    e478:	6862      	ldr	r2, [r4, #4]
    e47a:	2a01      	cmp	r2, #1
    e47c:	d02b      	beq.n	e4d6 <_i2c_m_async_transfer+0x96>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    e47e:	685a      	ldr	r2, [r3, #4]
    e480:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
    e484:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e486:	69da      	ldr	r2, [r3, #28]
    e488:	f012 0f04 	tst.w	r2, #4
    e48c:	d1fb      	bne.n	e486 <_i2c_m_async_transfer+0x46>
	if (msg->addr & I2C_M_TEN) {
    e48e:	8822      	ldrh	r2, [r4, #0]
    e490:	f412 6f80 	tst.w	r2, #1024	; 0x400
    e494:	d02b      	beq.n	e4ee <_i2c_m_async_transfer+0xae>
		if (msg->flags & I2C_M_RD) {
    e496:	8861      	ldrh	r1, [r4, #2]
    e498:	f011 0f01 	tst.w	r1, #1
    e49c:	d004      	beq.n	e4a8 <_i2c_m_async_transfer+0x68>
			msg->flags |= I2C_M_TEN;
    e49e:	8861      	ldrh	r1, [r4, #2]
    e4a0:	b289      	uxth	r1, r1
    e4a2:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
    e4a6:	8061      	strh	r1, [r4, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    e4a8:	f240 71fe 	movw	r1, #2046	; 0x7fe
    e4ac:	ea01 0142 	and.w	r1, r1, r2, lsl #1
    e4b0:	69da      	ldr	r2, [r3, #28]
    e4b2:	f012 0f04 	tst.w	r2, #4
    e4b6:	d1fb      	bne.n	e4b0 <_i2c_m_async_transfer+0x70>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    e4b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    e4ba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    e4be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    e4c2:	430a      	orrs	r2, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    e4c4:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e4c6:	69da      	ldr	r2, [r3, #28]
    e4c8:	f012 0f04 	tst.w	r2, #4
    e4cc:	d1fb      	bne.n	e4c6 <_i2c_m_async_transfer+0x86>
	return ERR_NONE;
    e4ce:	2000      	movs	r0, #0
}
    e4d0:	f85d 4b04 	ldr.w	r4, [sp], #4
    e4d4:	4770      	bx	lr
	if (msg->len == 1 && sclsm) {
    e4d6:	f011 6f00 	tst.w	r1, #134217728	; 0x8000000
    e4da:	d0d0      	beq.n	e47e <_i2c_m_async_transfer+0x3e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    e4dc:	685a      	ldr	r2, [r3, #4]
    e4de:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    e4e2:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e4e4:	69da      	ldr	r2, [r3, #28]
    e4e6:	f012 0f04 	tst.w	r2, #4
    e4ea:	d1fb      	bne.n	e4e4 <_i2c_m_async_transfer+0xa4>
    e4ec:	e7cf      	b.n	e48e <_i2c_m_async_transfer+0x4e>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    e4ee:	8860      	ldrh	r0, [r4, #2]
    e4f0:	0051      	lsls	r1, r2, #1
    e4f2:	b2c9      	uxtb	r1, r1
    e4f4:	f000 0201 	and.w	r2, r0, #1
    e4f8:	4311      	orrs	r1, r2
    e4fa:	69da      	ldr	r2, [r3, #28]
    e4fc:	f012 0f04 	tst.w	r2, #4
    e500:	d1fb      	bne.n	e4fa <_i2c_m_async_transfer+0xba>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    e502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    e504:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    e508:	4311      	orrs	r1, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    e50a:	6259      	str	r1, [r3, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e50c:	69da      	ldr	r2, [r3, #28]
    e50e:	f012 0f04 	tst.w	r2, #4
    e512:	d1fb      	bne.n	e50c <_i2c_m_async_transfer+0xcc>
	return ERR_NONE;
    e514:	2000      	movs	r0, #0
    e516:	e7db      	b.n	e4d0 <_i2c_m_async_transfer+0x90>
		return ERR_BUSY;
    e518:	f06f 0003 	mvn.w	r0, #3
    e51c:	e7d8      	b.n	e4d0 <_i2c_m_async_transfer+0x90>

0000e51e <_i2c_m_async_register_callback>:
	switch (type) {
    e51e:	2901      	cmp	r1, #1
    e520:	d006      	beq.n	e530 <_i2c_m_async_register_callback+0x12>
    e522:	b119      	cbz	r1, e52c <_i2c_m_async_register_callback+0xe>
    e524:	2902      	cmp	r1, #2
    e526:	d005      	beq.n	e534 <_i2c_m_async_register_callback+0x16>
}
    e528:	2000      	movs	r0, #0
    e52a:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    e52c:	6142      	str	r2, [r0, #20]
		break;
    e52e:	e7fb      	b.n	e528 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    e530:	6182      	str	r2, [r0, #24]
		break;
    e532:	e7f9      	b.n	e528 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    e534:	61c2      	str	r2, [r0, #28]
		break;
    e536:	e7f7      	b.n	e528 <_i2c_m_async_register_callback+0xa>

0000e538 <SERCOM0_0_Handler>:
{
    e538:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    e53a:	4b02      	ldr	r3, [pc, #8]	; (e544 <SERCOM0_0_Handler+0xc>)
    e53c:	6818      	ldr	r0, [r3, #0]
    e53e:	4b02      	ldr	r3, [pc, #8]	; (e548 <SERCOM0_0_Handler+0x10>)
    e540:	4798      	blx	r3
    e542:	bd08      	pop	{r3, pc}
    e544:	20000b0c 	.word	0x20000b0c
    e548:	0000dbc1 	.word	0x0000dbc1

0000e54c <SERCOM0_1_Handler>:
{
    e54c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    e54e:	4b02      	ldr	r3, [pc, #8]	; (e558 <SERCOM0_1_Handler+0xc>)
    e550:	6818      	ldr	r0, [r3, #0]
    e552:	4b02      	ldr	r3, [pc, #8]	; (e55c <SERCOM0_1_Handler+0x10>)
    e554:	4798      	blx	r3
    e556:	bd08      	pop	{r3, pc}
    e558:	20000b0c 	.word	0x20000b0c
    e55c:	0000dbc1 	.word	0x0000dbc1

0000e560 <SERCOM0_2_Handler>:
{
    e560:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    e562:	4b02      	ldr	r3, [pc, #8]	; (e56c <SERCOM0_2_Handler+0xc>)
    e564:	6818      	ldr	r0, [r3, #0]
    e566:	4b02      	ldr	r3, [pc, #8]	; (e570 <SERCOM0_2_Handler+0x10>)
    e568:	4798      	blx	r3
    e56a:	bd08      	pop	{r3, pc}
    e56c:	20000b0c 	.word	0x20000b0c
    e570:	0000dbc1 	.word	0x0000dbc1

0000e574 <SERCOM0_3_Handler>:
{
    e574:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    e576:	4b02      	ldr	r3, [pc, #8]	; (e580 <SERCOM0_3_Handler+0xc>)
    e578:	6818      	ldr	r0, [r3, #0]
    e57a:	4b02      	ldr	r3, [pc, #8]	; (e584 <SERCOM0_3_Handler+0x10>)
    e57c:	4798      	blx	r3
    e57e:	bd08      	pop	{r3, pc}
    e580:	20000b0c 	.word	0x20000b0c
    e584:	0000dbc1 	.word	0x0000dbc1

0000e588 <SERCOM1_0_Handler>:
{
    e588:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    e58a:	4b02      	ldr	r3, [pc, #8]	; (e594 <SERCOM1_0_Handler+0xc>)
    e58c:	6858      	ldr	r0, [r3, #4]
    e58e:	4b02      	ldr	r3, [pc, #8]	; (e598 <SERCOM1_0_Handler+0x10>)
    e590:	4798      	blx	r3
    e592:	bd08      	pop	{r3, pc}
    e594:	20000b0c 	.word	0x20000b0c
    e598:	0000dbc1 	.word	0x0000dbc1

0000e59c <SERCOM1_1_Handler>:
{
    e59c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    e59e:	4b02      	ldr	r3, [pc, #8]	; (e5a8 <SERCOM1_1_Handler+0xc>)
    e5a0:	6858      	ldr	r0, [r3, #4]
    e5a2:	4b02      	ldr	r3, [pc, #8]	; (e5ac <SERCOM1_1_Handler+0x10>)
    e5a4:	4798      	blx	r3
    e5a6:	bd08      	pop	{r3, pc}
    e5a8:	20000b0c 	.word	0x20000b0c
    e5ac:	0000dbc1 	.word	0x0000dbc1

0000e5b0 <SERCOM1_2_Handler>:
{
    e5b0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    e5b2:	4b02      	ldr	r3, [pc, #8]	; (e5bc <SERCOM1_2_Handler+0xc>)
    e5b4:	6858      	ldr	r0, [r3, #4]
    e5b6:	4b02      	ldr	r3, [pc, #8]	; (e5c0 <SERCOM1_2_Handler+0x10>)
    e5b8:	4798      	blx	r3
    e5ba:	bd08      	pop	{r3, pc}
    e5bc:	20000b0c 	.word	0x20000b0c
    e5c0:	0000dbc1 	.word	0x0000dbc1

0000e5c4 <SERCOM1_3_Handler>:
{
    e5c4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    e5c6:	4b02      	ldr	r3, [pc, #8]	; (e5d0 <SERCOM1_3_Handler+0xc>)
    e5c8:	6858      	ldr	r0, [r3, #4]
    e5ca:	4b02      	ldr	r3, [pc, #8]	; (e5d4 <SERCOM1_3_Handler+0x10>)
    e5cc:	4798      	blx	r3
    e5ce:	bd08      	pop	{r3, pc}
    e5d0:	20000b0c 	.word	0x20000b0c
    e5d4:	0000dbc1 	.word	0x0000dbc1

0000e5d8 <SERCOM3_0_Handler>:
{
    e5d8:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    e5da:	4b02      	ldr	r3, [pc, #8]	; (e5e4 <SERCOM3_0_Handler+0xc>)
    e5dc:	6898      	ldr	r0, [r3, #8]
    e5de:	4b02      	ldr	r3, [pc, #8]	; (e5e8 <SERCOM3_0_Handler+0x10>)
    e5e0:	4798      	blx	r3
    e5e2:	bd08      	pop	{r3, pc}
    e5e4:	20000b0c 	.word	0x20000b0c
    e5e8:	0000e153 	.word	0x0000e153

0000e5ec <SERCOM3_1_Handler>:
{
    e5ec:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    e5ee:	4b02      	ldr	r3, [pc, #8]	; (e5f8 <SERCOM3_1_Handler+0xc>)
    e5f0:	6898      	ldr	r0, [r3, #8]
    e5f2:	4b02      	ldr	r3, [pc, #8]	; (e5fc <SERCOM3_1_Handler+0x10>)
    e5f4:	4798      	blx	r3
    e5f6:	bd08      	pop	{r3, pc}
    e5f8:	20000b0c 	.word	0x20000b0c
    e5fc:	0000e153 	.word	0x0000e153

0000e600 <SERCOM3_2_Handler>:
{
    e600:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    e602:	4b02      	ldr	r3, [pc, #8]	; (e60c <SERCOM3_2_Handler+0xc>)
    e604:	6898      	ldr	r0, [r3, #8]
    e606:	4b02      	ldr	r3, [pc, #8]	; (e610 <SERCOM3_2_Handler+0x10>)
    e608:	4798      	blx	r3
    e60a:	bd08      	pop	{r3, pc}
    e60c:	20000b0c 	.word	0x20000b0c
    e610:	0000e153 	.word	0x0000e153

0000e614 <SERCOM3_3_Handler>:
{
    e614:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    e616:	4b02      	ldr	r3, [pc, #8]	; (e620 <SERCOM3_3_Handler+0xc>)
    e618:	6898      	ldr	r0, [r3, #8]
    e61a:	4b02      	ldr	r3, [pc, #8]	; (e624 <SERCOM3_3_Handler+0x10>)
    e61c:	4798      	blx	r3
    e61e:	bd08      	pop	{r3, pc}
    e620:	20000b0c 	.word	0x20000b0c
    e624:	0000e153 	.word	0x0000e153

0000e628 <SERCOM4_0_Handler>:
{
    e628:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    e62a:	4b02      	ldr	r3, [pc, #8]	; (e634 <SERCOM4_0_Handler+0xc>)
    e62c:	68d8      	ldr	r0, [r3, #12]
    e62e:	4b02      	ldr	r3, [pc, #8]	; (e638 <SERCOM4_0_Handler+0x10>)
    e630:	4798      	blx	r3
    e632:	bd08      	pop	{r3, pc}
    e634:	20000b0c 	.word	0x20000b0c
    e638:	0000dbc1 	.word	0x0000dbc1

0000e63c <SERCOM4_1_Handler>:
{
    e63c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    e63e:	4b02      	ldr	r3, [pc, #8]	; (e648 <SERCOM4_1_Handler+0xc>)
    e640:	68d8      	ldr	r0, [r3, #12]
    e642:	4b02      	ldr	r3, [pc, #8]	; (e64c <SERCOM4_1_Handler+0x10>)
    e644:	4798      	blx	r3
    e646:	bd08      	pop	{r3, pc}
    e648:	20000b0c 	.word	0x20000b0c
    e64c:	0000dbc1 	.word	0x0000dbc1

0000e650 <SERCOM4_2_Handler>:
{
    e650:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    e652:	4b02      	ldr	r3, [pc, #8]	; (e65c <SERCOM4_2_Handler+0xc>)
    e654:	68d8      	ldr	r0, [r3, #12]
    e656:	4b02      	ldr	r3, [pc, #8]	; (e660 <SERCOM4_2_Handler+0x10>)
    e658:	4798      	blx	r3
    e65a:	bd08      	pop	{r3, pc}
    e65c:	20000b0c 	.word	0x20000b0c
    e660:	0000dbc1 	.word	0x0000dbc1

0000e664 <SERCOM4_3_Handler>:
{
    e664:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    e666:	4b02      	ldr	r3, [pc, #8]	; (e670 <SERCOM4_3_Handler+0xc>)
    e668:	68d8      	ldr	r0, [r3, #12]
    e66a:	4b02      	ldr	r3, [pc, #8]	; (e674 <SERCOM4_3_Handler+0x10>)
    e66c:	4798      	blx	r3
    e66e:	bd08      	pop	{r3, pc}
    e670:	20000b0c 	.word	0x20000b0c
    e674:	0000dbc1 	.word	0x0000dbc1

0000e678 <SERCOM5_0_Handler>:
{
    e678:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    e67a:	4b02      	ldr	r3, [pc, #8]	; (e684 <SERCOM5_0_Handler+0xc>)
    e67c:	6918      	ldr	r0, [r3, #16]
    e67e:	4b02      	ldr	r3, [pc, #8]	; (e688 <SERCOM5_0_Handler+0x10>)
    e680:	4798      	blx	r3
    e682:	bd08      	pop	{r3, pc}
    e684:	20000b0c 	.word	0x20000b0c
    e688:	0000ddc5 	.word	0x0000ddc5

0000e68c <SERCOM5_1_Handler>:
{
    e68c:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    e68e:	4b02      	ldr	r3, [pc, #8]	; (e698 <SERCOM5_1_Handler+0xc>)
    e690:	6918      	ldr	r0, [r3, #16]
    e692:	4b02      	ldr	r3, [pc, #8]	; (e69c <SERCOM5_1_Handler+0x10>)
    e694:	4798      	blx	r3
    e696:	bd08      	pop	{r3, pc}
    e698:	20000b0c 	.word	0x20000b0c
    e69c:	0000ddc5 	.word	0x0000ddc5

0000e6a0 <SERCOM5_2_Handler>:
{
    e6a0:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    e6a2:	4b02      	ldr	r3, [pc, #8]	; (e6ac <SERCOM5_2_Handler+0xc>)
    e6a4:	6918      	ldr	r0, [r3, #16]
    e6a6:	4b02      	ldr	r3, [pc, #8]	; (e6b0 <SERCOM5_2_Handler+0x10>)
    e6a8:	4798      	blx	r3
    e6aa:	bd08      	pop	{r3, pc}
    e6ac:	20000b0c 	.word	0x20000b0c
    e6b0:	0000ddc5 	.word	0x0000ddc5

0000e6b4 <SERCOM5_3_Handler>:
{
    e6b4:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    e6b6:	4b02      	ldr	r3, [pc, #8]	; (e6c0 <SERCOM5_3_Handler+0xc>)
    e6b8:	6918      	ldr	r0, [r3, #16]
    e6ba:	4b02      	ldr	r3, [pc, #8]	; (e6c4 <SERCOM5_3_Handler+0x10>)
    e6bc:	4798      	blx	r3
    e6be:	bd08      	pop	{r3, pc}
    e6c0:	20000b0c 	.word	0x20000b0c
    e6c4:	0000ddc5 	.word	0x0000ddc5

0000e6c8 <SERCOM6_0_Handler>:
{
    e6c8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    e6ca:	4b02      	ldr	r3, [pc, #8]	; (e6d4 <SERCOM6_0_Handler+0xc>)
    e6cc:	6958      	ldr	r0, [r3, #20]
    e6ce:	4b02      	ldr	r3, [pc, #8]	; (e6d8 <SERCOM6_0_Handler+0x10>)
    e6d0:	4798      	blx	r3
    e6d2:	bd08      	pop	{r3, pc}
    e6d4:	20000b0c 	.word	0x20000b0c
    e6d8:	0000dbc1 	.word	0x0000dbc1

0000e6dc <SERCOM6_1_Handler>:
{
    e6dc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    e6de:	4b02      	ldr	r3, [pc, #8]	; (e6e8 <SERCOM6_1_Handler+0xc>)
    e6e0:	6958      	ldr	r0, [r3, #20]
    e6e2:	4b02      	ldr	r3, [pc, #8]	; (e6ec <SERCOM6_1_Handler+0x10>)
    e6e4:	4798      	blx	r3
    e6e6:	bd08      	pop	{r3, pc}
    e6e8:	20000b0c 	.word	0x20000b0c
    e6ec:	0000dbc1 	.word	0x0000dbc1

0000e6f0 <SERCOM6_2_Handler>:
{
    e6f0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    e6f2:	4b02      	ldr	r3, [pc, #8]	; (e6fc <SERCOM6_2_Handler+0xc>)
    e6f4:	6958      	ldr	r0, [r3, #20]
    e6f6:	4b02      	ldr	r3, [pc, #8]	; (e700 <SERCOM6_2_Handler+0x10>)
    e6f8:	4798      	blx	r3
    e6fa:	bd08      	pop	{r3, pc}
    e6fc:	20000b0c 	.word	0x20000b0c
    e700:	0000dbc1 	.word	0x0000dbc1

0000e704 <SERCOM6_3_Handler>:
{
    e704:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    e706:	4b02      	ldr	r3, [pc, #8]	; (e710 <SERCOM6_3_Handler+0xc>)
    e708:	6958      	ldr	r0, [r3, #20]
    e70a:	4b02      	ldr	r3, [pc, #8]	; (e714 <SERCOM6_3_Handler+0x10>)
    e70c:	4798      	blx	r3
    e70e:	bd08      	pop	{r3, pc}
    e710:	20000b0c 	.word	0x20000b0c
    e714:	0000dbc1 	.word	0x0000dbc1

0000e718 <_spi_m_sync_init>:
{
    e718:	b538      	push	{r3, r4, r5, lr}
    e71a:	4605      	mov	r5, r0
    e71c:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    e71e:	4608      	mov	r0, r1
    e720:	4b55      	ldr	r3, [pc, #340]	; (e878 <_spi_m_sync_init+0x160>)
    e722:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    e724:	2803      	cmp	r0, #3
    e726:	d006      	beq.n	e736 <_spi_m_sync_init+0x1e>
    e728:	2807      	cmp	r0, #7
    e72a:	bf08      	it	eq
    e72c:	2201      	moveq	r2, #1
    e72e:	d003      	beq.n	e738 <_spi_m_sync_init+0x20>
		return ERR_INVALID_ARG;
    e730:	f06f 000c 	mvn.w	r0, #12
}
    e734:	bd38      	pop	{r3, r4, r5, pc}
		if (sercomspi_regs[i].n == n) {
    e736:	2200      	movs	r2, #0
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e738:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    e73a:	f013 0f01 	tst.w	r3, #1
    e73e:	d122      	bne.n	e786 <_spi_m_sync_init+0x6e>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    e740:	4b4e      	ldr	r3, [pc, #312]	; (e87c <_spi_m_sync_init+0x164>)
    e742:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e746:	4413      	add	r3, r2
    e748:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
    e74c:	f003 011c 	and.w	r1, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e750:	69e3      	ldr	r3, [r4, #28]
    e752:	f013 0f03 	tst.w	r3, #3
    e756:	d1fb      	bne.n	e750 <_spi_m_sync_init+0x38>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    e758:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    e75a:	f013 0f02 	tst.w	r3, #2
    e75e:	d00b      	beq.n	e778 <_spi_m_sync_init+0x60>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    e760:	6823      	ldr	r3, [r4, #0]
    e762:	f023 0302 	bic.w	r3, r3, #2
    e766:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e768:	69e3      	ldr	r3, [r4, #28]
    e76a:	f013 0f03 	tst.w	r3, #3
    e76e:	d1fb      	bne.n	e768 <_spi_m_sync_init+0x50>
    e770:	69e3      	ldr	r3, [r4, #28]
    e772:	f013 0f02 	tst.w	r3, #2
    e776:	d1fb      	bne.n	e770 <_spi_m_sync_init+0x58>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    e778:	f041 0101 	orr.w	r1, r1, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    e77c:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e77e:	69e3      	ldr	r3, [r4, #28]
    e780:	f013 0f03 	tst.w	r3, #3
    e784:	d1fb      	bne.n	e77e <_spi_m_sync_init+0x66>
    e786:	69e3      	ldr	r3, [r4, #28]
    e788:	f013 0f01 	tst.w	r3, #1
    e78c:	d1fb      	bne.n	e786 <_spi_m_sync_init+0x6e>
	dev->prvt = hw;
    e78e:	602c      	str	r4, [r5, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    e790:	4b3a      	ldr	r3, [pc, #232]	; (e87c <_spi_m_sync_init+0x164>)
    e792:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e796:	4413      	add	r3, r2
    e798:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
    e79c:	f003 011c 	and.w	r1, r3, #28
    e7a0:	2908      	cmp	r1, #8
    e7a2:	d03e      	beq.n	e822 <_spi_m_sync_init+0x10a>
	hri_sercomspi_write_CTRLA_reg(
    e7a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    e7a8:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    e7ac:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e7ae:	69e3      	ldr	r3, [r4, #28]
    e7b0:	f013 0f03 	tst.w	r3, #3
    e7b4:	d1fb      	bne.n	e7ae <_spi_m_sync_init+0x96>
	    (regs->ctrlb
    e7b6:	4b31      	ldr	r3, [pc, #196]	; (e87c <_spi_m_sync_init+0x164>)
    e7b8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e7bc:	4413      	add	r3, r2
    e7be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	        | (SERCOM_SPI_CTRLB_RXEN));
    e7c2:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    e7c6:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    e7ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    e7ce:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e7d0:	69e3      	ldr	r3, [r4, #28]
    e7d2:	f013 0f17 	tst.w	r3, #23
    e7d6:	d1fb      	bne.n	e7d0 <_spi_m_sync_init+0xb8>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    e7d8:	4b28      	ldr	r3, [pc, #160]	; (e87c <_spi_m_sync_init+0x164>)
    e7da:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e7de:	4413      	add	r3, r2
    e7e0:	f893 10bc 	ldrb.w	r1, [r3, #188]	; 0xbc
	((Sercom *)hw)->SPI.BAUD.reg = data;
    e7e4:	7321      	strb	r1, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    e7e6:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    e7ea:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    e7ee:	4b23      	ldr	r3, [pc, #140]	; (e87c <_spi_m_sync_init+0x164>)
    e7f0:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e7f4:	4413      	add	r3, r2
    e7f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    e7fa:	f003 0307 	and.w	r3, r3, #7
    e7fe:	2b00      	cmp	r3, #0
    e800:	bf0c      	ite	eq
    e802:	2301      	moveq	r3, #1
    e804:	2302      	movne	r3, #2
    e806:	712b      	strb	r3, [r5, #4]
	dev->dummy_byte = regs->dummy_byte;
    e808:	4b1c      	ldr	r3, [pc, #112]	; (e87c <_spi_m_sync_init+0x164>)
    e80a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e80e:	441a      	add	r2, r3
    e810:	f892 30be 	ldrb.w	r3, [r2, #190]	; 0xbe
    e814:	f892 20bf 	ldrb.w	r2, [r2, #191]	; 0xbf
    e818:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    e81c:	80eb      	strh	r3, [r5, #6]
	return ERR_NONE;
    e81e:	2000      	movs	r0, #0
    e820:	bd38      	pop	{r3, r4, r5, pc}
	hri_sercomspi_write_CTRLA_reg(
    e822:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    e826:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    e82a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e82c:	69e3      	ldr	r3, [r4, #28]
    e82e:	f013 0f03 	tst.w	r3, #3
    e832:	d1fb      	bne.n	e82c <_spi_m_sync_init+0x114>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    e834:	4b11      	ldr	r3, [pc, #68]	; (e87c <_spi_m_sync_init+0x164>)
    e836:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e83a:	4413      	add	r3, r2
    e83c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    e840:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    e844:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    e848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    e84c:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    e850:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e852:	69e3      	ldr	r3, [r4, #28]
    e854:	f013 0f17 	tst.w	r3, #23
    e858:	d1fb      	bne.n	e852 <_spi_m_sync_init+0x13a>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    e85a:	4b08      	ldr	r3, [pc, #32]	; (e87c <_spi_m_sync_init+0x164>)
    e85c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e860:	4413      	add	r3, r2
    e862:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
	((Sercom *)hw)->SPI.ADDR.reg = data;
    e866:	6261      	str	r1, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    e868:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    e86c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e870:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    e872:	2b00      	cmp	r3, #0
    e874:	d1fc      	bne.n	e870 <_spi_m_sync_init+0x158>
    e876:	e7ba      	b.n	e7ee <_spi_m_sync_init+0xd6>
    e878:	0000db7d 	.word	0x0000db7d
    e87c:	0001465c 	.word	0x0001465c

0000e880 <_spi_m_async_init>:
{
    e880:	b538      	push	{r3, r4, r5, lr}
    e882:	4604      	mov	r4, r0
    e884:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    e886:	4b15      	ldr	r3, [pc, #84]	; (e8dc <_spi_m_async_init+0x5c>)
    e888:	4798      	blx	r3
	if (rc < 0) {
    e88a:	2800      	cmp	r0, #0
    e88c:	db24      	blt.n	e8d8 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    e88e:	4621      	mov	r1, r4
    e890:	4628      	mov	r0, r5
    e892:	4b13      	ldr	r3, [pc, #76]	; (e8e0 <_spi_m_async_init+0x60>)
    e894:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    e896:	2300      	movs	r3, #0
    e898:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    e89a:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    e89c:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    e89e:	4628      	mov	r0, r5
    e8a0:	4b10      	ldr	r3, [pc, #64]	; (e8e4 <_spi_m_async_init+0x64>)
    e8a2:	4798      	blx	r3
    e8a4:	1d01      	adds	r1, r0, #4
    e8a6:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e8a8:	2401      	movs	r4, #1
    e8aa:	f000 021f 	and.w	r2, r0, #31
    e8ae:	fa04 f202 	lsl.w	r2, r4, r2
    e8b2:	0943      	lsrs	r3, r0, #5
    e8b4:	009b      	lsls	r3, r3, #2
    e8b6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    e8ba:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    e8be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    e8c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e8c6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e8ca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    e8ce:	3001      	adds	r0, #1
    e8d0:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    e8d2:	4281      	cmp	r1, r0
    e8d4:	d1e9      	bne.n	e8aa <_spi_m_async_init+0x2a>
	return ERR_NONE;
    e8d6:	2000      	movs	r0, #0
}
    e8d8:	bd38      	pop	{r3, r4, r5, pc}
    e8da:	bf00      	nop
    e8dc:	0000e719 	.word	0x0000e719
    e8e0:	0000dc31 	.word	0x0000dc31
    e8e4:	0000dfc5 	.word	0x0000dfc5

0000e8e8 <_spi_m_async_enable>:
{
    e8e8:	b508      	push	{r3, lr}
	return _spi_async_enable(dev->prvt);
    e8ea:	6800      	ldr	r0, [r0, #0]
    e8ec:	4b01      	ldr	r3, [pc, #4]	; (e8f4 <_spi_m_async_enable+0xc>)
    e8ee:	4798      	blx	r3
}
    e8f0:	bd08      	pop	{r3, pc}
    e8f2:	bf00      	nop
    e8f4:	0000e0e1 	.word	0x0000e0e1

0000e8f8 <_spi_m_async_set_mode>:
{
    e8f8:	b508      	push	{r3, lr}
	return _spi_set_mode(dev->prvt, mode);
    e8fa:	6800      	ldr	r0, [r0, #0]
    e8fc:	4b01      	ldr	r3, [pc, #4]	; (e904 <_spi_m_async_set_mode+0xc>)
    e8fe:	4798      	blx	r3
}
    e900:	bd08      	pop	{r3, pc}
    e902:	bf00      	nop
    e904:	0000e121 	.word	0x0000e121

0000e908 <_spi_m_async_set_baudrate>:
	return _spi_set_baudrate(dev->prvt, baud_val);
    e908:	6803      	ldr	r3, [r0, #0]
    e90a:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    e90c:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    e910:	bf03      	ittte	eq
    e912:	b2c9      	uxtbeq	r1, r1
	((Sercom *)hw)->SPI.BAUD.reg = data;
    e914:	7319      	strbeq	r1, [r3, #12]
	return ERR_NONE;
    e916:	2000      	moveq	r0, #0
		return ERR_BUSY;
    e918:	f06f 0003 	mvnne.w	r0, #3
}
    e91c:	4770      	bx	lr

0000e91e <_spi_m_async_enable_tx>:
	void *hw = dev->prvt;
    e91e:	6803      	ldr	r3, [r0, #0]
	if (state) {
    e920:	b919      	cbnz	r1, e92a <_spi_m_async_enable_tx+0xc>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    e922:	2201      	movs	r2, #1
    e924:	751a      	strb	r2, [r3, #20]
}
    e926:	2000      	movs	r0, #0
    e928:	4770      	bx	lr
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    e92a:	2201      	movs	r2, #1
    e92c:	759a      	strb	r2, [r3, #22]
    e92e:	e7fa      	b.n	e926 <_spi_m_async_enable_tx+0x8>

0000e930 <_spi_m_async_enable_rx>:
	void *hw = dev->prvt;
    e930:	6803      	ldr	r3, [r0, #0]
	if (state) {
    e932:	b919      	cbnz	r1, e93c <_spi_m_async_enable_rx+0xc>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    e934:	2204      	movs	r2, #4
    e936:	751a      	strb	r2, [r3, #20]
}
    e938:	2000      	movs	r0, #0
    e93a:	4770      	bx	lr
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    e93c:	2204      	movs	r2, #4
    e93e:	759a      	strb	r2, [r3, #22]
    e940:	e7fa      	b.n	e938 <_spi_m_async_enable_rx+0x8>

0000e942 <_spi_m_async_enable_tx_complete>:
	if (state) {
    e942:	b921      	cbnz	r1, e94e <_spi_m_async_enable_tx_complete+0xc>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    e944:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    e946:	2202      	movs	r2, #2
    e948:	751a      	strb	r2, [r3, #20]
}
    e94a:	2000      	movs	r0, #0
    e94c:	4770      	bx	lr
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    e94e:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    e950:	2202      	movs	r2, #2
    e952:	759a      	strb	r2, [r3, #22]
    e954:	e7f9      	b.n	e94a <_spi_m_async_enable_tx_complete+0x8>

0000e956 <_spi_m_async_write_one>:
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    e956:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    e958:	6299      	str	r1, [r3, #40]	; 0x28
}
    e95a:	2000      	movs	r0, #0
    e95c:	4770      	bx	lr

0000e95e <_spi_m_async_read_one>:
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    e95e:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    e960:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    e962:	b280      	uxth	r0, r0
    e964:	4770      	bx	lr

0000e966 <_spi_m_async_register_callback>:
	p_ls[cb_type] = (func_t)func;
    e966:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    e96a:	608a      	str	r2, [r1, #8]
}
    e96c:	2000      	movs	r0, #0
    e96e:	4770      	bx	lr

0000e970 <_spi_m_async_set_irq_state>:
	if (SPI_DEV_CB_ERROR == type) {
    e970:	2903      	cmp	r1, #3
    e972:	d000      	beq.n	e976 <_spi_m_async_set_irq_state+0x6>
    e974:	4770      	bx	lr
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    e976:	6803      	ldr	r3, [r0, #0]
	if (value == 0x0) {
    e978:	b112      	cbz	r2, e980 <_spi_m_async_set_irq_state+0x10>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    e97a:	2280      	movs	r2, #128	; 0x80
    e97c:	759a      	strb	r2, [r3, #22]
}
    e97e:	e7f9      	b.n	e974 <_spi_m_async_set_irq_state+0x4>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    e980:	2280      	movs	r2, #128	; 0x80
    e982:	751a      	strb	r2, [r3, #20]
    e984:	4770      	bx	lr
	...

0000e988 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    e988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e98c:	4605      	mov	r5, r0
    e98e:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    e990:	4608      	mov	r0, r1
    e992:	4b42      	ldr	r3, [pc, #264]	; (ea9c <_spi_m_dma_init+0x114>)
    e994:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    e996:	2803      	cmp	r0, #3
    e998:	d007      	beq.n	e9aa <_spi_m_dma_init+0x22>
    e99a:	2807      	cmp	r0, #7
    e99c:	bf08      	it	eq
    e99e:	2201      	moveq	r2, #1
    e9a0:	d004      	beq.n	e9ac <_spi_m_dma_init+0x24>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    e9a2:	f06f 000c 	mvn.w	r0, #12
	dev->resource->back                 = dev;
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
	dev->resource->dma_cb.error         = _spi_dma_error_occured;

	return ERR_NONE;
}
    e9a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (sercomspi_regs[i].n == n) {
    e9aa:	2200      	movs	r2, #0
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e9ac:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    e9ae:	f013 0f01 	tst.w	r3, #1
    e9b2:	d122      	bne.n	e9fa <_spi_m_dma_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    e9b4:	4b3a      	ldr	r3, [pc, #232]	; (eaa0 <_spi_m_dma_init+0x118>)
    e9b6:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    e9ba:	4413      	add	r3, r2
    e9bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
    e9c0:	f003 011c 	and.w	r1, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e9c4:	69e3      	ldr	r3, [r4, #28]
    e9c6:	f013 0f03 	tst.w	r3, #3
    e9ca:	d1fb      	bne.n	e9c4 <_spi_m_dma_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    e9cc:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    e9ce:	f013 0f02 	tst.w	r3, #2
    e9d2:	d00b      	beq.n	e9ec <_spi_m_dma_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    e9d4:	6823      	ldr	r3, [r4, #0]
    e9d6:	f023 0302 	bic.w	r3, r3, #2
    e9da:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e9dc:	69e3      	ldr	r3, [r4, #28]
    e9de:	f013 0f03 	tst.w	r3, #3
    e9e2:	d1fb      	bne.n	e9dc <_spi_m_dma_init+0x54>
    e9e4:	69e3      	ldr	r3, [r4, #28]
    e9e6:	f013 0f02 	tst.w	r3, #2
    e9ea:	d1fb      	bne.n	e9e4 <_spi_m_dma_init+0x5c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    e9ec:	f041 0101 	orr.w	r1, r1, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    e9f0:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e9f2:	69e3      	ldr	r3, [r4, #28]
    e9f4:	f013 0f03 	tst.w	r3, #3
    e9f8:	d1fb      	bne.n	e9f2 <_spi_m_dma_init+0x6a>
    e9fa:	69e3      	ldr	r3, [r4, #28]
    e9fc:	f013 0f01 	tst.w	r3, #1
    ea00:	d1fb      	bne.n	e9fa <_spi_m_dma_init+0x72>
	dev->prvt = hw;
    ea02:	602c      	str	r4, [r5, #0]
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    ea04:	4b26      	ldr	r3, [pc, #152]	; (eaa0 <_spi_m_dma_init+0x118>)
    ea06:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ea0a:	4413      	add	r3, r2
    ea0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
	hri_sercomspi_write_CTRLA_reg(
    ea10:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    ea14:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    ea18:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ea1a:	69e3      	ldr	r3, [r4, #28]
    ea1c:	f013 0f03 	tst.w	r3, #3
    ea20:	d1fb      	bne.n	ea1a <_spi_m_dma_init+0x92>
	    (regs->ctrlb
    ea22:	4b1f      	ldr	r3, [pc, #124]	; (eaa0 <_spi_m_dma_init+0x118>)
    ea24:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ea28:	4413      	add	r3, r2
    ea2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	        | (SERCOM_SPI_CTRLB_RXEN));
    ea2e:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    ea32:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    ea36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    ea3a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ea3c:	69e3      	ldr	r3, [r4, #28]
    ea3e:	f013 0f17 	tst.w	r3, #23
    ea42:	d1fb      	bne.n	ea3c <_spi_m_dma_init+0xb4>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    ea44:	4b16      	ldr	r3, [pc, #88]	; (eaa0 <_spi_m_dma_init+0x118>)
    ea46:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ea4a:	441a      	add	r2, r3
    ea4c:	f892 30bc 	ldrb.w	r3, [r2, #188]	; 0xbc
	((Sercom *)hw)->SPI.BAUD.reg = data;
    ea50:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    ea52:	f892 30bd 	ldrb.w	r3, [r2, #189]	; 0xbd
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    ea56:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    ea5a:	f105 0818 	add.w	r8, r5, #24
    ea5e:	4620      	mov	r0, r4
    ea60:	4b10      	ldr	r3, [pc, #64]	; (eaa4 <_spi_m_dma_init+0x11c>)
    ea62:	4798      	blx	r3
    ea64:	4601      	mov	r1, r0
    ea66:	4640      	mov	r0, r8
    ea68:	4f0f      	ldr	r7, [pc, #60]	; (eaa8 <_spi_m_dma_init+0x120>)
    ea6a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    ea6c:	69ab      	ldr	r3, [r5, #24]
    ea6e:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    ea70:	69ab      	ldr	r3, [r5, #24]
    ea72:	4a0e      	ldr	r2, [pc, #56]	; (eaac <_spi_m_dma_init+0x124>)
    ea74:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    ea76:	69ab      	ldr	r3, [r5, #24]
    ea78:	4e0d      	ldr	r6, [pc, #52]	; (eab0 <_spi_m_dma_init+0x128>)
    ea7a:	605e      	str	r6, [r3, #4]
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    ea7c:	4620      	mov	r0, r4
    ea7e:	4b0d      	ldr	r3, [pc, #52]	; (eab4 <_spi_m_dma_init+0x12c>)
    ea80:	4798      	blx	r3
    ea82:	4601      	mov	r1, r0
    ea84:	4640      	mov	r0, r8
    ea86:	47b8      	blx	r7
	dev->resource->back                 = dev;
    ea88:	69ab      	ldr	r3, [r5, #24]
    ea8a:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    ea8c:	69ab      	ldr	r3, [r5, #24]
    ea8e:	4a0a      	ldr	r2, [pc, #40]	; (eab8 <_spi_m_dma_init+0x130>)
    ea90:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    ea92:	69ab      	ldr	r3, [r5, #24]
    ea94:	605e      	str	r6, [r3, #4]
	return ERR_NONE;
    ea96:	2000      	movs	r0, #0
    ea98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ea9c:	0000db7d 	.word	0x0000db7d
    eaa0:	0001465c 	.word	0x0001465c
    eaa4:	0000e1b5 	.word	0x0000e1b5
    eaa8:	0000d411 	.word	0x0000d411
    eaac:	0000e1c9 	.word	0x0000e1c9
    eab0:	0000e1e1 	.word	0x0000e1e1
    eab4:	0000e1a1 	.word	0x0000e1a1
    eab8:	0000e1d5 	.word	0x0000e1d5

0000eabc <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    eabc:	b508      	push	{r3, lr}
	ASSERT(dev && dev->prvt);

	return _spi_sync_enable(dev->prvt);
    eabe:	6800      	ldr	r0, [r0, #0]
    eac0:	4b01      	ldr	r3, [pc, #4]	; (eac8 <_spi_m_dma_enable+0xc>)
    eac2:	4798      	blx	r3
}
    eac4:	bd08      	pop	{r3, pc}
    eac6:	bf00      	nop
    eac8:	0000e0bd 	.word	0x0000e0bd

0000eacc <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    eacc:	b570      	push	{r4, r5, r6, lr}
    eace:	4605      	mov	r5, r0
    ead0:	4614      	mov	r4, r2
	switch (type) {
    ead2:	2901      	cmp	r1, #1
    ead4:	d00e      	beq.n	eaf4 <_spi_m_dma_register_callback+0x28>
    ead6:	b111      	cbz	r1, eade <_spi_m_dma_register_callback+0x12>
    ead8:	2902      	cmp	r1, #2
    eada:	d016      	beq.n	eb0a <_spi_m_dma_register_callback+0x3e>
    eadc:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    eade:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    eae0:	6800      	ldr	r0, [r0, #0]
    eae2:	4b13      	ldr	r3, [pc, #76]	; (eb30 <_spi_m_dma_register_callback+0x64>)
    eae4:	4798      	blx	r3
    eae6:	1c22      	adds	r2, r4, #0
    eae8:	bf18      	it	ne
    eaea:	2201      	movne	r2, #1
    eaec:	2100      	movs	r1, #0
    eaee:	4b11      	ldr	r3, [pc, #68]	; (eb34 <_spi_m_dma_register_callback+0x68>)
    eaf0:	4798      	blx	r3
		break;
    eaf2:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    eaf4:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    eaf6:	6800      	ldr	r0, [r0, #0]
    eaf8:	4b0f      	ldr	r3, [pc, #60]	; (eb38 <_spi_m_dma_register_callback+0x6c>)
    eafa:	4798      	blx	r3
    eafc:	1c22      	adds	r2, r4, #0
    eafe:	bf18      	it	ne
    eb00:	2201      	movne	r2, #1
    eb02:	2100      	movs	r1, #0
    eb04:	4b0b      	ldr	r3, [pc, #44]	; (eb34 <_spi_m_dma_register_callback+0x68>)
    eb06:	4798      	blx	r3
		break;
    eb08:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    eb0a:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    eb0c:	6800      	ldr	r0, [r0, #0]
    eb0e:	4b0a      	ldr	r3, [pc, #40]	; (eb38 <_spi_m_dma_register_callback+0x6c>)
    eb10:	4798      	blx	r3
    eb12:	3400      	adds	r4, #0
    eb14:	bf18      	it	ne
    eb16:	2401      	movne	r4, #1
    eb18:	4622      	mov	r2, r4
    eb1a:	2101      	movs	r1, #1
    eb1c:	4e05      	ldr	r6, [pc, #20]	; (eb34 <_spi_m_dma_register_callback+0x68>)
    eb1e:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    eb20:	6828      	ldr	r0, [r5, #0]
    eb22:	4b03      	ldr	r3, [pc, #12]	; (eb30 <_spi_m_dma_register_callback+0x64>)
    eb24:	4798      	blx	r3
    eb26:	4622      	mov	r2, r4
    eb28:	2101      	movs	r1, #1
    eb2a:	47b0      	blx	r6
    eb2c:	bd70      	pop	{r4, r5, r6, pc}
    eb2e:	bf00      	nop
    eb30:	0000e1a1 	.word	0x0000e1a1
    eb34:	0000d2e9 	.word	0x0000d2e9
    eb38:	0000e1b5 	.word	0x0000e1b5

0000eb3c <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    eb3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    eb40:	4607      	mov	r7, r0
    eb42:	468a      	mov	sl, r1
    eb44:	4690      	mov	r8, r2
    eb46:	4699      	mov	r9, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    eb48:	6804      	ldr	r4, [r0, #0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    eb4a:	4620      	mov	r0, r4
    eb4c:	4b39      	ldr	r3, [pc, #228]	; (ec34 <_spi_m_dma_transfer+0xf8>)
    eb4e:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    eb50:	2803      	cmp	r0, #3
    eb52:	d048      	beq.n	ebe6 <_spi_m_dma_transfer+0xaa>
    eb54:	2807      	cmp	r0, #7
    eb56:	bf08      	it	eq
    eb58:	2201      	moveq	r2, #1
    eb5a:	d045      	beq.n	ebe8 <_spi_m_dma_transfer+0xac>
	return NULL;
    eb5c:	f04f 0b00 	mov.w	fp, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    eb60:	4620      	mov	r0, r4
    eb62:	4b35      	ldr	r3, [pc, #212]	; (ec38 <_spi_m_dma_transfer+0xfc>)
    eb64:	4798      	blx	r3
    eb66:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    eb68:	4620      	mov	r0, r4
    eb6a:	4b34      	ldr	r3, [pc, #208]	; (ec3c <_spi_m_dma_transfer+0x100>)
    eb6c:	4798      	blx	r3
    eb6e:	4605      	mov	r5, r0

	if (rxbuf) {
    eb70:	f1b8 0f00 	cmp.w	r8, #0
    eb74:	d03d      	beq.n	ebf2 <_spi_m_dma_transfer+0xb6>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    eb76:	69e3      	ldr	r3, [r4, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    eb78:	f013 0f04 	tst.w	r3, #4
    eb7c:	d107      	bne.n	eb8e <_spi_m_dma_transfer+0x52>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    eb7e:	6863      	ldr	r3, [r4, #4]
    eb80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    eb84:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    eb86:	69e3      	ldr	r3, [r4, #28]
    eb88:	f013 0f17 	tst.w	r3, #23
    eb8c:	d1fb      	bne.n	eb86 <_spi_m_dma_transfer+0x4a>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    eb8e:	6839      	ldr	r1, [r7, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    eb90:	3128      	adds	r1, #40	; 0x28
    eb92:	4630      	mov	r0, r6
    eb94:	4b2a      	ldr	r3, [pc, #168]	; (ec40 <_spi_m_dma_transfer+0x104>)
    eb96:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    eb98:	4641      	mov	r1, r8
    eb9a:	4630      	mov	r0, r6
    eb9c:	4b29      	ldr	r3, [pc, #164]	; (ec44 <_spi_m_dma_transfer+0x108>)
    eb9e:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    eba0:	4649      	mov	r1, r9
    eba2:	4630      	mov	r0, r6
    eba4:	4b28      	ldr	r3, [pc, #160]	; (ec48 <_spi_m_dma_transfer+0x10c>)
    eba6:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    eba8:	2100      	movs	r1, #0
    ebaa:	4630      	mov	r0, r6
    ebac:	4b27      	ldr	r3, [pc, #156]	; (ec4c <_spi_m_dma_transfer+0x110>)
    ebae:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    ebb0:	f1ba 0f00 	cmp.w	sl, #0
    ebb4:	d02a      	beq.n	ec0c <_spi_m_dma_transfer+0xd0>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    ebb6:	4651      	mov	r1, sl
    ebb8:	4628      	mov	r0, r5
    ebba:	4b21      	ldr	r3, [pc, #132]	; (ec40 <_spi_m_dma_transfer+0x104>)
    ebbc:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    ebbe:	6839      	ldr	r1, [r7, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    ebc0:	3128      	adds	r1, #40	; 0x28
    ebc2:	4628      	mov	r0, r5
    ebc4:	4b1f      	ldr	r3, [pc, #124]	; (ec44 <_spi_m_dma_transfer+0x108>)
    ebc6:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    ebc8:	2101      	movs	r1, #1
    ebca:	4628      	mov	r0, r5
    ebcc:	4b20      	ldr	r3, [pc, #128]	; (ec50 <_spi_m_dma_transfer+0x114>)
    ebce:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    ebd0:	4649      	mov	r1, r9
    ebd2:	4628      	mov	r0, r5
    ebd4:	4b1c      	ldr	r3, [pc, #112]	; (ec48 <_spi_m_dma_transfer+0x10c>)
    ebd6:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    ebd8:	2100      	movs	r1, #0
    ebda:	4628      	mov	r0, r5
    ebdc:	4b1b      	ldr	r3, [pc, #108]	; (ec4c <_spi_m_dma_transfer+0x110>)
    ebde:	4798      	blx	r3

	return ERR_NONE;
}
    ebe0:	2000      	movs	r0, #0
    ebe2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    ebe6:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    ebe8:	4b1a      	ldr	r3, [pc, #104]	; (ec54 <_spi_m_dma_transfer+0x118>)
    ebea:	eb03 1b02 	add.w	fp, r3, r2, lsl #4
    ebee:	4493      	add	fp, r2
    ebf0:	e7b6      	b.n	eb60 <_spi_m_dma_transfer+0x24>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    ebf2:	69e3      	ldr	r3, [r4, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    ebf4:	f013 0f04 	tst.w	r3, #4
    ebf8:	d1da      	bne.n	ebb0 <_spi_m_dma_transfer+0x74>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    ebfa:	6863      	ldr	r3, [r4, #4]
    ebfc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    ec00:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ec02:	69e3      	ldr	r3, [r4, #28]
    ec04:	f013 0f17 	tst.w	r3, #23
    ec08:	d1fb      	bne.n	ec02 <_spi_m_dma_transfer+0xc6>
    ec0a:	e7d1      	b.n	ebb0 <_spi_m_dma_transfer+0x74>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    ec0c:	f10b 010e 	add.w	r1, fp, #14
    ec10:	4628      	mov	r0, r5
    ec12:	4b0b      	ldr	r3, [pc, #44]	; (ec40 <_spi_m_dma_transfer+0x104>)
    ec14:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    ec16:	6839      	ldr	r1, [r7, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    ec18:	3128      	adds	r1, #40	; 0x28
    ec1a:	4628      	mov	r0, r5
    ec1c:	4b09      	ldr	r3, [pc, #36]	; (ec44 <_spi_m_dma_transfer+0x108>)
    ec1e:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    ec20:	2100      	movs	r1, #0
    ec22:	4628      	mov	r0, r5
    ec24:	4b0a      	ldr	r3, [pc, #40]	; (ec50 <_spi_m_dma_transfer+0x114>)
    ec26:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    ec28:	4649      	mov	r1, r9
    ec2a:	4628      	mov	r0, r5
    ec2c:	4b06      	ldr	r3, [pc, #24]	; (ec48 <_spi_m_dma_transfer+0x10c>)
    ec2e:	4798      	blx	r3
    ec30:	e7d2      	b.n	ebd8 <_spi_m_dma_transfer+0x9c>
    ec32:	bf00      	nop
    ec34:	0000db7d 	.word	0x0000db7d
    ec38:	0000e1b5 	.word	0x0000e1b5
    ec3c:	0000e1a1 	.word	0x0000e1a1
    ec40:	0000d34d 	.word	0x0000d34d
    ec44:	0000d33d 	.word	0x0000d33d
    ec48:	0000d379 	.word	0x0000d379
    ec4c:	0000d3d1 	.word	0x0000d3d1
    ec50:	0000d35d 	.word	0x0000d35d
    ec54:	0001470c 	.word	0x0001470c

0000ec58 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    ec58:	4b03      	ldr	r3, [pc, #12]	; (ec68 <_delay_init+0x10>)
    ec5a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    ec5e:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    ec60:	2205      	movs	r2, #5
    ec62:	601a      	str	r2, [r3, #0]
    ec64:	4770      	bx	lr
    ec66:	bf00      	nop
    ec68:	e000e010 	.word	0xe000e010

0000ec6c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    ec6c:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    ec6e:	b303      	cbz	r3, ecb2 <_delay_cycles+0x46>
{
    ec70:	b430      	push	{r4, r5}
    ec72:	1e5d      	subs	r5, r3, #1
    ec74:	b2ed      	uxtb	r5, r5
	while (n--) {
    ec76:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    ec78:	4a12      	ldr	r2, [pc, #72]	; (ecc4 <_delay_cycles+0x58>)
    ec7a:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    ec7e:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    ec80:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    ec82:	6813      	ldr	r3, [r2, #0]
    ec84:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    ec88:	d0fb      	beq.n	ec82 <_delay_cycles+0x16>
	while (n--) {
    ec8a:	3801      	subs	r0, #1
    ec8c:	b2c0      	uxtb	r0, r0
    ec8e:	28ff      	cmp	r0, #255	; 0xff
    ec90:	d1f5      	bne.n	ec7e <_delay_cycles+0x12>
    ec92:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    ec96:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    ec9a:	3101      	adds	r1, #1
    ec9c:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    ec9e:	4b09      	ldr	r3, [pc, #36]	; (ecc4 <_delay_cycles+0x58>)
    eca0:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    eca2:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    eca4:	461a      	mov	r2, r3
    eca6:	6813      	ldr	r3, [r2, #0]
    eca8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    ecac:	d0fb      	beq.n	eca6 <_delay_cycles+0x3a>
		;
}
    ecae:	bc30      	pop	{r4, r5}
    ecb0:	4770      	bx	lr
	SysTick->LOAD = buf;
    ecb2:	4b04      	ldr	r3, [pc, #16]	; (ecc4 <_delay_cycles+0x58>)
    ecb4:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    ecb6:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    ecb8:	461a      	mov	r2, r3
    ecba:	6813      	ldr	r3, [r2, #0]
    ecbc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    ecc0:	d0fb      	beq.n	ecba <_delay_cycles+0x4e>
    ecc2:	4770      	bx	lr
    ecc4:	e000e010 	.word	0xe000e010

0000ecc8 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    ecc8:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    ecca:	6813      	ldr	r3, [r2, #0]
    eccc:	f043 0302 	orr.w	r3, r3, #2
    ecd0:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ecd2:	6913      	ldr	r3, [r2, #16]
    ecd4:	f013 0f03 	tst.w	r3, #3
    ecd8:	d1fb      	bne.n	ecd2 <_tc_timer_start+0xa>
}
    ecda:	4770      	bx	lr

0000ecdc <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    ecdc:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    ecde:	6813      	ldr	r3, [r2, #0]
    ece0:	f023 0302 	bic.w	r3, r3, #2
    ece4:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ece6:	6913      	ldr	r3, [r2, #16]
    ece8:	f013 0f03 	tst.w	r3, #3
    ecec:	d1fb      	bne.n	ece6 <_tc_timer_stop+0xa>
}
    ecee:	4770      	bx	lr

0000ecf0 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    ecf0:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ecf2:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ecf4:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ecf8:	2a02      	cmp	r2, #2
    ecfa:	d00a      	beq.n	ed12 <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ecfc:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ecfe:	f012 0f0c 	tst.w	r2, #12
    ed02:	d10c      	bne.n	ed1e <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    ed04:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    ed06:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed08:	691a      	ldr	r2, [r3, #16]
    ed0a:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ed0e:	d1fb      	bne.n	ed08 <_tc_timer_set_period+0x18>
    ed10:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    ed12:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed14:	691a      	ldr	r2, [r3, #16]
    ed16:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ed1a:	d1fb      	bne.n	ed14 <_tc_timer_set_period+0x24>
    ed1c:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ed1e:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ed20:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ed24:	2a01      	cmp	r2, #1
    ed26:	d000      	beq.n	ed2a <_tc_timer_set_period+0x3a>
    ed28:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    ed2a:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    ed2c:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed2e:	691a      	ldr	r2, [r3, #16]
    ed30:	f012 0f20 	tst.w	r2, #32
    ed34:	d1fb      	bne.n	ed2e <_tc_timer_set_period+0x3e>
    ed36:	e7f7      	b.n	ed28 <_tc_timer_set_period+0x38>

0000ed38 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    ed38:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ed3a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ed3c:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ed40:	2a02      	cmp	r2, #2
    ed42:	d00a      	beq.n	ed5a <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ed44:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ed46:	f012 0f0c 	tst.w	r2, #12
    ed4a:	d10c      	bne.n	ed66 <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed4c:	691a      	ldr	r2, [r3, #16]
    ed4e:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ed52:	d1fb      	bne.n	ed4c <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    ed54:	8b98      	ldrh	r0, [r3, #28]
    ed56:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    ed58:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed5a:	691a      	ldr	r2, [r3, #16]
    ed5c:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ed60:	d1fb      	bne.n	ed5a <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    ed62:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    ed64:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ed66:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ed68:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ed6c:	2a01      	cmp	r2, #1
    ed6e:	d001      	beq.n	ed74 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    ed70:	2000      	movs	r0, #0
}
    ed72:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed74:	691a      	ldr	r2, [r3, #16]
    ed76:	f012 0f20 	tst.w	r2, #32
    ed7a:	d1fb      	bne.n	ed74 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    ed7c:	7ed8      	ldrb	r0, [r3, #27]
    ed7e:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    ed80:	4770      	bx	lr

0000ed82 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    ed82:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ed84:	6913      	ldr	r3, [r2, #16]
    ed86:	f013 0f03 	tst.w	r3, #3
    ed8a:	d1fb      	bne.n	ed84 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ed8c:	6810      	ldr	r0, [r2, #0]
}
    ed8e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    ed92:	4770      	bx	lr

0000ed94 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    ed94:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    ed96:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    ed98:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    ed9a:	f012 0f01 	tst.w	r2, #1
    ed9e:	d100      	bne.n	eda2 <tc_interrupt_handler+0xe>
    eda0:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    eda2:	2201      	movs	r2, #1
    eda4:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    eda6:	6803      	ldr	r3, [r0, #0]
    eda8:	4798      	blx	r3
	}
}
    edaa:	e7f9      	b.n	eda0 <tc_interrupt_handler+0xc>

0000edac <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    edac:	b470      	push	{r4, r5, r6}
    edae:	b089      	sub	sp, #36	; 0x24
    edb0:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    edb2:	466c      	mov	r4, sp
    edb4:	4d16      	ldr	r5, [pc, #88]	; (ee10 <get_tc_index+0x64>)
    edb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    edb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    edba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    edbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    edc2:	9b00      	ldr	r3, [sp, #0]
    edc4:	42b3      	cmp	r3, r6
    edc6:	d00c      	beq.n	ede2 <get_tc_index+0x36>
    edc8:	4630      	mov	r0, r6
    edca:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    edcc:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    edce:	f852 1b04 	ldr.w	r1, [r2], #4
    edd2:	4281      	cmp	r1, r0
    edd4:	d006      	beq.n	ede4 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    edd6:	3301      	adds	r3, #1
    edd8:	2b08      	cmp	r3, #8
    edda:	d1f8      	bne.n	edce <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    eddc:	2000      	movs	r0, #0
			return i;
    edde:	b240      	sxtb	r0, r0
    ede0:	e00d      	b.n	edfe <get_tc_index+0x52>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    ede2:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    ede4:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    ede8:	d010      	beq.n	ee0c <get_tc_index+0x60>
    edea:	2b01      	cmp	r3, #1
    edec:	d00a      	beq.n	ee04 <get_tc_index+0x58>
    edee:	2b02      	cmp	r3, #2
    edf0:	d00a      	beq.n	ee08 <get_tc_index+0x5c>
    edf2:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    edf4:	bf08      	it	eq
    edf6:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    edf8:	d0f1      	beq.n	edde <get_tc_index+0x32>
	return -1;
    edfa:	f04f 30ff 	mov.w	r0, #4294967295
}
    edfe:	b009      	add	sp, #36	; 0x24
    ee00:	bc70      	pop	{r4, r5, r6}
    ee02:	4770      	bx	lr
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    ee04:	2001      	movs	r0, #1
    ee06:	e7ea      	b.n	edde <get_tc_index+0x32>
    ee08:	2002      	movs	r0, #2
    ee0a:	e7e8      	b.n	edde <get_tc_index+0x32>
    ee0c:	2000      	movs	r0, #0
    ee0e:	e7e6      	b.n	edde <get_tc_index+0x32>
    ee10:	00014730 	.word	0x00014730

0000ee14 <_tc_timer_deinit>:
{
    ee14:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    ee16:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    ee18:	4620      	mov	r0, r4
    ee1a:	4b15      	ldr	r3, [pc, #84]	; (ee70 <_tc_timer_deinit+0x5c>)
    ee1c:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    ee1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    ee22:	4b14      	ldr	r3, [pc, #80]	; (ee74 <_tc_timer_deinit+0x60>)
    ee24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    ee28:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    ee2c:	2b00      	cmp	r3, #0
    ee2e:	db0d      	blt.n	ee4c <_tc_timer_deinit+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ee30:	095a      	lsrs	r2, r3, #5
    ee32:	f003 031f 	and.w	r3, r3, #31
    ee36:	2101      	movs	r1, #1
    ee38:	fa01 f303 	lsl.w	r3, r1, r3
    ee3c:	3220      	adds	r2, #32
    ee3e:	490e      	ldr	r1, [pc, #56]	; (ee78 <_tc_timer_deinit+0x64>)
    ee40:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    ee44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ee48:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    ee4c:	6823      	ldr	r3, [r4, #0]
    ee4e:	f023 0302 	bic.w	r3, r3, #2
    ee52:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ee54:	6923      	ldr	r3, [r4, #16]
    ee56:	f013 0f03 	tst.w	r3, #3
    ee5a:	d1fb      	bne.n	ee54 <_tc_timer_deinit+0x40>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    ee5c:	6823      	ldr	r3, [r4, #0]
    ee5e:	f043 0301 	orr.w	r3, r3, #1
    ee62:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ee64:	6923      	ldr	r3, [r4, #16]
    ee66:	f013 0f01 	tst.w	r3, #1
    ee6a:	d1fb      	bne.n	ee64 <_tc_timer_deinit+0x50>
}
    ee6c:	bd10      	pop	{r4, pc}
    ee6e:	bf00      	nop
    ee70:	0000edad 	.word	0x0000edad
    ee74:	00014730 	.word	0x00014730
    ee78:	e000e100 	.word	0xe000e100

0000ee7c <_tc_timer_init>:
{
    ee7c:	b538      	push	{r3, r4, r5, lr}
    ee7e:	4605      	mov	r5, r0
    ee80:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    ee82:	4608      	mov	r0, r1
    ee84:	4b6e      	ldr	r3, [pc, #440]	; (f040 <_tc_timer_init+0x1c4>)
    ee86:	4798      	blx	r3
	device->hw = hw;
    ee88:	60ec      	str	r4, [r5, #12]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    ee8a:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    ee8c:	f013 0f01 	tst.w	r3, #1
    ee90:	d119      	bne.n	eec6 <_tc_timer_init+0x4a>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ee92:	6923      	ldr	r3, [r4, #16]
    ee94:	f013 0f03 	tst.w	r3, #3
    ee98:	d1fb      	bne.n	ee92 <_tc_timer_init+0x16>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ee9a:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    ee9c:	f013 0f02 	tst.w	r3, #2
    eea0:	d00b      	beq.n	eeba <_tc_timer_init+0x3e>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    eea2:	6823      	ldr	r3, [r4, #0]
    eea4:	f023 0302 	bic.w	r3, r3, #2
    eea8:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    eeaa:	6923      	ldr	r3, [r4, #16]
    eeac:	f013 0f03 	tst.w	r3, #3
    eeb0:	d1fb      	bne.n	eeaa <_tc_timer_init+0x2e>
    eeb2:	6923      	ldr	r3, [r4, #16]
    eeb4:	f013 0f02 	tst.w	r3, #2
    eeb8:	d1fb      	bne.n	eeb2 <_tc_timer_init+0x36>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    eeba:	2301      	movs	r3, #1
    eebc:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    eebe:	6923      	ldr	r3, [r4, #16]
    eec0:	f013 0f03 	tst.w	r3, #3
    eec4:	d1fb      	bne.n	eebe <_tc_timer_init+0x42>
    eec6:	6923      	ldr	r3, [r4, #16]
    eec8:	f013 0f01 	tst.w	r3, #1
    eecc:	d1fb      	bne.n	eec6 <_tc_timer_init+0x4a>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    eece:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    eed2:	4a5c      	ldr	r2, [pc, #368]	; (f044 <_tc_timer_init+0x1c8>)
    eed4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    eed8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    eeda:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    eedc:	6923      	ldr	r3, [r4, #16]
    eede:	f013 0f03 	tst.w	r3, #3
    eee2:	d1fb      	bne.n	eedc <_tc_timer_init+0x60>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    eee4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    eee8:	4956      	ldr	r1, [pc, #344]	; (f044 <_tc_timer_init+0x1c8>)
    eeea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    eeee:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    eef2:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    eef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    eef6:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    eef8:	2301      	movs	r3, #1
    eefa:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    eefc:	f002 020c 	and.w	r2, r2, #12
    ef00:	2a08      	cmp	r2, #8
    ef02:	d056      	beq.n	efb2 <_tc_timer_init+0x136>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    ef04:	2a00      	cmp	r2, #0
    ef06:	d16b      	bne.n	efe0 <_tc_timer_init+0x164>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    ef08:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    ef0c:	4a4d      	ldr	r2, [pc, #308]	; (f044 <_tc_timer_init+0x1c8>)
    ef0e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ef12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    ef14:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ef16:	6923      	ldr	r3, [r4, #16]
    ef18:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    ef1c:	d1fb      	bne.n	ef16 <_tc_timer_init+0x9a>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    ef1e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    ef22:	4a48      	ldr	r2, [pc, #288]	; (f044 <_tc_timer_init+0x1c8>)
    ef24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ef28:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    ef2a:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ef2c:	6923      	ldr	r3, [r4, #16]
    ef2e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    ef32:	d1fb      	bne.n	ef2c <_tc_timer_init+0xb0>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    ef34:	2301      	movs	r3, #1
    ef36:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    ef38:	4b43      	ldr	r3, [pc, #268]	; (f048 <_tc_timer_init+0x1cc>)
    ef3a:	429c      	cmp	r4, r3
    ef3c:	d077      	beq.n	f02e <_tc_timer_init+0x1b2>
	if (hw == TC1) {
    ef3e:	4b43      	ldr	r3, [pc, #268]	; (f04c <_tc_timer_init+0x1d0>)
    ef40:	429c      	cmp	r4, r3
    ef42:	d077      	beq.n	f034 <_tc_timer_init+0x1b8>
	if (hw == TC2) {
    ef44:	4b42      	ldr	r3, [pc, #264]	; (f050 <_tc_timer_init+0x1d4>)
    ef46:	429c      	cmp	r4, r3
    ef48:	d077      	beq.n	f03a <_tc_timer_init+0x1be>
	if (hw == TC3) {
    ef4a:	4b42      	ldr	r3, [pc, #264]	; (f054 <_tc_timer_init+0x1d8>)
    ef4c:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    ef4e:	bf04      	itt	eq
    ef50:	4b41      	ldreq	r3, [pc, #260]	; (f058 <_tc_timer_init+0x1dc>)
    ef52:	60dd      	streq	r5, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    ef54:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    ef58:	4a3a      	ldr	r2, [pc, #232]	; (f044 <_tc_timer_init+0x1c8>)
    ef5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ef5e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    ef62:	2b00      	cmp	r3, #0
    ef64:	db23      	blt.n	efae <_tc_timer_init+0x132>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ef66:	095a      	lsrs	r2, r3, #5
    ef68:	f003 031f 	and.w	r3, r3, #31
    ef6c:	2101      	movs	r1, #1
    ef6e:	fa01 f303 	lsl.w	r3, r1, r3
    ef72:	3220      	adds	r2, #32
    ef74:	4939      	ldr	r1, [pc, #228]	; (f05c <_tc_timer_init+0x1e0>)
    ef76:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    ef7a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ef7e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    ef82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    ef86:	4b2f      	ldr	r3, [pc, #188]	; (f044 <_tc_timer_init+0x1c8>)
    ef88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    ef8c:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    ef90:	2b00      	cmp	r3, #0
    ef92:	db0c      	blt.n	efae <_tc_timer_init+0x132>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ef94:	0959      	lsrs	r1, r3, #5
    ef96:	f003 031f 	and.w	r3, r3, #31
    ef9a:	2201      	movs	r2, #1
    ef9c:	fa02 f303 	lsl.w	r3, r2, r3
    efa0:	4a2e      	ldr	r2, [pc, #184]	; (f05c <_tc_timer_init+0x1e0>)
    efa2:	f101 0060 	add.w	r0, r1, #96	; 0x60
    efa6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    efaa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    efae:	2000      	movs	r0, #0
    efb0:	bd38      	pop	{r3, r4, r5, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    efb2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    efb6:	4a23      	ldr	r2, [pc, #140]	; (f044 <_tc_timer_init+0x1c8>)
    efb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    efbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    efbe:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    efc0:	6923      	ldr	r3, [r4, #16]
    efc2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    efc6:	d1fb      	bne.n	efc0 <_tc_timer_init+0x144>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    efc8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    efcc:	4a1d      	ldr	r2, [pc, #116]	; (f044 <_tc_timer_init+0x1c8>)
    efce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    efd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    efd4:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    efd6:	6923      	ldr	r3, [r4, #16]
    efd8:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    efdc:	d1fb      	bne.n	efd6 <_tc_timer_init+0x15a>
    efde:	e7a9      	b.n	ef34 <_tc_timer_init+0xb8>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    efe0:	2a04      	cmp	r2, #4
    efe2:	d1a7      	bne.n	ef34 <_tc_timer_init+0xb8>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    efe4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    efe8:	4a16      	ldr	r2, [pc, #88]	; (f044 <_tc_timer_init+0x1c8>)
    efea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    efee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    eff2:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    eff4:	6923      	ldr	r3, [r4, #16]
    eff6:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    effa:	d1fb      	bne.n	eff4 <_tc_timer_init+0x178>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    effc:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f000:	4a10      	ldr	r2, [pc, #64]	; (f044 <_tc_timer_init+0x1c8>)
    f002:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f006:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    f00a:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f00c:	6923      	ldr	r3, [r4, #16]
    f00e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f012:	d1fb      	bne.n	f00c <_tc_timer_init+0x190>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    f014:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f018:	4a0a      	ldr	r2, [pc, #40]	; (f044 <_tc_timer_init+0x1c8>)
    f01a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f01e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    f022:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f024:	6923      	ldr	r3, [r4, #16]
    f026:	f013 0f20 	tst.w	r3, #32
    f02a:	d1fb      	bne.n	f024 <_tc_timer_init+0x1a8>
    f02c:	e782      	b.n	ef34 <_tc_timer_init+0xb8>
		_tc0_dev = (struct _timer_device *)dev;
    f02e:	4b0a      	ldr	r3, [pc, #40]	; (f058 <_tc_timer_init+0x1dc>)
    f030:	601d      	str	r5, [r3, #0]
    f032:	e78a      	b.n	ef4a <_tc_timer_init+0xce>
		_tc1_dev = (struct _timer_device *)dev;
    f034:	4b08      	ldr	r3, [pc, #32]	; (f058 <_tc_timer_init+0x1dc>)
    f036:	605d      	str	r5, [r3, #4]
    f038:	e78c      	b.n	ef54 <_tc_timer_init+0xd8>
		_tc2_dev = (struct _timer_device *)dev;
    f03a:	4b07      	ldr	r3, [pc, #28]	; (f058 <_tc_timer_init+0x1dc>)
    f03c:	609d      	str	r5, [r3, #8]
    f03e:	e789      	b.n	ef54 <_tc_timer_init+0xd8>
    f040:	0000edad 	.word	0x0000edad
    f044:	00014730 	.word	0x00014730
    f048:	40003800 	.word	0x40003800
    f04c:	40003c00 	.word	0x40003c00
    f050:	4101a000 	.word	0x4101a000
    f054:	4101c000 	.word	0x4101c000
    f058:	20000b24 	.word	0x20000b24
    f05c:	e000e100 	.word	0xe000e100

0000f060 <_tc_timer_set_irq>:
{
    f060:	b508      	push	{r3, lr}
	int8_t      i  = get_tc_index(hw);
    f062:	68c0      	ldr	r0, [r0, #12]
    f064:	4b05      	ldr	r3, [pc, #20]	; (f07c <_tc_timer_set_irq+0x1c>)
    f066:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    f068:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    f06c:	4b04      	ldr	r3, [pc, #16]	; (f080 <_tc_timer_set_irq+0x20>)
    f06e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f072:	f890 0022 	ldrb.w	r0, [r0, #34]	; 0x22
    f076:	4b03      	ldr	r3, [pc, #12]	; (f084 <_tc_timer_set_irq+0x24>)
    f078:	4798      	blx	r3
    f07a:	bd08      	pop	{r3, pc}
    f07c:	0000edad 	.word	0x0000edad
    f080:	00014730 	.word	0x00014730
    f084:	0000d109 	.word	0x0000d109

0000f088 <_tc_get_timer>:
}
    f088:	4800      	ldr	r0, [pc, #0]	; (f08c <_tc_get_timer+0x4>)
    f08a:	4770      	bx	lr
    f08c:	20000368 	.word	0x20000368

0000f090 <TC0_Handler>:
{
    f090:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    f092:	4b02      	ldr	r3, [pc, #8]	; (f09c <TC0_Handler+0xc>)
    f094:	6818      	ldr	r0, [r3, #0]
    f096:	4b02      	ldr	r3, [pc, #8]	; (f0a0 <TC0_Handler+0x10>)
    f098:	4798      	blx	r3
    f09a:	bd08      	pop	{r3, pc}
    f09c:	20000b24 	.word	0x20000b24
    f0a0:	0000ed95 	.word	0x0000ed95

0000f0a4 <TC1_Handler>:
{
    f0a4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    f0a6:	4b02      	ldr	r3, [pc, #8]	; (f0b0 <TC1_Handler+0xc>)
    f0a8:	6858      	ldr	r0, [r3, #4]
    f0aa:	4b02      	ldr	r3, [pc, #8]	; (f0b4 <TC1_Handler+0x10>)
    f0ac:	4798      	blx	r3
    f0ae:	bd08      	pop	{r3, pc}
    f0b0:	20000b24 	.word	0x20000b24
    f0b4:	0000ed95 	.word	0x0000ed95

0000f0b8 <TC2_Handler>:
{
    f0b8:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    f0ba:	4b02      	ldr	r3, [pc, #8]	; (f0c4 <TC2_Handler+0xc>)
    f0bc:	6898      	ldr	r0, [r3, #8]
    f0be:	4b02      	ldr	r3, [pc, #8]	; (f0c8 <TC2_Handler+0x10>)
    f0c0:	4798      	blx	r3
    f0c2:	bd08      	pop	{r3, pc}
    f0c4:	20000b24 	.word	0x20000b24
    f0c8:	0000ed95 	.word	0x0000ed95

0000f0cc <TC3_Handler>:
{
    f0cc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    f0ce:	4b02      	ldr	r3, [pc, #8]	; (f0d8 <TC3_Handler+0xc>)
    f0d0:	68d8      	ldr	r0, [r3, #12]
    f0d2:	4b02      	ldr	r3, [pc, #8]	; (f0dc <TC3_Handler+0x10>)
    f0d4:	4798      	blx	r3
    f0d6:	bd08      	pop	{r3, pc}
    f0d8:	20000b24 	.word	0x20000b24
    f0dc:	0000ed95 	.word	0x0000ed95

0000f0e0 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    f0e0:	2000      	movs	r0, #0
    f0e2:	4770      	bx	lr

0000f0e4 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    f0e4:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    f0e6:	7c83      	ldrb	r3, [r0, #18]
    f0e8:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f0ec:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    f0ee:	f002 0107 	and.w	r1, r2, #7
    f0f2:	2901      	cmp	r1, #1
    f0f4:	d00b      	beq.n	f10e <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f0f6:	015a      	lsls	r2, r3, #5
    f0f8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f0fc:	2110      	movs	r1, #16
    f0fe:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    f102:	015b      	lsls	r3, r3, #5
    f104:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f108:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    f10c:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    f10e:	f012 0f40 	tst.w	r2, #64	; 0x40
    f112:	d00c      	beq.n	f12e <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    f114:	7cc2      	ldrb	r2, [r0, #19]
    f116:	f36f 1286 	bfc	r2, #6, #1
    f11a:	74c2      	strb	r2, [r0, #19]
    f11c:	015a      	lsls	r2, r3, #5
    f11e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    f122:	2180      	movs	r1, #128	; 0x80
    f124:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    f128:	2140      	movs	r1, #64	; 0x40
    f12a:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    f12e:	7cc2      	ldrb	r2, [r0, #19]
    f130:	f36f 02c3 	bfc	r2, #3, #1
    f134:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    f136:	490a      	ldr	r1, [pc, #40]	; (f160 <_usb_d_dev_handle_setup+0x7c>)
    f138:	015a      	lsls	r2, r3, #5
    f13a:	188c      	adds	r4, r1, r2
    f13c:	2500      	movs	r5, #0
    f13e:	72a5      	strb	r5, [r4, #10]
    f140:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f142:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    f146:	246f      	movs	r4, #111	; 0x6f
    f148:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f14c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f150:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    f154:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    f158:	7c80      	ldrb	r0, [r0, #18]
    f15a:	4798      	blx	r3
    f15c:	bd38      	pop	{r3, r4, r5, pc}
    f15e:	bf00      	nop
    f160:	20000b34 	.word	0x20000b34

0000f164 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    f164:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    f166:	2320      	movs	r3, #32
    f168:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    f16c:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    f16e:	7c83      	ldrb	r3, [r0, #18]
    f170:	f003 030f 	and.w	r3, r3, #15
    f174:	015b      	lsls	r3, r3, #5
    f176:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f17a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    f17e:	4b04      	ldr	r3, [pc, #16]	; (f190 <_usb_d_dev_handle_stall+0x2c>)
    f180:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    f184:	6882      	ldr	r2, [r0, #8]
    f186:	2101      	movs	r1, #1
    f188:	7c80      	ldrb	r0, [r0, #18]
    f18a:	4798      	blx	r3
    f18c:	bd08      	pop	{r3, pc}
    f18e:	bf00      	nop
    f190:	20000b34 	.word	0x20000b34

0000f194 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    f194:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    f196:	7c84      	ldrb	r4, [r0, #18]
    f198:	2cff      	cmp	r4, #255	; 0xff
    f19a:	d003      	beq.n	f1a4 <_usb_d_dev_trans_done+0x10>
    f19c:	7cc3      	ldrb	r3, [r0, #19]
    f19e:	f013 0f40 	tst.w	r3, #64	; 0x40
    f1a2:	d100      	bne.n	f1a6 <_usb_d_dev_trans_done+0x12>
    f1a4:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    f1a6:	7cc2      	ldrb	r2, [r0, #19]
    f1a8:	f36f 1286 	bfc	r2, #6, #1
    f1ac:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    f1ae:	4a03      	ldr	r2, [pc, #12]	; (f1bc <_usb_d_dev_trans_done+0x28>)
    f1b0:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    f1b4:	6882      	ldr	r2, [r0, #8]
    f1b6:	4620      	mov	r0, r4
    f1b8:	47a8      	blx	r5
    f1ba:	e7f3      	b.n	f1a4 <_usb_d_dev_trans_done+0x10>
    f1bc:	20000b34 	.word	0x20000b34

0000f1c0 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    f1c0:	b530      	push	{r4, r5, lr}
    f1c2:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    f1c4:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    f1c6:	2425      	movs	r4, #37	; 0x25
    f1c8:	f88d 4004 	strb.w	r4, [sp, #4]
    f1cc:	244a      	movs	r4, #74	; 0x4a
    f1ce:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    f1d2:	2bff      	cmp	r3, #255	; 0xff
    f1d4:	d01e      	beq.n	f214 <_usb_d_dev_trans_stop+0x54>
    f1d6:	7cc4      	ldrb	r4, [r0, #19]
    f1d8:	f014 0f40 	tst.w	r4, #64	; 0x40
    f1dc:	d01a      	beq.n	f214 <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    f1de:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    f1e2:	b1c9      	cbz	r1, f218 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    f1e4:	0163      	lsls	r3, r4, #5
    f1e6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f1ea:	2580      	movs	r5, #128	; 0x80
    f1ec:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    f1f0:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    f1f2:	a902      	add	r1, sp, #8
    f1f4:	440b      	add	r3, r1
    f1f6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f1fa:	0163      	lsls	r3, r4, #5
    f1fc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f200:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f204:	0163      	lsls	r3, r4, #5
    f206:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f20a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    f20e:	4611      	mov	r1, r2
    f210:	4b05      	ldr	r3, [pc, #20]	; (f228 <_usb_d_dev_trans_stop+0x68>)
    f212:	4798      	blx	r3
}
    f214:	b003      	add	sp, #12
    f216:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    f218:	0163      	lsls	r3, r4, #5
    f21a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f21e:	2540      	movs	r5, #64	; 0x40
    f220:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    f224:	e7e4      	b.n	f1f0 <_usb_d_dev_trans_stop+0x30>
    f226:	bf00      	nop
    f228:	0000f195 	.word	0x0000f195

0000f22c <_usb_d_dev_handle_trfail>:
{
    f22c:	b530      	push	{r4, r5, lr}
    f22e:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    f230:	7c83      	ldrb	r3, [r0, #18]
    f232:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    f236:	2204      	movs	r2, #4
    f238:	f88d 2004 	strb.w	r2, [sp, #4]
    f23c:	2208      	movs	r2, #8
    f23e:	f88d 2005 	strb.w	r2, [sp, #5]
    f242:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    f244:	460c      	mov	r4, r1
    f246:	b391      	cbz	r1, f2ae <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    f248:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    f24c:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    f250:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    f254:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    f258:	4a32      	ldr	r2, [pc, #200]	; (f324 <_usb_d_dev_handle_trfail+0xf8>)
    f25a:	440a      	add	r2, r1
    f25c:	7a91      	ldrb	r1, [r2, #10]
    f25e:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    f260:	2d02      	cmp	r5, #2
    f262:	d02c      	beq.n	f2be <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    f264:	f011 0f02 	tst.w	r1, #2
    f268:	d045      	beq.n	f2f6 <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f26a:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    f26c:	7a91      	ldrb	r1, [r2, #10]
    f26e:	f36f 0141 	bfc	r1, #1, #1
    f272:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    f274:	aa02      	add	r2, sp, #8
    f276:	4422      	add	r2, r4
    f278:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f27c:	015a      	lsls	r2, r3, #5
    f27e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f282:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f286:	015b      	lsls	r3, r3, #5
    f288:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f28c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    f290:	f005 0307 	and.w	r3, r5, #7
    f294:	2b01      	cmp	r3, #1
    f296:	d143      	bne.n	f320 <_usb_d_dev_handle_trfail+0xf4>
    f298:	7cc3      	ldrb	r3, [r0, #19]
    f29a:	f013 0f40 	tst.w	r3, #64	; 0x40
    f29e:	d03f      	beq.n	f320 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    f2a0:	09d9      	lsrs	r1, r3, #7
    f2a2:	428c      	cmp	r4, r1
    f2a4:	d03c      	beq.n	f320 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    f2a6:	2200      	movs	r2, #0
    f2a8:	4b1f      	ldr	r3, [pc, #124]	; (f328 <_usb_d_dev_handle_trfail+0xfc>)
    f2aa:	4798      	blx	r3
    f2ac:	e038      	b.n	f320 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    f2ae:	0159      	lsls	r1, r3, #5
    f2b0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    f2b4:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    f2b8:	f005 0507 	and.w	r5, r5, #7
    f2bc:	e7ca      	b.n	f254 <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    f2be:	f011 0f01 	tst.w	r1, #1
    f2c2:	d0cf      	beq.n	f264 <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    f2c4:	7a91      	ldrb	r1, [r2, #10]
    f2c6:	f36f 0100 	bfc	r1, #0, #1
    f2ca:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    f2cc:	aa02      	add	r2, sp, #8
    f2ce:	4422      	add	r2, r4
    f2d0:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f2d4:	015a      	lsls	r2, r3, #5
    f2d6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f2da:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f2de:	015b      	lsls	r3, r3, #5
    f2e0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f2e4:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    f2e8:	2204      	movs	r2, #4
    f2ea:	1c21      	adds	r1, r4, #0
    f2ec:	bf18      	it	ne
    f2ee:	2101      	movne	r1, #1
    f2f0:	4b0d      	ldr	r3, [pc, #52]	; (f328 <_usb_d_dev_handle_trfail+0xfc>)
    f2f2:	4798      	blx	r3
    f2f4:	e014      	b.n	f320 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    f2f6:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    f2fa:	4a0a      	ldr	r2, [pc, #40]	; (f324 <_usb_d_dev_handle_trfail+0xf8>)
    f2fc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    f300:	2100      	movs	r1, #0
    f302:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    f304:	aa02      	add	r2, sp, #8
    f306:	4414      	add	r4, r2
    f308:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f30c:	015a      	lsls	r2, r3, #5
    f30e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f312:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f316:	015b      	lsls	r3, r3, #5
    f318:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f31c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    f320:	b003      	add	sp, #12
    f322:	bd30      	pop	{r4, r5, pc}
    f324:	20000b34 	.word	0x20000b34
    f328:	0000f1c1 	.word	0x0000f1c1

0000f32c <_usb_d_dev_reset_epts>:
{
    f32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f330:	4d0c      	ldr	r5, [pc, #48]	; (f364 <_usb_d_dev_reset_epts+0x38>)
    f332:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    f336:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    f33a:	f04f 0803 	mov.w	r8, #3
    f33e:	4f0a      	ldr	r7, [pc, #40]	; (f368 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    f340:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    f342:	4641      	mov	r1, r8
    f344:	4620      	mov	r0, r4
    f346:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    f348:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    f34a:	2300      	movs	r3, #0
    f34c:	74e3      	strb	r3, [r4, #19]
    f34e:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    f350:	42ac      	cmp	r4, r5
    f352:	d1f6      	bne.n	f342 <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    f354:	22c0      	movs	r2, #192	; 0xc0
    f356:	4619      	mov	r1, r3
    f358:	4802      	ldr	r0, [pc, #8]	; (f364 <_usb_d_dev_reset_epts+0x38>)
    f35a:	4b04      	ldr	r3, [pc, #16]	; (f36c <_usb_d_dev_reset_epts+0x40>)
    f35c:	4798      	blx	r3
    f35e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f362:	bf00      	nop
    f364:	20000b34 	.word	0x20000b34
    f368:	0000f195 	.word	0x0000f195
    f36c:	00012943 	.word	0x00012943

0000f370 <_usb_d_dev_in_next>:
{
    f370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f374:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    f376:	7c84      	ldrb	r4, [r0, #18]
    f378:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    f37c:	4688      	mov	r8, r1
    f37e:	2900      	cmp	r1, #0
    f380:	f000 80a0 	beq.w	f4c4 <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    f384:	4b58      	ldr	r3, [pc, #352]	; (f4e8 <_usb_d_dev_in_next+0x178>)
    f386:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    f38a:	6958      	ldr	r0, [r3, #20]
    f38c:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    f390:	8a2b      	ldrh	r3, [r5, #16]
    f392:	f240 32ff 	movw	r2, #1023	; 0x3ff
    f396:	4293      	cmp	r3, r2
    f398:	f000 808e 	beq.w	f4b8 <_usb_d_dev_in_next+0x148>
    f39c:	3b01      	subs	r3, #1
    f39e:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    f3a0:	7cef      	ldrb	r7, [r5, #19]
    f3a2:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    f3a6:	f1b8 0f00 	cmp.w	r8, #0
    f3aa:	d005      	beq.n	f3b8 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f3ac:	0162      	lsls	r2, r4, #5
    f3ae:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f3b2:	2302      	movs	r3, #2
    f3b4:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    f3b8:	68a9      	ldr	r1, [r5, #8]
    f3ba:	eb0e 0301 	add.w	r3, lr, r1
    f3be:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    f3c0:	686e      	ldr	r6, [r5, #4]
    f3c2:	42b3      	cmp	r3, r6
    f3c4:	d23f      	bcs.n	f446 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    f3c6:	1af6      	subs	r6, r6, r3
    f3c8:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    f3ca:	7cea      	ldrb	r2, [r5, #19]
    f3cc:	f012 0f20 	tst.w	r2, #32
    f3d0:	d02d      	beq.n	f42e <_usb_d_dev_in_next+0xbe>
    f3d2:	8a2a      	ldrh	r2, [r5, #16]
    f3d4:	4296      	cmp	r6, r2
    f3d6:	bf28      	it	cs
    f3d8:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    f3da:	6829      	ldr	r1, [r5, #0]
    f3dc:	4632      	mov	r2, r6
    f3de:	4419      	add	r1, r3
    f3e0:	68e8      	ldr	r0, [r5, #12]
    f3e2:	4b42      	ldr	r3, [pc, #264]	; (f4ec <_usb_d_dev_in_next+0x17c>)
    f3e4:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    f3e6:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    f3e8:	4b3f      	ldr	r3, [pc, #252]	; (f4e8 <_usb_d_dev_in_next+0x178>)
    f3ea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    f3ee:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    f3f0:	4b3d      	ldr	r3, [pc, #244]	; (f4e8 <_usb_d_dev_in_next+0x178>)
    f3f2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    f3f6:	695a      	ldr	r2, [r3, #20]
    f3f8:	f366 020d 	bfi	r2, r6, #0, #14
    f3fc:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    f3fe:	695a      	ldr	r2, [r3, #20]
    f400:	f36f 329b 	bfc	r2, #14, #14
    f404:	615a      	str	r2, [r3, #20]
	if (!isr) {
    f406:	f1b8 0f00 	cmp.w	r8, #0
    f40a:	d108      	bne.n	f41e <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    f40c:	2f01      	cmp	r7, #1
    f40e:	bf0c      	ite	eq
    f410:	224e      	moveq	r2, #78	; 0x4e
    f412:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    f414:	0163      	lsls	r3, r4, #5
    f416:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f41a:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    f41e:	0164      	lsls	r4, r4, #5
    f420:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    f424:	2380      	movs	r3, #128	; 0x80
    f426:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    f42a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f42e:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    f432:	bf28      	it	cs
    f434:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    f438:	6829      	ldr	r1, [r5, #0]
    f43a:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    f43c:	4a2a      	ldr	r2, [pc, #168]	; (f4e8 <_usb_d_dev_in_next+0x178>)
    f43e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    f442:	6113      	str	r3, [r2, #16]
    f444:	e7d4      	b.n	f3f0 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    f446:	7ceb      	ldrb	r3, [r5, #19]
    f448:	f013 0f10 	tst.w	r3, #16
    f44c:	d00f      	beq.n	f46e <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    f44e:	7ceb      	ldrb	r3, [r5, #19]
    f450:	f36f 1304 	bfc	r3, #4, #1
    f454:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    f456:	4b24      	ldr	r3, [pc, #144]	; (f4e8 <_usb_d_dev_in_next+0x178>)
    f458:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    f45c:	695a      	ldr	r2, [r3, #20]
    f45e:	f36f 020d 	bfc	r2, #0, #14
    f462:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    f464:	695a      	ldr	r2, [r3, #20]
    f466:	f36f 329b 	bfc	r2, #14, #14
    f46a:	615a      	str	r2, [r3, #20]
    f46c:	e7cb      	b.n	f406 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    f46e:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f470:	ea4f 1444 	mov.w	r4, r4, lsl #5
    f474:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    f478:	bf0c      	ite	eq
    f47a:	234b      	moveq	r3, #75	; 0x4b
    f47c:	234a      	movne	r3, #74	; 0x4a
    f47e:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    f482:	8a2a      	ldrh	r2, [r5, #16]
    f484:	ea00 030e 	and.w	r3, r0, lr
    f488:	429a      	cmp	r2, r3
    f48a:	d005      	beq.n	f498 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    f48c:	2100      	movs	r1, #0
    f48e:	4628      	mov	r0, r5
    f490:	4b17      	ldr	r3, [pc, #92]	; (f4f0 <_usb_d_dev_in_next+0x180>)
    f492:	4798      	blx	r3
	return;
    f494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    f498:	7ceb      	ldrb	r3, [r5, #19]
    f49a:	f36f 1386 	bfc	r3, #6, #1
    f49e:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    f4a0:	4b11      	ldr	r3, [pc, #68]	; (f4e8 <_usb_d_dev_in_next+0x178>)
    f4a2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    f4a6:	68a9      	ldr	r1, [r5, #8]
    f4a8:	7ca8      	ldrb	r0, [r5, #18]
    f4aa:	4798      	blx	r3
    f4ac:	b9d0      	cbnz	r0, f4e4 <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    f4ae:	7ceb      	ldrb	r3, [r5, #19]
    f4b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    f4b4:	74eb      	strb	r3, [r5, #19]
    f4b6:	e7e9      	b.n	f48c <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    f4b8:	7cef      	ldrb	r7, [r5, #19]
    f4ba:	f007 0707 	and.w	r7, r7, #7
    f4be:	f240 30ff 	movw	r0, #1023	; 0x3ff
    f4c2:	e773      	b.n	f3ac <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    f4c4:	8a03      	ldrh	r3, [r0, #16]
    f4c6:	f240 32ff 	movw	r2, #1023	; 0x3ff
    f4ca:	4293      	cmp	r3, r2
    f4cc:	d107      	bne.n	f4de <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    f4ce:	7cef      	ldrb	r7, [r5, #19]
    f4d0:	f007 0707 	and.w	r7, r7, #7
    f4d4:	f04f 0e00 	mov.w	lr, #0
    f4d8:	f240 30ff 	movw	r0, #1023	; 0x3ff
    f4dc:	e76c      	b.n	f3b8 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    f4de:	f04f 0e00 	mov.w	lr, #0
    f4e2:	e75b      	b.n	f39c <_usb_d_dev_in_next+0x2c>
    f4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f4e8:	20000b34 	.word	0x20000b34
    f4ec:	0001292d 	.word	0x0001292d
    f4f0:	0000f195 	.word	0x0000f195

0000f4f4 <_usb_d_dev_out_next>:
{
    f4f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f4f8:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    f4fa:	7c85      	ldrb	r5, [r0, #18]
    f4fc:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    f500:	4689      	mov	r9, r1
    f502:	2900      	cmp	r1, #0
    f504:	d056      	beq.n	f5b4 <_usb_d_dev_out_next+0xc0>
    f506:	4b74      	ldr	r3, [pc, #464]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f508:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    f50c:	685a      	ldr	r2, [r3, #4]
    f50e:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    f512:	685f      	ldr	r7, [r3, #4]
    f514:	f3c7 070d 	ubfx	r7, r7, #0, #14
    f518:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    f51a:	8a06      	ldrh	r6, [r0, #16]
    f51c:	f240 33ff 	movw	r3, #1023	; 0x3ff
    f520:	429e      	cmp	r6, r3
    f522:	f000 80ba 	beq.w	f69a <_usb_d_dev_out_next+0x1a6>
    f526:	3e01      	subs	r6, #1
    f528:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    f52a:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f52e:	f894 8013 	ldrb.w	r8, [r4, #19]
    f532:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    f536:	f1b9 0f00 	cmp.w	r9, #0
    f53a:	d005      	beq.n	f548 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f53c:	016b      	lsls	r3, r5, #5
    f53e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f542:	2201      	movs	r2, #1
    f544:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    f548:	7ce3      	ldrb	r3, [r4, #19]
    f54a:	f013 0f20 	tst.w	r3, #32
    f54e:	d00d      	beq.n	f56c <_usb_d_dev_out_next+0x78>
    f550:	6862      	ldr	r2, [r4, #4]
    f552:	2a00      	cmp	r2, #0
    f554:	d037      	beq.n	f5c6 <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    f556:	68a0      	ldr	r0, [r4, #8]
    f558:	1a12      	subs	r2, r2, r0
    f55a:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    f55c:	6823      	ldr	r3, [r4, #0]
    f55e:	42ba      	cmp	r2, r7
    f560:	bf28      	it	cs
    f562:	463a      	movcs	r2, r7
    f564:	68e1      	ldr	r1, [r4, #12]
    f566:	4418      	add	r0, r3
    f568:	4b5c      	ldr	r3, [pc, #368]	; (f6dc <_usb_d_dev_out_next+0x1e8>)
    f56a:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    f56c:	6863      	ldr	r3, [r4, #4]
    f56e:	b353      	cbz	r3, f5c6 <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    f570:	f1b9 0f00 	cmp.w	r9, #0
    f574:	d040      	beq.n	f5f8 <_usb_d_dev_out_next+0x104>
    f576:	8a22      	ldrh	r2, [r4, #16]
    f578:	42ba      	cmp	r2, r7
    f57a:	d93d      	bls.n	f5f8 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    f57c:	7ce3      	ldrb	r3, [r4, #19]
    f57e:	f36f 1304 	bfc	r3, #4, #1
    f582:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    f584:	68a3      	ldr	r3, [r4, #8]
    f586:	445b      	add	r3, fp
    f588:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    f58a:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f58e:	ea4f 1345 	mov.w	r3, r5, lsl #5
    f592:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f596:	bf0c      	ite	eq
    f598:	222d      	moveq	r2, #45	; 0x2d
    f59a:	2225      	movne	r2, #37	; 0x25
    f59c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    f5a0:	b915      	cbnz	r5, f5a8 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    f5a2:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    f5a4:	4b4c      	ldr	r3, [pc, #304]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f5a6:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    f5a8:	2100      	movs	r1, #0
    f5aa:	4620      	mov	r0, r4
    f5ac:	4b4c      	ldr	r3, [pc, #304]	; (f6e0 <_usb_d_dev_out_next+0x1ec>)
    f5ae:	4798      	blx	r3
	return;
    f5b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    f5b4:	8a06      	ldrh	r6, [r0, #16]
    f5b6:	f240 33ff 	movw	r3, #1023	; 0x3ff
    f5ba:	429e      	cmp	r6, r3
    f5bc:	d07b      	beq.n	f6b6 <_usb_d_dev_out_next+0x1c2>
    f5be:	f04f 0b00 	mov.w	fp, #0
    f5c2:	46da      	mov	sl, fp
    f5c4:	e7af      	b.n	f526 <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    f5c6:	7ce3      	ldrb	r3, [r4, #19]
    f5c8:	f013 0f10 	tst.w	r3, #16
    f5cc:	d06c      	beq.n	f6a8 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    f5ce:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    f5d0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    f5d4:	f043 0320 	orr.w	r3, r3, #32
    f5d8:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    f5da:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    f5dc:	493e      	ldr	r1, [pc, #248]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f5de:	016a      	lsls	r2, r5, #5
    f5e0:	188b      	adds	r3, r1, r2
    f5e2:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    f5e4:	8a21      	ldrh	r1, [r4, #16]
    f5e6:	685a      	ldr	r2, [r3, #4]
    f5e8:	f361 329b 	bfi	r2, r1, #14, #14
    f5ec:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    f5ee:	685a      	ldr	r2, [r3, #4]
    f5f0:	f36f 020d 	bfc	r2, #0, #14
    f5f4:	605a      	str	r2, [r3, #4]
    f5f6:	e01d      	b.n	f634 <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    f5f8:	68a2      	ldr	r2, [r4, #8]
    f5fa:	4452      	add	r2, sl
    f5fc:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    f5fe:	4293      	cmp	r3, r2
    f600:	d9c3      	bls.n	f58a <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    f602:	1a9b      	subs	r3, r3, r2
    f604:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    f606:	7ce1      	ldrb	r1, [r4, #19]
    f608:	f011 0f20 	tst.w	r1, #32
    f60c:	d026      	beq.n	f65c <_usb_d_dev_out_next+0x168>
    f60e:	8a22      	ldrh	r2, [r4, #16]
    f610:	4293      	cmp	r3, r2
    f612:	bf28      	it	cs
    f614:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    f616:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    f618:	016a      	lsls	r2, r5, #5
    f61a:	492f      	ldr	r1, [pc, #188]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f61c:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    f61e:	4a2e      	ldr	r2, [pc, #184]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f620:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    f624:	6851      	ldr	r1, [r2, #4]
    f626:	f363 319b 	bfi	r1, r3, #14, #14
    f62a:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    f62c:	6853      	ldr	r3, [r2, #4]
    f62e:	f36f 030d 	bfc	r3, #0, #14
    f632:	6053      	str	r3, [r2, #4]
	if (!isr) {
    f634:	f1b9 0f00 	cmp.w	r9, #0
    f638:	d108      	bne.n	f64c <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    f63a:	f1b8 0f01 	cmp.w	r8, #1
    f63e:	d025      	beq.n	f68c <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    f640:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    f642:	016b      	lsls	r3, r5, #5
    f644:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f648:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    f64c:	016d      	lsls	r5, r5, #5
    f64e:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    f652:	2340      	movs	r3, #64	; 0x40
    f654:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    f658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    f65c:	8a21      	ldrh	r1, [r4, #16]
    f65e:	428b      	cmp	r3, r1
    f660:	d90a      	bls.n	f678 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    f662:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    f666:	d80e      	bhi.n	f686 <_usb_d_dev_out_next+0x192>
    f668:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    f66c:	6821      	ldr	r1, [r4, #0]
    f66e:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    f670:	0169      	lsls	r1, r5, #5
    f672:	4819      	ldr	r0, [pc, #100]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f674:	5042      	str	r2, [r0, r1]
    f676:	e7d2      	b.n	f61e <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    f678:	428b      	cmp	r3, r1
    f67a:	d2f7      	bcs.n	f66c <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    f67c:	7ce1      	ldrb	r1, [r4, #19]
    f67e:	f041 0120 	orr.w	r1, r1, #32
    f682:	74e1      	strb	r1, [r4, #19]
    f684:	e7f2      	b.n	f66c <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    f686:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    f68a:	e7ef      	b.n	f66c <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    f68c:	4b12      	ldr	r3, [pc, #72]	; (f6d8 <_usb_d_dev_out_next+0x1e4>)
    f68e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    f692:	2200      	movs	r2, #0
    f694:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    f696:	222d      	movs	r2, #45	; 0x2d
    f698:	e7d3      	b.n	f642 <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    f69a:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f69e:	f890 8013 	ldrb.w	r8, [r0, #19]
    f6a2:	f008 0807 	and.w	r8, r8, #7
    f6a6:	e749      	b.n	f53c <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    f6a8:	f1b9 0f00 	cmp.w	r9, #0
    f6ac:	d10b      	bne.n	f6c6 <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    f6ae:	68a3      	ldr	r3, [r4, #8]
    f6b0:	4453      	add	r3, sl
    f6b2:	60a3      	str	r3, [r4, #8]
    f6b4:	e769      	b.n	f58a <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f6b6:	f890 8013 	ldrb.w	r8, [r0, #19]
    f6ba:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    f6be:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f6c0:	46bb      	mov	fp, r7
    f6c2:	46ba      	mov	sl, r7
    f6c4:	e740      	b.n	f548 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    f6c6:	8a23      	ldrh	r3, [r4, #16]
    f6c8:	42bb      	cmp	r3, r7
    f6ca:	f63f af57 	bhi.w	f57c <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    f6ce:	68a3      	ldr	r3, [r4, #8]
    f6d0:	4453      	add	r3, sl
    f6d2:	60a3      	str	r3, [r4, #8]
    f6d4:	e759      	b.n	f58a <_usb_d_dev_out_next+0x96>
    f6d6:	bf00      	nop
    f6d8:	20000b34 	.word	0x20000b34
    f6dc:	0001292d 	.word	0x0001292d
    f6e0:	0000f195 	.word	0x0000f195

0000f6e4 <_usb_d_dev_handler>:
{
    f6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    f6e8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f6ec:	8c1e      	ldrh	r6, [r3, #32]
    f6ee:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    f6f0:	b146      	cbz	r6, f704 <_usb_d_dev_handler+0x20>
    f6f2:	4d96      	ldr	r5, [pc, #600]	; (f94c <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    f6f4:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    f6f6:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    f6fa:	f8df 926c 	ldr.w	r9, [pc, #620]	; f968 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    f6fe:	f8df 826c 	ldr.w	r8, [pc, #620]	; f96c <_usb_d_dev_handler+0x288>
    f702:	e0de      	b.n	f8c2 <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    f704:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    f706:	8b1b      	ldrh	r3, [r3, #24]
    f708:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    f70a:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    f70c:	f013 0f04 	tst.w	r3, #4
    f710:	d11e      	bne.n	f750 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    f712:	f413 7f00 	tst.w	r3, #512	; 0x200
    f716:	d125      	bne.n	f764 <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    f718:	f013 0f80 	tst.w	r3, #128	; 0x80
    f71c:	d14f      	bne.n	f7be <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    f71e:	f013 0f70 	tst.w	r3, #112	; 0x70
    f722:	d158      	bne.n	f7d6 <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    f724:	f013 0f08 	tst.w	r3, #8
    f728:	d178      	bne.n	f81c <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    f72a:	f013 0f01 	tst.w	r3, #1
    f72e:	d0e0      	beq.n	f6f2 <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    f730:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f734:	f240 2201 	movw	r2, #513	; 0x201
    f738:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    f73a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    f73c:	2270      	movs	r2, #112	; 0x70
    f73e:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    f740:	4b83      	ldr	r3, [pc, #524]	; (f950 <_usb_d_dev_handler+0x26c>)
    f742:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    f746:	2100      	movs	r1, #0
    f748:	2004      	movs	r0, #4
    f74a:	4798      	blx	r3
    f74c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    f750:	2204      	movs	r2, #4
    f752:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f756:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    f758:	4b7d      	ldr	r3, [pc, #500]	; (f950 <_usb_d_dev_handler+0x26c>)
    f75a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    f75e:	4798      	blx	r3
    f760:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f764:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f768:	f240 2201 	movw	r2, #513	; 0x201
    f76c:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    f76e:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    f770:	2270      	movs	r2, #112	; 0x70
    f772:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    f774:	4b76      	ldr	r3, [pc, #472]	; (f950 <_usb_d_dev_handler+0x26c>)
    f776:	891b      	ldrh	r3, [r3, #8]
    f778:	f003 030f 	and.w	r3, r3, #15
    f77c:	2b03      	cmp	r3, #3
    f77e:	d014      	beq.n	f7aa <_usb_d_dev_handler+0xc6>
    f780:	2301      	movs	r3, #1
    f782:	4873      	ldr	r0, [pc, #460]	; (f950 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    f784:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    f786:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    f78a:	8912      	ldrh	r2, [r2, #8]
    f78c:	f002 020f 	and.w	r2, r2, #15
    f790:	2a03      	cmp	r2, #3
    f792:	d00b      	beq.n	f7ac <_usb_d_dev_handler+0xc8>
    f794:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    f796:	2b05      	cmp	r3, #5
    f798:	d1f4      	bne.n	f784 <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    f79a:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    f79c:	4b6c      	ldr	r3, [pc, #432]	; (f950 <_usb_d_dev_handler+0x26c>)
    f79e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    f7a2:	2003      	movs	r0, #3
    f7a4:	4798      	blx	r3
    f7a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    f7aa:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    f7ac:	4b68      	ldr	r3, [pc, #416]	; (f950 <_usb_d_dev_handler+0x26c>)
    f7ae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    f7b2:	8919      	ldrh	r1, [r3, #8]
    f7b4:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    f7b8:	2200      	movs	r2, #0
    f7ba:	811a      	strh	r2, [r3, #8]
    f7bc:	e7ee      	b.n	f79c <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    f7be:	2280      	movs	r2, #128	; 0x80
    f7c0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f7c4:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    f7c6:	4b62      	ldr	r3, [pc, #392]	; (f950 <_usb_d_dev_handler+0x26c>)
    f7c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    f7cc:	2100      	movs	r1, #0
    f7ce:	2005      	movs	r0, #5
    f7d0:	4798      	blx	r3
    f7d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f7d6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f7da:	2270      	movs	r2, #112	; 0x70
    f7dc:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    f7de:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    f7e0:	f240 2201 	movw	r2, #513	; 0x201
    f7e4:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    f7e6:	4b5b      	ldr	r3, [pc, #364]	; (f954 <_usb_d_dev_handler+0x270>)
    f7e8:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    f7ec:	f013 0f01 	tst.w	r3, #1
    f7f0:	d00e      	beq.n	f810 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    f7f2:	4a58      	ldr	r2, [pc, #352]	; (f954 <_usb_d_dev_handler+0x270>)
    f7f4:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    f7f6:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    f7fa:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    f7fe:	d1f9      	bne.n	f7f4 <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    f800:	4b53      	ldr	r3, [pc, #332]	; (f950 <_usb_d_dev_handler+0x26c>)
    f802:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    f806:	2100      	movs	r1, #0
    f808:	2002      	movs	r0, #2
    f80a:	4798      	blx	r3
    f80c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    f810:	4a50      	ldr	r2, [pc, #320]	; (f954 <_usb_d_dev_handler+0x270>)
    f812:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    f814:	f413 7f80 	tst.w	r3, #256	; 0x100
    f818:	d0fb      	beq.n	f812 <_usb_d_dev_handler+0x12e>
    f81a:	e7f1      	b.n	f800 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    f81c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f820:	2400      	movs	r4, #0
    f822:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    f826:	2208      	movs	r2, #8
    f828:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    f82a:	2270      	movs	r2, #112	; 0x70
    f82c:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    f82e:	f240 2201 	movw	r2, #513	; 0x201
    f832:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    f834:	4b48      	ldr	r3, [pc, #288]	; (f958 <_usb_d_dev_handler+0x274>)
    f836:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    f838:	4b45      	ldr	r3, [pc, #276]	; (f950 <_usb_d_dev_handler+0x26c>)
    f83a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    f83e:	4621      	mov	r1, r4
    f840:	2001      	movs	r0, #1
    f842:	4798      	blx	r3
    f844:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    f848:	f011 0f10 	tst.w	r1, #16
    f84c:	d109      	bne.n	f862 <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    f84e:	f011 0f40 	tst.w	r1, #64	; 0x40
    f852:	d108      	bne.n	f866 <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    f854:	f011 0f20 	tst.w	r1, #32
    f858:	d02f      	beq.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    f85a:	2100      	movs	r1, #0
    f85c:	4b3f      	ldr	r3, [pc, #252]	; (f95c <_usb_d_dev_handler+0x278>)
    f85e:	4798      	blx	r3
    f860:	e02b      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    f862:	47c8      	blx	r9
    f864:	e029      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    f866:	2101      	movs	r1, #1
    f868:	4b3c      	ldr	r3, [pc, #240]	; (f95c <_usb_d_dev_handler+0x278>)
    f86a:	4798      	blx	r3
    f86c:	e025      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    f86e:	f011 0f40 	tst.w	r1, #64	; 0x40
    f872:	d111      	bne.n	f898 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    f874:	f011 0f08 	tst.w	r1, #8
    f878:	d112      	bne.n	f8a0 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    f87a:	f011 0f02 	tst.w	r1, #2
    f87e:	d112      	bne.n	f8a6 <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    f880:	f003 0307 	and.w	r3, r3, #7
    f884:	2b01      	cmp	r3, #1
    f886:	d118      	bne.n	f8ba <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    f888:	f011 0f04 	tst.w	r1, #4
    f88c:	d10f      	bne.n	f8ae <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    f88e:	f011 0f10 	tst.w	r1, #16
    f892:	d012      	beq.n	f8ba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    f894:	47c8      	blx	r9
    f896:	e010      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    f898:	2101      	movs	r1, #1
    f89a:	4b30      	ldr	r3, [pc, #192]	; (f95c <_usb_d_dev_handler+0x278>)
    f89c:	4798      	blx	r3
    f89e:	e00c      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    f8a0:	2101      	movs	r1, #1
    f8a2:	47c0      	blx	r8
    f8a4:	e009      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    f8a6:	2101      	movs	r1, #1
    f8a8:	4b2d      	ldr	r3, [pc, #180]	; (f960 <_usb_d_dev_handler+0x27c>)
    f8aa:	4798      	blx	r3
    f8ac:	e005      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    f8ae:	2100      	movs	r1, #0
    f8b0:	47c0      	blx	r8
    f8b2:	e002      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    f8b4:	2100      	movs	r1, #0
    f8b6:	4b29      	ldr	r3, [pc, #164]	; (f95c <_usb_d_dev_handler+0x278>)
    f8b8:	4798      	blx	r3
    f8ba:	3401      	adds	r4, #1
    f8bc:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    f8be:	2c1b      	cmp	r4, #27
    f8c0:	d042      	beq.n	f948 <_usb_d_dev_handler+0x264>
    f8c2:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    f8c4:	7cab      	ldrb	r3, [r5, #18]
    f8c6:	2bff      	cmp	r3, #255	; 0xff
    f8c8:	d0f7      	beq.n	f8ba <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    f8ca:	f003 030f 	and.w	r3, r3, #15
    f8ce:	2101      	movs	r1, #1
    f8d0:	4099      	lsls	r1, r3
    f8d2:	4231      	tst	r1, r6
    f8d4:	d0f1      	beq.n	f8ba <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    f8d6:	0159      	lsls	r1, r3, #5
    f8d8:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    f8dc:	f501 7180 	add.w	r1, r1, #256	; 0x100
    f8e0:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    f8e2:	015b      	lsls	r3, r3, #5
    f8e4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f8e8:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    f8ec:	4019      	ands	r1, r3
    f8ee:	d0e4      	beq.n	f8ba <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    f8f0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    f8f4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    f8f8:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    f8fc:	f003 0247 	and.w	r2, r3, #71	; 0x47
    f900:	2a01      	cmp	r2, #1
    f902:	d0a1      	beq.n	f848 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    f904:	f013 0f80 	tst.w	r3, #128	; 0x80
    f908:	d1b1      	bne.n	f86e <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    f90a:	f011 0f20 	tst.w	r1, #32
    f90e:	d1d1      	bne.n	f8b4 <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    f910:	f011 0f04 	tst.w	r1, #4
    f914:	d10e      	bne.n	f934 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    f916:	f011 0f01 	tst.w	r1, #1
    f91a:	d10e      	bne.n	f93a <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    f91c:	f003 0307 	and.w	r3, r3, #7
    f920:	2b01      	cmp	r3, #1
    f922:	d1ca      	bne.n	f8ba <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    f924:	f011 0f08 	tst.w	r1, #8
    f928:	d10b      	bne.n	f942 <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    f92a:	f011 0f10 	tst.w	r1, #16
    f92e:	d0c4      	beq.n	f8ba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    f930:	47c8      	blx	r9
    f932:	e7c2      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    f934:	2100      	movs	r1, #0
    f936:	47c0      	blx	r8
    f938:	e7bf      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    f93a:	2101      	movs	r1, #1
    f93c:	4b09      	ldr	r3, [pc, #36]	; (f964 <_usb_d_dev_handler+0x280>)
    f93e:	4798      	blx	r3
    f940:	e7bb      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    f942:	2101      	movs	r1, #1
    f944:	47c0      	blx	r8
    f946:	e7b8      	b.n	f8ba <_usb_d_dev_handler+0x1d6>
    f948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f94c:	20000c08 	.word	0x20000c08
    f950:	20000b34 	.word	0x20000b34
    f954:	40001000 	.word	0x40001000
    f958:	0000f32d 	.word	0x0000f32d
    f95c:	0000f165 	.word	0x0000f165
    f960:	0000f371 	.word	0x0000f371
    f964:	0000f4f5 	.word	0x0000f4f5
    f968:	0000f0e5 	.word	0x0000f0e5
    f96c:	0000f22d 	.word	0x0000f22d

0000f970 <_usb_d_dev_init>:
{
    f970:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    f972:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f976:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    f978:	f013 0f01 	tst.w	r3, #1
    f97c:	d124      	bne.n	f9c8 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    f97e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    f982:	7893      	ldrb	r3, [r2, #2]
    f984:	f013 0f03 	tst.w	r3, #3
    f988:	d1fb      	bne.n	f982 <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    f98a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f98e:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    f990:	f013 0f02 	tst.w	r3, #2
    f994:	d00f      	beq.n	f9b6 <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    f996:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    f99a:	7813      	ldrb	r3, [r2, #0]
    f99c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    f9a0:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    f9a2:	7893      	ldrb	r3, [r2, #2]
    f9a4:	f013 0f03 	tst.w	r3, #3
    f9a8:	d1fb      	bne.n	f9a2 <_usb_d_dev_init+0x32>
    f9aa:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    f9ae:	7893      	ldrb	r3, [r2, #2]
    f9b0:	f013 0f02 	tst.w	r3, #2
    f9b4:	d1fb      	bne.n	f9ae <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    f9b6:	2201      	movs	r2, #1
    f9b8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    f9bc:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    f9be:	461a      	mov	r2, r3
    f9c0:	7893      	ldrb	r3, [r2, #2]
    f9c2:	f013 0f03 	tst.w	r3, #3
    f9c6:	d1fb      	bne.n	f9c0 <_usb_d_dev_init+0x50>
    f9c8:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    f9cc:	7893      	ldrb	r3, [r2, #2]
    f9ce:	f013 0f01 	tst.w	r3, #1
    f9d2:	d1fb      	bne.n	f9cc <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    f9d4:	4b24      	ldr	r3, [pc, #144]	; (fa68 <_usb_d_dev_init+0xf8>)
    f9d6:	4a25      	ldr	r2, [pc, #148]	; (fa6c <_usb_d_dev_init+0xfc>)
    f9d8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    f9dc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    f9e0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    f9e4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    f9e8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    f9ec:	4b20      	ldr	r3, [pc, #128]	; (fa70 <_usb_d_dev_init+0x100>)
    f9ee:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    f9f0:	4b20      	ldr	r3, [pc, #128]	; (fa74 <_usb_d_dev_init+0x104>)
    f9f2:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    f9f4:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    f9f8:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    f9fc:	f011 011f 	ands.w	r1, r1, #31
    fa00:	d02b      	beq.n	fa5a <_usb_d_dev_init+0xea>
		pad_transn = 9;
    fa02:	291f      	cmp	r1, #31
    fa04:	bf08      	it	eq
    fa06:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    fa08:	b34b      	cbz	r3, fa5e <_usb_d_dev_init+0xee>
		pad_transp = 25;
    fa0a:	2b1f      	cmp	r3, #31
    fa0c:	bf08      	it	eq
    fa0e:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    fa10:	b33a      	cbz	r2, fa62 <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    fa12:	2a07      	cmp	r2, #7
    fa14:	bf08      	it	eq
    fa16:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    fa18:	f003 031f 	and.w	r3, r3, #31
    fa1c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    fa20:	0312      	lsls	r2, r2, #12
    fa22:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    fa26:	4313      	orrs	r3, r2
    fa28:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    fa2c:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    fa2e:	78d3      	ldrb	r3, [r2, #3]
    fa30:	f043 0303 	orr.w	r3, r3, #3
    fa34:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    fa36:	78d3      	ldrb	r3, [r2, #3]
    fa38:	f043 030c 	orr.w	r3, r3, #12
    fa3c:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    fa3e:	2304      	movs	r3, #4
    fa40:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    fa42:	7893      	ldrb	r3, [r2, #2]
    fa44:	f013 0f03 	tst.w	r3, #3
    fa48:	d1fb      	bne.n	fa42 <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    fa4a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fa4e:	4a06      	ldr	r2, [pc, #24]	; (fa68 <_usb_d_dev_init+0xf8>)
    fa50:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    fa52:	2201      	movs	r2, #1
    fa54:	811a      	strh	r2, [r3, #8]
}
    fa56:	2000      	movs	r0, #0
    fa58:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    fa5a:	2109      	movs	r1, #9
    fa5c:	e7d4      	b.n	fa08 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    fa5e:	2319      	movs	r3, #25
    fa60:	e7d6      	b.n	fa10 <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    fa62:	2206      	movs	r2, #6
    fa64:	e7d8      	b.n	fa18 <_usb_d_dev_init+0xa8>
    fa66:	bf00      	nop
    fa68:	20000b34 	.word	0x20000b34
    fa6c:	0000f0e1 	.word	0x0000f0e1
    fa70:	0000f32d 	.word	0x0000f32d
    fa74:	00800084 	.word	0x00800084

0000fa78 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    fa78:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fa7c:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    fa7e:	f013 0f03 	tst.w	r3, #3
    fa82:	d129      	bne.n	fad8 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    fa84:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    fa88:	7893      	ldrb	r3, [r2, #2]
    fa8a:	f013 0f03 	tst.w	r3, #3
    fa8e:	d1fb      	bne.n	fa88 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    fa90:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fa94:	781b      	ldrb	r3, [r3, #0]
    fa96:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    fa98:	f013 0f02 	tst.w	r3, #2
    fa9c:	d108      	bne.n	fab0 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    fa9e:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    faa2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    faa6:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    faa8:	7893      	ldrb	r3, [r2, #2]
    faaa:	f013 0f03 	tst.w	r3, #3
    faae:	d1fb      	bne.n	faa8 <_usb_d_dev_enable+0x30>
    fab0:	4b0b      	ldr	r3, [pc, #44]	; (fae0 <_usb_d_dev_enable+0x68>)
    fab2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    fab6:	609a      	str	r2, [r3, #8]
    fab8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    fabc:	609a      	str	r2, [r3, #8]
    fabe:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    fac2:	609a      	str	r2, [r3, #8]
    fac4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    fac8:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    faca:	f240 228d 	movw	r2, #653	; 0x28d
    face:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fad2:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    fad4:	2000      	movs	r0, #0
    fad6:	4770      	bx	lr
		return -USB_ERR_DENIED;
    fad8:	f06f 0010 	mvn.w	r0, #16
}
    fadc:	4770      	bx	lr
    fade:	bf00      	nop
    fae0:	e000e100 	.word	0xe000e100

0000fae4 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    fae4:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    fae8:	8913      	ldrh	r3, [r2, #8]
    faea:	f023 0301 	bic.w	r3, r3, #1
    faee:	041b      	lsls	r3, r3, #16
    faf0:	0c1b      	lsrs	r3, r3, #16
    faf2:	8113      	strh	r3, [r2, #8]
    faf4:	4770      	bx	lr

0000faf6 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    faf6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    fafa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fafe:	7298      	strb	r0, [r3, #10]
    fb00:	4770      	bx	lr

0000fb02 <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    fb02:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fb06:	8a18      	ldrh	r0, [r3, #16]
}
    fb08:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    fb0c:	4770      	bx	lr
	...

0000fb10 <_usb_d_dev_ep_init>:
{
    fb10:	b5f0      	push	{r4, r5, r6, r7, lr}
    fb12:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    fb16:	f010 050f 	ands.w	r5, r0, #15
    fb1a:	d04d      	beq.n	fbb8 <_usb_d_dev_ep_init+0xa8>
    fb1c:	f1be 0f00 	cmp.w	lr, #0
    fb20:	bfb4      	ite	lt
    fb22:	1d6c      	addlt	r4, r5, #5
    fb24:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    fb26:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    fb2a:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    fb2c:	2d05      	cmp	r5, #5
    fb2e:	d947      	bls.n	fbc0 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    fb30:	f06f 0011 	mvn.w	r0, #17
    fb34:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    fb36:	f1be 0f00 	cmp.w	lr, #0
    fb3a:	db1b      	blt.n	fb74 <_usb_d_dev_ep_init+0x64>
    fb3c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    fb40:	4e37      	ldr	r6, [pc, #220]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fb42:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    fb46:	2d00      	cmp	r5, #0
    fb48:	d15e      	bne.n	fc08 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    fb4a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    fb4e:	4d34      	ldr	r5, [pc, #208]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fb50:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    fb54:	4d33      	ldr	r5, [pc, #204]	; (fc24 <_usb_d_dev_ep_init+0x114>)
    fb56:	00a6      	lsls	r6, r4, #2
    fb58:	1933      	adds	r3, r6, r4
    fb5a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    fb5e:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    fb62:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    fb66:	3101      	adds	r1, #1
    fb68:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    fb6c:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    fb70:	2000      	movs	r0, #0
    fb72:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    fb74:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    fb78:	4e29      	ldr	r6, [pc, #164]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fb7a:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    fb7e:	686d      	ldr	r5, [r5, #4]
    fb80:	b935      	cbnz	r5, fb90 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    fb82:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    fb86:	4d26      	ldr	r5, [pc, #152]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fb88:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    fb8c:	685f      	ldr	r7, [r3, #4]
    fb8e:	e7e1      	b.n	fb54 <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    fb90:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    fb94:	4e22      	ldr	r6, [pc, #136]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fb96:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    fb9a:	896d      	ldrh	r5, [r5, #10]
    fb9c:	4295      	cmp	r5, r2
    fb9e:	daf0      	bge.n	fb82 <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    fba0:	f06f 0012 	mvn.w	r0, #18
    fba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    fba6:	f06f 0013 	mvn.w	r0, #19
    fbaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    fbac:	f06f 0013 	mvn.w	r0, #19
    fbb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    fbb2:	f06f 0012 	mvn.w	r0, #18
    fbb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    fbb8:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    fbbc:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    fbbe:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    fbc0:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    fbc4:	4f17      	ldr	r7, [pc, #92]	; (fc24 <_usb_d_dev_ep_init+0x114>)
    fbc6:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    fbca:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    fbce:	2eff      	cmp	r6, #255	; 0xff
    fbd0:	d1e9      	bne.n	fba6 <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    fbd2:	2900      	cmp	r1, #0
    fbd4:	d1af      	bne.n	fb36 <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    fbd6:	b125      	cbz	r5, fbe2 <_usb_d_dev_ep_init+0xd2>
    fbd8:	f1be 0f00 	cmp.w	lr, #0
    fbdc:	bfa4      	itt	ge
    fbde:	3505      	addge	r5, #5
    fbe0:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    fbe2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    fbe6:	4e0f      	ldr	r6, [pc, #60]	; (fc24 <_usb_d_dev_ep_init+0x114>)
    fbe8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    fbec:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    fbf0:	2dff      	cmp	r5, #255	; 0xff
    fbf2:	d1db      	bne.n	fbac <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    fbf4:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    fbf8:	4e09      	ldr	r6, [pc, #36]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fbfa:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    fbfe:	2d00      	cmp	r5, #0
    fc00:	d0d7      	beq.n	fbb2 <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    fc02:	f1be 0f00 	cmp.w	lr, #0
    fc06:	dbb5      	blt.n	fb74 <_usb_d_dev_ep_init+0x64>
    fc08:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    fc0c:	4e04      	ldr	r6, [pc, #16]	; (fc20 <_usb_d_dev_ep_init+0x110>)
    fc0e:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    fc12:	892d      	ldrh	r5, [r5, #8]
    fc14:	4295      	cmp	r5, r2
    fc16:	da98      	bge.n	fb4a <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    fc18:	f06f 0012 	mvn.w	r0, #18
    fc1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fc1e:	bf00      	nop
    fc20:	000147a0 	.word	0x000147a0
    fc24:	20000b34 	.word	0x20000b34

0000fc28 <_usb_d_dev_ep_deinit>:
{
    fc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fc2a:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    fc2c:	f010 060f 	ands.w	r6, r0, #15
    fc30:	d00e      	beq.n	fc50 <_usb_d_dev_ep_deinit+0x28>
    fc32:	2f00      	cmp	r7, #0
    fc34:	bfb4      	ite	lt
    fc36:	1d73      	addlt	r3, r6, #5
    fc38:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    fc3a:	2e05      	cmp	r6, #5
    fc3c:	d900      	bls.n	fc40 <_usb_d_dev_ep_deinit+0x18>
    fc3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    fc40:	461d      	mov	r5, r3
    fc42:	3301      	adds	r3, #1
    fc44:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    fc48:	4a24      	ldr	r2, [pc, #144]	; (fcdc <_usb_d_dev_ep_deinit+0xb4>)
    fc4a:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    fc4e:	e002      	b.n	fc56 <_usb_d_dev_ep_deinit+0x2e>
    fc50:	f8df e094 	ldr.w	lr, [pc, #148]	; fce8 <_usb_d_dev_ep_deinit+0xc0>
    fc54:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    fc56:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    fc5a:	4a21      	ldr	r2, [pc, #132]	; (fce0 <_usb_d_dev_ep_deinit+0xb8>)
    fc5c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    fc60:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    fc64:	2aff      	cmp	r2, #255	; 0xff
    fc66:	d0ea      	beq.n	fc3e <_usb_d_dev_ep_deinit+0x16>
    fc68:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    fc6a:	2203      	movs	r2, #3
    fc6c:	0ff9      	lsrs	r1, r7, #31
    fc6e:	4670      	mov	r0, lr
    fc70:	4b1c      	ldr	r3, [pc, #112]	; (fce4 <_usb_d_dev_ep_deinit+0xbc>)
    fc72:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    fc74:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    fc78:	4a19      	ldr	r2, [pc, #100]	; (fce0 <_usb_d_dev_ep_deinit+0xb8>)
    fc7a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    fc7e:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    fc82:	f003 0307 	and.w	r3, r3, #7
    fc86:	2b01      	cmp	r3, #1
    fc88:	d016      	beq.n	fcb8 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    fc8a:	2f00      	cmp	r7, #0
    fc8c:	db1b      	blt.n	fcc6 <_usb_d_dev_ep_deinit+0x9e>
    fc8e:	0160      	lsls	r0, r4, #5
    fc90:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    fc94:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    fc98:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    fc9c:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    fca0:	4b0f      	ldr	r3, [pc, #60]	; (fce0 <_usb_d_dev_ep_deinit+0xb8>)
    fca2:	00aa      	lsls	r2, r5, #2
    fca4:	1951      	adds	r1, r2, r5
    fca6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    fcaa:	2000      	movs	r0, #0
    fcac:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    fcb0:	22ff      	movs	r2, #255	; 0xff
    fcb2:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    fcb6:	e7c2      	b.n	fc3e <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    fcb8:	0160      	lsls	r0, r4, #5
    fcba:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    fcbe:	2300      	movs	r3, #0
    fcc0:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    fcc4:	e7ec      	b.n	fca0 <_usb_d_dev_ep_deinit+0x78>
    fcc6:	0176      	lsls	r6, r6, #5
    fcc8:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    fccc:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    fcd0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    fcd4:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    fcd8:	e7e2      	b.n	fca0 <_usb_d_dev_ep_deinit+0x78>
    fcda:	bf00      	nop
    fcdc:	20000bf4 	.word	0x20000bf4
    fce0:	20000b34 	.word	0x20000b34
    fce4:	0000f1c1 	.word	0x0000f1c1
    fce8:	20000c08 	.word	0x20000c08

0000fcec <_usb_d_dev_ep_enable>:
{
    fcec:	b4f0      	push	{r4, r5, r6, r7}
    fcee:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    fcf0:	f010 000f 	ands.w	r0, r0, #15
    fcf4:	f000 80a7 	beq.w	fe46 <_usb_d_dev_ep_enable+0x15a>
    fcf8:	2e00      	cmp	r6, #0
    fcfa:	bfb4      	ite	lt
    fcfc:	1d43      	addlt	r3, r0, #5
    fcfe:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    fd00:	4605      	mov	r5, r0
    fd02:	0142      	lsls	r2, r0, #5
    fd04:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    fd08:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    fd0c:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    fd0e:	2805      	cmp	r0, #5
    fd10:	f240 80a0 	bls.w	fe54 <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    fd14:	f06f 0011 	mvn.w	r0, #17
    fd18:	e07d      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    fd1a:	f014 0f77 	tst.w	r4, #119	; 0x77
    fd1e:	f040 8089 	bne.w	fe34 <_usb_d_dev_ep_enable+0x148>
    fd22:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    fd26:	2111      	movs	r1, #17
    fd28:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    fd2c:	4c9b      	ldr	r4, [pc, #620]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fd2e:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    fd32:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    fd36:	4c9a      	ldr	r4, [pc, #616]	; (ffa0 <_usb_d_dev_ep_enable+0x2b4>)
    fd38:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    fd3c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    fd40:	f200 80cd 	bhi.w	fede <_usb_d_dev_ep_enable+0x1f2>
    fd44:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    fd48:	f200 8112 	bhi.w	ff70 <_usb_d_dev_ep_enable+0x284>
    fd4c:	2980      	cmp	r1, #128	; 0x80
    fd4e:	f200 8101 	bhi.w	ff54 <_usb_d_dev_ep_enable+0x268>
    fd52:	2940      	cmp	r1, #64	; 0x40
    fd54:	f200 8113 	bhi.w	ff7e <_usb_d_dev_ep_enable+0x292>
    fd58:	2920      	cmp	r1, #32
    fd5a:	f200 8102 	bhi.w	ff62 <_usb_d_dev_ep_enable+0x276>
    fd5e:	2910      	cmp	r1, #16
    fd60:	f200 8114 	bhi.w	ff8c <_usb_d_dev_ep_enable+0x2a0>
    fd64:	2908      	cmp	r1, #8
    fd66:	bf94      	ite	ls
    fd68:	2600      	movls	r6, #0
    fd6a:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fd6c:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    fd70:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fd72:	f3c1 010d 	ubfx	r1, r1, #0, #14
    fd76:	e0b8      	b.n	feea <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    fd78:	f014 0f70 	tst.w	r4, #112	; 0x70
    fd7c:	d15d      	bne.n	fe3a <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    fd7e:	4e87      	ldr	r6, [pc, #540]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fd80:	009f      	lsls	r7, r3, #2
    fd82:	18f9      	adds	r1, r7, r3
    fd84:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    fd88:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    fd8c:	0109      	lsls	r1, r1, #4
    fd8e:	f001 0170 	and.w	r1, r1, #112	; 0x70
    fd92:	430c      	orrs	r4, r1
    fd94:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    fd98:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fd9c:	443b      	add	r3, r7
    fd9e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    fda2:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    fda6:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    fdaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    fdae:	d80f      	bhi.n	fdd0 <_usb_d_dev_ep_enable+0xe4>
    fdb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    fdb4:	d819      	bhi.n	fdea <_usb_d_dev_ep_enable+0xfe>
    fdb6:	2b80      	cmp	r3, #128	; 0x80
    fdb8:	d819      	bhi.n	fdee <_usb_d_dev_ep_enable+0x102>
    fdba:	2b40      	cmp	r3, #64	; 0x40
    fdbc:	d819      	bhi.n	fdf2 <_usb_d_dev_ep_enable+0x106>
    fdbe:	2b20      	cmp	r3, #32
    fdc0:	d819      	bhi.n	fdf6 <_usb_d_dev_ep_enable+0x10a>
    fdc2:	2b10      	cmp	r3, #16
    fdc4:	d819      	bhi.n	fdfa <_usb_d_dev_ep_enable+0x10e>
    fdc6:	2b08      	cmp	r3, #8
    fdc8:	bf94      	ite	ls
    fdca:	2300      	movls	r3, #0
    fdcc:	2301      	movhi	r3, #1
    fdce:	e000      	b.n	fdd2 <_usb_d_dev_ep_enable+0xe6>
    fdd0:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fdd2:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    fdd6:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    fdd8:	2380      	movs	r3, #128	; 0x80
    fdda:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    fdde:	4b6f      	ldr	r3, [pc, #444]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fde0:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    fde4:	2000      	movs	r0, #0
    fde6:	76a8      	strb	r0, [r5, #26]
    fde8:	e015      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    fdea:	2306      	movs	r3, #6
    fdec:	e7f1      	b.n	fdd2 <_usb_d_dev_ep_enable+0xe6>
    fdee:	2305      	movs	r3, #5
    fdf0:	e7ef      	b.n	fdd2 <_usb_d_dev_ep_enable+0xe6>
    fdf2:	2304      	movs	r3, #4
    fdf4:	e7ed      	b.n	fdd2 <_usb_d_dev_ep_enable+0xe6>
    fdf6:	2303      	movs	r3, #3
    fdf8:	e7eb      	b.n	fdd2 <_usb_d_dev_ep_enable+0xe6>
    fdfa:	2302      	movs	r3, #2
    fdfc:	e7e9      	b.n	fdd2 <_usb_d_dev_ep_enable+0xe6>
    fdfe:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fe00:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    fe04:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    fe06:	2340      	movs	r3, #64	; 0x40
    fe08:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    fe0c:	4b63      	ldr	r3, [pc, #396]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fe0e:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    fe12:	2000      	movs	r0, #0
    fe14:	72a8      	strb	r0, [r5, #10]
}
    fe16:	bcf0      	pop	{r4, r5, r6, r7}
    fe18:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    fe1a:	2106      	movs	r1, #6
    fe1c:	e7f0      	b.n	fe00 <_usb_d_dev_ep_enable+0x114>
    fe1e:	2105      	movs	r1, #5
    fe20:	e7ee      	b.n	fe00 <_usb_d_dev_ep_enable+0x114>
    fe22:	2104      	movs	r1, #4
    fe24:	e7ec      	b.n	fe00 <_usb_d_dev_ep_enable+0x114>
    fe26:	2103      	movs	r1, #3
    fe28:	e7ea      	b.n	fe00 <_usb_d_dev_ep_enable+0x114>
    fe2a:	2102      	movs	r1, #2
    fe2c:	e7e8      	b.n	fe00 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    fe2e:	f06f 0011 	mvn.w	r0, #17
    fe32:	e7f0      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    fe34:	f06f 0013 	mvn.w	r0, #19
    fe38:	e7ed      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    fe3a:	f06f 0013 	mvn.w	r0, #19
    fe3e:	e7ea      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    fe40:	f06f 0013 	mvn.w	r0, #19
    fe44:	e7e7      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    fe46:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fe4a:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    fe4e:	b2e4      	uxtb	r4, r4
    fe50:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    fe52:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    fe54:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    fe58:	4950      	ldr	r1, [pc, #320]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fe5a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    fe5e:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    fe62:	2aff      	cmp	r2, #255	; 0xff
    fe64:	d0e3      	beq.n	fe2e <_usb_d_dev_ep_enable+0x142>
    fe66:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    fe68:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    fe6a:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    fe6e:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    fe72:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    fe76:	f001 0107 	and.w	r1, r1, #7
    fe7a:	2901      	cmp	r1, #1
    fe7c:	f43f af4d 	beq.w	fd1a <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    fe80:	2e00      	cmp	r6, #0
    fe82:	f6ff af79 	blt.w	fd78 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    fe86:	f014 0f07 	tst.w	r4, #7
    fe8a:	d1d9      	bne.n	fe40 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    fe8c:	4e43      	ldr	r6, [pc, #268]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fe8e:	009f      	lsls	r7, r3, #2
    fe90:	18f9      	adds	r1, r7, r3
    fe92:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    fe96:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    fe9a:	f001 0107 	and.w	r1, r1, #7
    fe9e:	430c      	orrs	r4, r1
    fea0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    fea4:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    fea8:	443b      	add	r3, r7
    feaa:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    feae:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    feb2:	4b3b      	ldr	r3, [pc, #236]	; (ffa0 <_usb_d_dev_ep_enable+0x2b4>)
    feb4:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    feb8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    febc:	d89f      	bhi.n	fdfe <_usb_d_dev_ep_enable+0x112>
    febe:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    fec2:	d8aa      	bhi.n	fe1a <_usb_d_dev_ep_enable+0x12e>
    fec4:	2980      	cmp	r1, #128	; 0x80
    fec6:	d8aa      	bhi.n	fe1e <_usb_d_dev_ep_enable+0x132>
    fec8:	2940      	cmp	r1, #64	; 0x40
    feca:	d8aa      	bhi.n	fe22 <_usb_d_dev_ep_enable+0x136>
    fecc:	2920      	cmp	r1, #32
    fece:	d8aa      	bhi.n	fe26 <_usb_d_dev_ep_enable+0x13a>
    fed0:	2910      	cmp	r1, #16
    fed2:	d8aa      	bhi.n	fe2a <_usb_d_dev_ep_enable+0x13e>
    fed4:	2908      	cmp	r1, #8
    fed6:	bf94      	ite	ls
    fed8:	2100      	movls	r1, #0
    feda:	2101      	movhi	r1, #1
    fedc:	e790      	b.n	fe00 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fede:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    fee2:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    fee4:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    fee8:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    feea:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    feee:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    fef0:	2640      	movs	r6, #64	; 0x40
    fef2:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    fef6:	2180      	movs	r1, #128	; 0x80
    fef8:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    fefc:	4f27      	ldr	r7, [pc, #156]	; (ff9c <_usb_d_dev_ep_enable+0x2b0>)
    fefe:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    ff02:	2000      	movs	r0, #0
    ff04:	72a8      	strb	r0, [r5, #10]
    ff06:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    ff08:	009c      	lsls	r4, r3, #2
    ff0a:	18e1      	adds	r1, r4, r3
    ff0c:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    ff10:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    ff14:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    ff18:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    ff1c:	0152      	lsls	r2, r2, #5
    ff1e:	18b9      	adds	r1, r7, r2
    ff20:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    ff22:	4423      	add	r3, r4
    ff24:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    ff28:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    ff2c:	684b      	ldr	r3, [r1, #4]
    ff2e:	f364 339b 	bfi	r3, r4, #14, #14
    ff32:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    ff34:	684b      	ldr	r3, [r1, #4]
    ff36:	f360 030d 	bfi	r3, r0, #0, #14
    ff3a:	604b      	str	r3, [r1, #4]
    ff3c:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    ff40:	21b0      	movs	r1, #176	; 0xb0
    ff42:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    ff46:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    ff4a:	461a      	mov	r2, r3
    ff4c:	2310      	movs	r3, #16
    ff4e:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    ff52:	e760      	b.n	fe16 <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff54:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ff58:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff5a:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ff5e:	2605      	movs	r6, #5
    ff60:	e7c3      	b.n	feea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff62:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ff66:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff68:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ff6c:	2603      	movs	r6, #3
    ff6e:	e7bc      	b.n	feea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff70:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ff74:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff76:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ff7a:	2606      	movs	r6, #6
    ff7c:	e7b5      	b.n	feea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff7e:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ff82:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff84:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ff88:	2604      	movs	r6, #4
    ff8a:	e7ae      	b.n	feea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff8c:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ff90:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ff92:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ff96:	2602      	movs	r6, #2
    ff98:	e7a7      	b.n	feea <_usb_d_dev_ep_enable+0x1fe>
    ff9a:	bf00      	nop
    ff9c:	20000b34 	.word	0x20000b34
    ffa0:	0fffc000 	.word	0x0fffc000

0000ffa4 <_usb_d_dev_ep_stall>:
{
    ffa4:	b470      	push	{r4, r5, r6}
    ffa6:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    ffa8:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    ffaa:	f010 000f 	ands.w	r0, r0, #15
    ffae:	d008      	beq.n	ffc2 <_usb_d_dev_ep_stall+0x1e>
    ffb0:	2b00      	cmp	r3, #0
    ffb2:	bfb4      	ite	lt
    ffb4:	1d43      	addlt	r3, r0, #5
    ffb6:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    ffb8:	2805      	cmp	r0, #5
    ffba:	d903      	bls.n	ffc4 <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    ffbc:	f06f 0011 	mvn.w	r0, #17
    ffc0:	e018      	b.n	fff4 <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    ffc2:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    ffc4:	2901      	cmp	r1, #1
    ffc6:	d017      	beq.n	fff8 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    ffc8:	2900      	cmp	r1, #0
    ffca:	d03a      	beq.n	10042 <STACK_SIZE+0x42>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    ffcc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    ffd0:	4a45      	ldr	r2, [pc, #276]	; (100e8 <STACK_SIZE+0xe8>)
    ffd2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ffd6:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    ffda:	f003 030f 	and.w	r3, r3, #15
    ffde:	015b      	lsls	r3, r3, #5
    ffe0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    ffe4:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    ffe8:	2310      	movs	r3, #16
    ffea:	40a3      	lsls	r3, r4
    ffec:	421a      	tst	r2, r3
    ffee:	bf14      	ite	ne
    fff0:	2001      	movne	r0, #1
    fff2:	2000      	moveq	r0, #0
}
    fff4:	bc70      	pop	{r4, r5, r6}
    fff6:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    fff8:	2510      	movs	r5, #16
    fffa:	40a5      	lsls	r5, r4
    fffc:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    fffe:	493a      	ldr	r1, [pc, #232]	; (100e8 <STACK_SIZE+0xe8>)
   10000:	009e      	lsls	r6, r3, #2
   10002:	18f2      	adds	r2, r6, r3
   10004:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   10008:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
   1000c:	f002 020f 	and.w	r2, r2, #15
   10010:	0150      	lsls	r0, r2, #5
   10012:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
   10016:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
   1001a:	2020      	movs	r0, #32
   1001c:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
   10020:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
   10022:	0152      	lsls	r2, r2, #5
   10024:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
   10028:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
   1002c:	4433      	add	r3, r6
   1002e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   10032:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
   10036:	f042 0208 	orr.w	r2, r2, #8
   1003a:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
   1003e:	2000      	movs	r0, #0
   10040:	e7d8      	b.n	fff4 <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
   10042:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   10046:	4928      	ldr	r1, [pc, #160]	; (100e8 <STACK_SIZE+0xe8>)
   10048:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   1004c:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
   10050:	f002 020f 	and.w	r2, r2, #15
   10054:	0151      	lsls	r1, r2, #5
   10056:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
   1005a:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
   1005e:	2010      	movs	r0, #16
   10060:	40a0      	lsls	r0, r4
	if (!is_stalled) {
   10062:	4205      	tst	r5, r0
   10064:	d03c      	beq.n	100e0 <STACK_SIZE+0xe0>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
   10066:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
   10068:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
   1006c:	2020      	movs	r0, #32
   1006e:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
   10070:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
   10072:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
   10076:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
   1007a:	4202      	tst	r2, r0
   1007c:	d007      	beq.n	1008e <STACK_SIZE+0x8e>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
   1007e:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
   10082:	2201      	movs	r2, #1
   10084:	fa02 f404 	lsl.w	r4, r2, r4
   10088:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
   1008a:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
   1008e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   10092:	4815      	ldr	r0, [pc, #84]	; (100e8 <STACK_SIZE+0xe8>)
   10094:	eb00 0282 	add.w	r2, r0, r2, lsl #2
   10098:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
   1009c:	f002 0207 	and.w	r2, r2, #7
   100a0:	2a01      	cmp	r2, #1
   100a2:	d00c      	beq.n	100be <STACK_SIZE+0xbe>
		ept->flags.bits.is_stalled = 0;
   100a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   100a8:	4a0f      	ldr	r2, [pc, #60]	; (100e8 <STACK_SIZE+0xe8>)
   100aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   100ae:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
   100b2:	f36f 02c3 	bfc	r2, #3, #1
   100b6:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
   100ba:	2000      	movs	r0, #0
   100bc:	e79a      	b.n	fff4 <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
   100be:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
   100c2:	f012 0f30 	tst.w	r2, #48	; 0x30
   100c6:	d10d      	bne.n	100e4 <STACK_SIZE+0xe4>
			ept->flags.bits.is_stalled = 0;
   100c8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   100cc:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   100d0:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
   100d4:	f36f 02c3 	bfc	r2, #3, #1
   100d8:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
   100dc:	2000      	movs	r0, #0
   100de:	e789      	b.n	fff4 <_usb_d_dev_ep_stall+0x50>
   100e0:	2000      	movs	r0, #0
   100e2:	e787      	b.n	fff4 <_usb_d_dev_ep_stall+0x50>
   100e4:	2000      	movs	r0, #0
   100e6:	e785      	b.n	fff4 <_usb_d_dev_ep_stall+0x50>
   100e8:	20000b34 	.word	0x20000b34

000100ec <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
   100ec:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
   100ee:	f000 040f 	and.w	r4, r0, #15
   100f2:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
   100f4:	4a14      	ldr	r2, [pc, #80]	; (10148 <_usb_d_dev_ep_read_req+0x5c>)
   100f6:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
   100f8:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
   100fa:	6840      	ldr	r0, [r0, #4]
   100fc:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
   10100:	2c05      	cmp	r4, #5
   10102:	d817      	bhi.n	10134 <_usb_d_dev_ep_read_req+0x48>
   10104:	b1c9      	cbz	r1, 1013a <_usb_d_dev_ep_read_req+0x4e>
   10106:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
   1010a:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
   1010e:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
   10110:	2a11      	cmp	r2, #17
   10112:	d115      	bne.n	10140 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
   10114:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
   10118:	f012 0f10 	tst.w	r2, #16
   1011c:	d102      	bne.n	10124 <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
   1011e:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
   10120:	bc30      	pop	{r4, r5}
   10122:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
   10124:	682c      	ldr	r4, [r5, #0]
   10126:	686a      	ldr	r2, [r5, #4]
   10128:	600c      	str	r4, [r1, #0]
   1012a:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
   1012c:	2210      	movs	r2, #16
   1012e:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
   10132:	e7f5      	b.n	10120 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
   10134:	f06f 0011 	mvn.w	r0, #17
   10138:	e7f2      	b.n	10120 <_usb_d_dev_ep_read_req+0x34>
   1013a:	f06f 0011 	mvn.w	r0, #17
   1013e:	e7ef      	b.n	10120 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
   10140:	f06f 0012 	mvn.w	r0, #18
   10144:	e7ec      	b.n	10120 <_usb_d_dev_ep_read_req+0x34>
   10146:	bf00      	nop
   10148:	20000b34 	.word	0x20000b34

0001014c <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
   1014c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10150:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
   10152:	7a03      	ldrb	r3, [r0, #8]
   10154:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   10156:	f013 030f 	ands.w	r3, r3, #15
   1015a:	f000 80c2 	beq.w	102e2 <_usb_d_dev_ep_trans+0x196>
   1015e:	2e00      	cmp	r6, #0
   10160:	bfb4      	ite	lt
   10162:	1d5a      	addlt	r2, r3, #5
   10164:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
   10166:	4614      	mov	r4, r2
   10168:	4969      	ldr	r1, [pc, #420]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   1016a:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
   1016e:	1c55      	adds	r5, r2, #1
   10170:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   10174:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
   10178:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   1017c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   10180:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
   10184:	f240 31ff 	movw	r1, #1023	; 0x3ff
   10188:	428a      	cmp	r2, r1
   1018a:	d025      	beq.n	101d8 <_usb_d_dev_ep_trans+0x8c>
   1018c:	1e55      	subs	r5, r2, #1
   1018e:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
   10190:	6841      	ldr	r1, [r0, #4]
   10192:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
   10194:	2b05      	cmp	r3, #5
   10196:	f200 8092 	bhi.w	102be <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
   1019a:	6803      	ldr	r3, [r0, #0]
   1019c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   101a0:	d31c      	bcc.n	101dc <_usb_d_dev_ep_trans+0x90>
   101a2:	eb03 0c01 	add.w	ip, r3, r1
   101a6:	f8df e180 	ldr.w	lr, [pc, #384]	; 10328 <_usb_d_dev_ep_trans+0x1dc>
   101aa:	45f4      	cmp	ip, lr
   101ac:	d816      	bhi.n	101dc <_usb_d_dev_ep_trans+0x90>
   101ae:	f013 0f03 	tst.w	r3, #3
   101b2:	d113      	bne.n	101dc <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
   101b4:	2e00      	cmp	r6, #0
   101b6:	db2a      	blt.n	1020e <_usb_d_dev_ep_trans+0xc2>
   101b8:	428a      	cmp	r2, r1
   101ba:	f200 809c 	bhi.w	102f6 <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
   101be:	b34d      	cbz	r5, 10214 <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
   101c0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   101c4:	4a52      	ldr	r2, [pc, #328]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   101c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   101ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   101ce:	2b00      	cmp	r3, #0
   101d0:	d07b      	beq.n	102ca <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
   101d2:	f04f 0800 	mov.w	r8, #0
   101d6:	e00c      	b.n	101f2 <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
   101d8:	4615      	mov	r5, r2
   101da:	e7d9      	b.n	10190 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
   101dc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   101e0:	4a4b      	ldr	r2, [pc, #300]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   101e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   101e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   101ea:	2b00      	cmp	r3, #0
   101ec:	d06a      	beq.n	102c4 <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
   101ee:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
   101f2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   101f6:	4a46      	ldr	r2, [pc, #280]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   101f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   101fc:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
   10200:	f013 0f08 	tst.w	r3, #8
   10204:	d009      	beq.n	1021a <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
   10206:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
   10208:	b003      	add	sp, #12
   1020a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
   1020e:	f04f 0800 	mov.w	r8, #0
   10212:	e7ee      	b.n	101f2 <_usb_d_dev_ep_trans+0xa6>
   10214:	f04f 0800 	mov.w	r8, #0
   10218:	e7eb      	b.n	101f2 <_usb_d_dev_ep_trans+0xa6>
   1021a:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
   1021c:	a801      	add	r0, sp, #4
   1021e:	4b3d      	ldr	r3, [pc, #244]	; (10314 <_usb_d_dev_ep_trans+0x1c8>)
   10220:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
   10222:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   10226:	4a3a      	ldr	r2, [pc, #232]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   10228:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   1022c:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
   10230:	f013 0f40 	tst.w	r3, #64	; 0x40
   10234:	d13c      	bne.n	102b0 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
   10236:	eb04 0984 	add.w	r9, r4, r4, lsl #2
   1023a:	4b35      	ldr	r3, [pc, #212]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   1023c:	eb03 0989 	add.w	r9, r3, r9, lsl #2
   10240:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
   10244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   10248:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
   1024c:	a801      	add	r0, sp, #4
   1024e:	4b32      	ldr	r3, [pc, #200]	; (10318 <_usb_d_dev_ep_trans+0x1cc>)
   10250:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
   10252:	f8da 3000 	ldr.w	r3, [sl]
   10256:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
   1025a:	f8da 3004 	ldr.w	r3, [sl, #4]
   1025e:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
   10262:	2300      	movs	r3, #0
   10264:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
   10268:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
   1026a:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
   1026e:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
   10272:	f368 1345 	bfi	r3, r8, #5, #1
   10276:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
   1027a:	f89a 3009 	ldrb.w	r3, [sl, #9]
   1027e:	b1e3      	cbz	r3, 102ba <_usb_d_dev_ep_trans+0x16e>
   10280:	fab5 f585 	clz	r5, r5
   10284:	096d      	lsrs	r5, r5, #5
   10286:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   1028a:	4b21      	ldr	r3, [pc, #132]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   1028c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
   10290:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
   10294:	f365 1304 	bfi	r3, r5, #4, #1
   10298:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
   1029c:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
   1029e:	f04f 0100 	mov.w	r1, #0
   102a2:	4638      	mov	r0, r7
   102a4:	bfb4      	ite	lt
   102a6:	4b1d      	ldrlt	r3, [pc, #116]	; (1031c <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
   102a8:	4b1d      	ldrge	r3, [pc, #116]	; (10320 <_usb_d_dev_ep_trans+0x1d4>)
   102aa:	4798      	blx	r3
	return ERR_NONE;
   102ac:	2000      	movs	r0, #0
   102ae:	e7ab      	b.n	10208 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
   102b0:	a801      	add	r0, sp, #4
   102b2:	4b19      	ldr	r3, [pc, #100]	; (10318 <_usb_d_dev_ep_trans+0x1cc>)
   102b4:	4798      	blx	r3
		return USB_BUSY;
   102b6:	2001      	movs	r0, #1
   102b8:	e7a6      	b.n	10208 <_usb_d_dev_ep_trans+0xbc>
   102ba:	2500      	movs	r5, #0
   102bc:	e7e3      	b.n	10286 <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
   102be:	f06f 0011 	mvn.w	r0, #17
   102c2:	e7a1      	b.n	10208 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
   102c4:	f06f 0012 	mvn.w	r0, #18
   102c8:	e79e      	b.n	10208 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
   102ca:	f06f 0011 	mvn.w	r0, #17
   102ce:	e79b      	b.n	10208 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
   102d0:	f06f 0012 	mvn.w	r0, #18
   102d4:	e798      	b.n	10208 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
   102d6:	6841      	ldr	r1, [r0, #4]
   102d8:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
   102dc:	4f11      	ldr	r7, [pc, #68]	; (10324 <_usb_d_dev_ep_trans+0x1d8>)
   102de:	2400      	movs	r4, #0
   102e0:	e75b      	b.n	1019a <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
   102e2:	4a0b      	ldr	r2, [pc, #44]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   102e4:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
   102e8:	f240 31ff 	movw	r1, #1023	; 0x3ff
   102ec:	428a      	cmp	r2, r1
   102ee:	d0f2      	beq.n	102d6 <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
   102f0:	4f0c      	ldr	r7, [pc, #48]	; (10324 <_usb_d_dev_ep_trans+0x1d8>)
   102f2:	2400      	movs	r4, #0
   102f4:	e74a      	b.n	1018c <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
   102f6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   102fa:	4a05      	ldr	r2, [pc, #20]	; (10310 <_usb_d_dev_ep_trans+0x1c4>)
   102fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   10300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   10304:	2b00      	cmp	r3, #0
   10306:	d0e3      	beq.n	102d0 <_usb_d_dev_ep_trans+0x184>
   10308:	f04f 0801 	mov.w	r8, #1
   1030c:	e771      	b.n	101f2 <_usb_d_dev_ep_trans+0xa6>
   1030e:	bf00      	nop
   10310:	20000b34 	.word	0x20000b34
   10314:	0000bbfd 	.word	0x0000bbfd
   10318:	0000bc0b 	.word	0x0000bc0b
   1031c:	0000f371 	.word	0x0000f371
   10320:	0000f4f5 	.word	0x0000f4f5
   10324:	20000c08 	.word	0x20000c08
   10328:	20041fff 	.word	0x20041fff

0001032c <_usb_d_dev_ep_get_status>:
	}
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_ABORT);
}

int32_t _usb_d_dev_ep_get_status(const uint8_t ep, struct usb_d_trans_status *stat)
{
   1032c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   1032e:	f010 030f 	ands.w	r3, r0, #15
   10332:	d008      	beq.n	10346 <_usb_d_dev_ep_get_status+0x1a>
   10334:	f010 0f80 	tst.w	r0, #128	; 0x80
   10338:	bf14      	ite	ne
   1033a:	1d5c      	addne	r4, r3, #5
   1033c:	461c      	moveq	r4, r3
	uint8_t               epn = USB_EP_GET_N(ep);
	bool                  dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
	bool                  busy, stall;

	if (epn > CONF_USB_D_MAX_EP_N) {
   1033e:	2b05      	cmp	r3, #5
   10340:	d902      	bls.n	10348 <_usb_d_dev_ep_get_status+0x1c>
		return USB_ERR_PARAM;
   10342:	2012      	movs	r0, #18
	}
	if (busy) {
		return USB_BUSY;
	}
	return USB_OK;
}
   10344:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
   10346:	2400      	movs	r4, #0
	busy  = ept->flags.bits.is_busy;
   10348:	eb04 0284 	add.w	r2, r4, r4, lsl #2
   1034c:	4d22      	ldr	r5, [pc, #136]	; (103d8 <_usb_d_dev_ep_get_status+0xac>)
   1034e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   10352:	f892 50e7 	ldrb.w	r5, [r2, #231]	; 0xe7
   10356:	f3c5 1280 	ubfx	r2, r5, #6, #1
	stall = ept->flags.bits.is_stalled;
   1035a:	f3c5 05c0 	ubfx	r5, r5, #3, #1
	if (stat) {
   1035e:	b3a9      	cbz	r1, 103cc <_usb_d_dev_ep_get_status+0xa0>
		stat->stall = stall;
   10360:	7a4e      	ldrb	r6, [r1, #9]
   10362:	f365 1604 	bfi	r6, r5, #4, #1
		stat->busy  = busy;
   10366:	f362 0682 	bfi	r6, r2, #2, #1
   1036a:	724e      	strb	r6, [r1, #9]
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
   1036c:	015b      	lsls	r3, r3, #5
   1036e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
   10372:	f503 7380 	add.w	r3, r3, #256	; 0x100
   10376:	79db      	ldrb	r3, [r3, #7]
   10378:	f3c3 1300 	ubfx	r3, r3, #4, #1
   1037c:	b2f6      	uxtb	r6, r6
   1037e:	f363 06c3 	bfi	r6, r3, #3, #1
   10382:	724e      	strb	r6, [r1, #9]
		stat->dir   = ept->flags.bits.dir;
   10384:	4e14      	ldr	r6, [pc, #80]	; (103d8 <_usb_d_dev_ep_get_status+0xac>)
   10386:	ea4f 0e84 	mov.w	lr, r4, lsl #2
   1038a:	eb0e 0304 	add.w	r3, lr, r4
   1038e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
   10392:	f893 70e7 	ldrb.w	r7, [r3, #231]	; 0xe7
   10396:	09ff      	lsrs	r7, r7, #7
   10398:	f891 c009 	ldrb.w	ip, [r1, #9]
   1039c:	f367 1c45 	bfi	ip, r7, #5, #1
   103a0:	f881 c009 	strb.w	ip, [r1, #9]
		stat->size  = ept->trans_size;
   103a4:	f8d3 70d8 	ldr.w	r7, [r3, #216]	; 0xd8
   103a8:	600f      	str	r7, [r1, #0]
		stat->count = ept->trans_count;
   103aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
   103ae:	604b      	str	r3, [r1, #4]
		stat->ep    = ep;
   103b0:	7208      	strb	r0, [r1, #8]
		stat->xtype = ept->flags.bits.eptype - 1;
   103b2:	4474      	add	r4, lr
   103b4:	eb06 0684 	add.w	r6, r6, r4, lsl #2
   103b8:	f896 30e7 	ldrb.w	r3, [r6, #231]	; 0xe7
   103bc:	f3c3 0302 	ubfx	r3, r3, #0, #3
   103c0:	3b01      	subs	r3, #1
   103c2:	fa5f f08c 	uxtb.w	r0, ip
   103c6:	f363 0001 	bfi	r0, r3, #0, #2
   103ca:	7248      	strb	r0, [r1, #9]
		return USB_ERR_PARAM;
   103cc:	2d00      	cmp	r5, #0
   103ce:	bf0c      	ite	eq
   103d0:	4610      	moveq	r0, r2
   103d2:	2002      	movne	r0, #2
   103d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   103d6:	bf00      	nop
   103d8:	20000b34 	.word	0x20000b34

000103dc <_usb_d_dev_register_callback>:

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
   103dc:	4b07      	ldr	r3, [pc, #28]	; (103fc <_usb_d_dev_register_callback+0x20>)
   103de:	2900      	cmp	r1, #0
   103e0:	bf08      	it	eq
   103e2:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
   103e4:	2801      	cmp	r0, #1
   103e6:	d004      	beq.n	103f2 <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
   103e8:	b910      	cbnz	r0, 103f0 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
   103ea:	4b05      	ldr	r3, [pc, #20]	; (10400 <_usb_d_dev_register_callback+0x24>)
   103ec:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
   103f0:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
   103f2:	4b03      	ldr	r3, [pc, #12]	; (10400 <_usb_d_dev_register_callback+0x24>)
   103f4:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
   103f8:	4770      	bx	lr
   103fa:	bf00      	nop
   103fc:	0000f0e1 	.word	0x0000f0e1
   10400:	20000b34 	.word	0x20000b34

00010404 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
   10404:	4b0a      	ldr	r3, [pc, #40]	; (10430 <_usb_d_dev_register_ep_callback+0x2c>)
   10406:	2900      	cmp	r1, #0
   10408:	bf08      	it	eq
   1040a:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
   1040c:	4603      	mov	r3, r0
   1040e:	b138      	cbz	r0, 10420 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
   10410:	2801      	cmp	r0, #1
   10412:	d009      	beq.n	10428 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
   10414:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
   10416:	bf04      	itt	eq
   10418:	4b06      	ldreq	r3, [pc, #24]	; (10434 <_usb_d_dev_register_ep_callback+0x30>)
   1041a:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
   1041e:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
   10420:	4b04      	ldr	r3, [pc, #16]	; (10434 <_usb_d_dev_register_ep_callback+0x30>)
   10422:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
   10426:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
   10428:	4b02      	ldr	r3, [pc, #8]	; (10434 <_usb_d_dev_register_ep_callback+0x30>)
   1042a:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
   1042e:	4770      	bx	lr
   10430:	0000f0e1 	.word	0x0000f0e1
   10434:	20000b34 	.word	0x20000b34

00010438 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
   10438:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   1043a:	4b01      	ldr	r3, [pc, #4]	; (10440 <USB_0_Handler+0x8>)
   1043c:	4798      	blx	r3
   1043e:	bd08      	pop	{r3, pc}
   10440:	0000f6e5 	.word	0x0000f6e5

00010444 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
   10444:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   10446:	4b01      	ldr	r3, [pc, #4]	; (1044c <USB_1_Handler+0x8>)
   10448:	4798      	blx	r3
   1044a:	bd08      	pop	{r3, pc}
   1044c:	0000f6e5 	.word	0x0000f6e5

00010450 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
   10450:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   10452:	4b01      	ldr	r3, [pc, #4]	; (10458 <USB_2_Handler+0x8>)
   10454:	4798      	blx	r3
   10456:	bd08      	pop	{r3, pc}
   10458:	0000f6e5 	.word	0x0000f6e5

0001045c <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
   1045c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   1045e:	4b01      	ldr	r3, [pc, #4]	; (10464 <USB_3_Handler+0x8>)
   10460:	4798      	blx	r3
   10462:	bd08      	pop	{r3, pc}
   10464:	0000f6e5 	.word	0x0000f6e5

00010468 <_wdt_init>:
int32_t _wdt_init(struct wdt_dev *const dev)
{
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
   10468:	6803      	ldr	r3, [r0, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
   1046a:	689a      	ldr	r2, [r3, #8]
   1046c:	f012 0f0e 	tst.w	r2, #14
   10470:	d1fb      	bne.n	1046a <_wdt_init+0x2>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
   10472:	781a      	ldrb	r2, [r3, #0]
   10474:	09d2      	lsrs	r2, r2, #7
   10476:	d118      	bne.n	104aa <_wdt_init+0x42>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
   10478:	689a      	ldr	r2, [r3, #8]
   1047a:	f012 0f0e 	tst.w	r2, #14
   1047e:	d1fb      	bne.n	10478 <_wdt_init+0x10>
	tmp = ((Wdt *)hw)->CTRLA.reg;
   10480:	781a      	ldrb	r2, [r3, #0]
   10482:	f012 0f02 	tst.w	r2, #2
   10486:	d113      	bne.n	104b0 <_wdt_init+0x48>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
   10488:	781a      	ldrb	r2, [r3, #0]
   1048a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
   1048e:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
   10490:	689a      	ldr	r2, [r3, #8]
   10492:	f012 0f0e 	tst.w	r2, #14
   10496:	d1fb      	bne.n	10490 <_wdt_init+0x28>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
   10498:	6802      	ldr	r2, [r0, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
   1049a:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
   1049c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
   104a0:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
   104a4:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
   104a6:	2000      	movs	r0, #0
   104a8:	4770      	bx	lr
		return ERR_DENIED;
   104aa:	f06f 0010 	mvn.w	r0, #16
   104ae:	4770      	bx	lr
   104b0:	f06f 0010 	mvn.w	r0, #16
}
   104b4:	4770      	bx	lr
	...

000104b8 <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_heartbeat;

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{

	pingflag++;
   104b8:	4a12      	ldr	r2, [pc, #72]	; (10504 <RTC_Scheduler_ping_cb+0x4c>)
   104ba:	7813      	ldrb	r3, [r2, #0]
   104bc:	3301      	adds	r3, #1
   104be:	b2db      	uxtb	r3, r3
   104c0:	7013      	strb	r3, [r2, #0]
	
	switch (pingflag%4)
   104c2:	7813      	ldrb	r3, [r2, #0]
   104c4:	f003 0303 	and.w	r3, r3, #3
   104c8:	2b03      	cmp	r3, #3
   104ca:	d81a      	bhi.n	10502 <RTC_Scheduler_ping_cb+0x4a>
   104cc:	e8df f003 	tbb	[pc, r3]
   104d0:	140e0802 	.word	0x140e0802
	{
		case 0:
			GRID_PORT_N.ping_flag = 1;
   104d4:	2101      	movs	r1, #1
   104d6:	f642 7348 	movw	r3, #12104	; 0x2f48
   104da:	4a0b      	ldr	r2, [pc, #44]	; (10508 <RTC_Scheduler_ping_cb+0x50>)
   104dc:	54d1      	strb	r1, [r2, r3]
			break;
   104de:	4770      	bx	lr
		case 1:
			GRID_PORT_E.ping_flag = 1;
   104e0:	2101      	movs	r1, #1
   104e2:	f642 7348 	movw	r3, #12104	; 0x2f48
   104e6:	4a09      	ldr	r2, [pc, #36]	; (1050c <RTC_Scheduler_ping_cb+0x54>)
   104e8:	54d1      	strb	r1, [r2, r3]
			break;
   104ea:	4770      	bx	lr
		case 2:
			GRID_PORT_S.ping_flag = 1;
   104ec:	2101      	movs	r1, #1
   104ee:	f642 7348 	movw	r3, #12104	; 0x2f48
   104f2:	4a07      	ldr	r2, [pc, #28]	; (10510 <RTC_Scheduler_ping_cb+0x58>)
   104f4:	54d1      	strb	r1, [r2, r3]
			break;
   104f6:	4770      	bx	lr
		case 3:
			GRID_PORT_W.ping_flag = 1;
   104f8:	2101      	movs	r1, #1
   104fa:	f642 7348 	movw	r3, #12104	; 0x2f48
   104fe:	4a05      	ldr	r2, [pc, #20]	; (10514 <RTC_Scheduler_ping_cb+0x5c>)
   10500:	54d1      	strb	r1, [r2, r3]
   10502:	4770      	bx	lr
   10504:	20000ef4 	.word	0x20000ef4
   10508:	200013a8 	.word	0x200013a8
   1050c:	20010f38 	.word	0x20010f38
   10510:	2000af9c 	.word	0x2000af9c
   10514:	20007b9c 	.word	0x20007b9c

00010518 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
   10518:	2201      	movs	r2, #1
   1051a:	4b01      	ldr	r3, [pc, #4]	; (10520 <RTC_Scheduler_report_cb+0x8>)
   1051c:	705a      	strb	r2, [r3, #1]
   1051e:	4770      	bx	lr
   10520:	20000ef4 	.word	0x20000ef4

00010524 <RTC_Scheduler_heartbeat_cb>:
{
   10524:	b510      	push	{r4, lr}
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
   10526:	230c      	movs	r3, #12
   10528:	2200      	movs	r2, #0
   1052a:	4611      	mov	r1, r2
   1052c:	4801      	ldr	r0, [pc, #4]	; (10534 <RTC_Scheduler_heartbeat_cb+0x10>)
   1052e:	4c02      	ldr	r4, [pc, #8]	; (10538 <RTC_Scheduler_heartbeat_cb+0x14>)
   10530:	47a0      	blx	r4
   10532:	bd10      	pop	{r4, pc}
   10534:	20013e88 	.word	0x20013e88
   10538:	0000b231 	.word	0x0000b231

0001053c <RTC_Scheduler_realtime_cb>:
{
   1053c:	b530      	push	{r4, r5, lr}
   1053e:	b083      	sub	sp, #12
	grid_sys_rtc_tick_time(&grid_sys_state);	
   10540:	4d18      	ldr	r5, [pc, #96]	; (105a4 <RTC_Scheduler_realtime_cb+0x68>)
   10542:	4628      	mov	r0, r5
   10544:	4b18      	ldr	r3, [pc, #96]	; (105a8 <RTC_Scheduler_realtime_cb+0x6c>)
   10546:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
   10548:	4818      	ldr	r0, [pc, #96]	; (105ac <RTC_Scheduler_realtime_cb+0x70>)
   1054a:	4b19      	ldr	r3, [pc, #100]	; (105b0 <RTC_Scheduler_realtime_cb+0x74>)
   1054c:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
   1054e:	a801      	add	r0, sp, #4
   10550:	4b18      	ldr	r3, [pc, #96]	; (105b4 <RTC_Scheduler_realtime_cb+0x78>)
   10552:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   10554:	4a18      	ldr	r2, [pc, #96]	; (105b8 <RTC_Scheduler_realtime_cb+0x7c>)
   10556:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   1055a:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   1055e:	f8d2 4110 	ldr.w	r4, [r2, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   10562:	405c      	eors	r4, r3
   10564:	400c      	ands	r4, r1
   10566:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   10568:	a801      	add	r0, sp, #4
   1056a:	4b14      	ldr	r3, [pc, #80]	; (105bc <RTC_Scheduler_realtime_cb+0x80>)
   1056c:	4798      	blx	r3
	uint8_t mapmode_value = !gpio_get_pin_level(MAP_MODE);
   1056e:	f484 6300 	eor.w	r3, r4, #2048	; 0x800
   10572:	f3c3 23c0 	ubfx	r3, r3, #11, #1
	if (mapmode_value != grid_sys_state.mapmodestate){
   10576:	7c2a      	ldrb	r2, [r5, #16]
   10578:	b2d2      	uxtb	r2, r2
   1057a:	4293      	cmp	r3, r2
   1057c:	d008      	beq.n	10590 <RTC_Scheduler_realtime_cb+0x54>
		grid_sys_state.mapmodestate = mapmode_value;
   1057e:	742b      	strb	r3, [r5, #16]
		if (grid_sys_state.mapmodestate == 0){ // RELEASE
   10580:	7c2b      	ldrb	r3, [r5, #16]
   10582:	b13b      	cbz	r3, 10594 <RTC_Scheduler_realtime_cb+0x58>
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
   10584:	2307      	movs	r3, #7
   10586:	2200      	movs	r2, #0
   10588:	4611      	mov	r1, r2
   1058a:	480d      	ldr	r0, [pc, #52]	; (105c0 <RTC_Scheduler_realtime_cb+0x84>)
   1058c:	4c0d      	ldr	r4, [pc, #52]	; (105c4 <RTC_Scheduler_realtime_cb+0x88>)
   1058e:	47a0      	blx	r4
}
   10590:	b003      	add	sp, #12
   10592:	bd30      	pop	{r4, r5, pc}
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_RELEASE);
   10594:	2308      	movs	r3, #8
   10596:	2200      	movs	r2, #0
   10598:	4611      	mov	r1, r2
   1059a:	4809      	ldr	r0, [pc, #36]	; (105c0 <RTC_Scheduler_realtime_cb+0x84>)
   1059c:	4c09      	ldr	r4, [pc, #36]	; (105c4 <RTC_Scheduler_realtime_cb+0x88>)
   1059e:	47a0      	blx	r4
   105a0:	e7f6      	b.n	10590 <RTC_Scheduler_realtime_cb+0x54>
   105a2:	bf00      	nop
   105a4:	20007260 	.word	0x20007260
   105a8:	00009b77 	.word	0x00009b77
   105ac:	20007b78 	.word	0x20007b78
   105b0:	00008fd9 	.word	0x00008fd9
   105b4:	0000bbfd 	.word	0x0000bbfd
   105b8:	41008000 	.word	0x41008000
   105bc:	0000bc0b 	.word	0x0000bc0b
   105c0:	20013e88 	.word	0x20013e88
   105c4:	0000b231 	.word	0x0000b231

000105c8 <init_timer>:
}



void init_timer(void)
{
   105c8:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
   105ca:	4c18      	ldr	r4, [pc, #96]	; (1062c <init_timer+0x64>)
   105cc:	f44f 63c8 	mov.w	r3, #1600	; 0x640
   105d0:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
   105d2:	4b17      	ldr	r3, [pc, #92]	; (10630 <init_timer+0x68>)
   105d4:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
   105d6:	2301      	movs	r3, #1
   105d8:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1MS*GRID_PARAMETER_HEARTBEAT_interval;
   105da:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
   105de:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
   105e0:	4a14      	ldr	r2, [pc, #80]	; (10634 <init_timer+0x6c>)
   105e2:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
   105e4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_report.interval = RTC1SEC/10;
   105e8:	f240 6266 	movw	r2, #1638	; 0x666
   105ec:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
   105ee:	4a12      	ldr	r2, [pc, #72]	; (10638 <init_timer+0x70>)
   105f0:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
   105f2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	
	RTC_Scheduler_realtime.interval = 1;
   105f6:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
   105f8:	4a10      	ldr	r2, [pc, #64]	; (1063c <init_timer+0x74>)
   105fa:	64e2      	str	r2, [r4, #76]	; 0x4c
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
   105fc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
   10600:	4d0f      	ldr	r5, [pc, #60]	; (10640 <init_timer+0x78>)
   10602:	1d21      	adds	r1, r4, #4
   10604:	4628      	mov	r0, r5
   10606:	4e0f      	ldr	r6, [pc, #60]	; (10644 <init_timer+0x7c>)
   10608:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
   1060a:	f104 0118 	add.w	r1, r4, #24
   1060e:	4628      	mov	r0, r5
   10610:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
   10612:	f104 012c 	add.w	r1, r4, #44	; 0x2c
   10616:	4628      	mov	r0, r5
   10618:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
   1061a:	f104 0140 	add.w	r1, r4, #64	; 0x40
   1061e:	4628      	mov	r0, r5
   10620:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
   10622:	4628      	mov	r0, r5
   10624:	4b08      	ldr	r3, [pc, #32]	; (10648 <init_timer+0x80>)
   10626:	4798      	blx	r3
   10628:	bd70      	pop	{r4, r5, r6, pc}
   1062a:	bf00      	nop
   1062c:	20000ef4 	.word	0x20000ef4
   10630:	000104b9 	.word	0x000104b9
   10634:	00010525 	.word	0x00010525
   10638:	00010519 	.word	0x00010519
   1063c:	0001053d 	.word	0x0001053d
   10640:	20001090 	.word	0x20001090
   10644:	0000c321 	.word	0x0000c321
   10648:	0000c2fd 	.word	0x0000c2fd

0001064c <main>:
}

//====================== USB TEST =====================//

int main(void)
{
   1064c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10650:	b091      	sub	sp, #68	; 0x44

	


	atmel_start_init();	
   10652:	4b8a      	ldr	r3, [pc, #552]	; (1087c <main+0x230>)
   10654:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
   10656:	4d8a      	ldr	r5, [pc, #552]	; (10880 <main+0x234>)
   10658:	498a      	ldr	r1, [pc, #552]	; (10884 <main+0x238>)
   1065a:	4628      	mov	r0, r5
   1065c:	4c8a      	ldr	r4, [pc, #552]	; (10888 <main+0x23c>)
   1065e:	47a0      	blx	r4

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "D51 Init");
   10660:	498a      	ldr	r1, [pc, #552]	; (1088c <main+0x240>)
   10662:	4628      	mov	r0, r5
   10664:	47a0      	blx	r4
	grid_d51_init(); // Check User Row
   10666:	4b8a      	ldr	r3, [pc, #552]	; (10890 <main+0x244>)
   10668:	4798      	blx	r3


	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
   1066a:	4b8a      	ldr	r3, [pc, #552]	; (10894 <main+0x248>)
   1066c:	4798      	blx	r3

	composite_device_start();
   1066e:	4b8a      	ldr	r3, [pc, #552]	; (10898 <main+0x24c>)
   10670:	4798      	blx	r3


	grid_usb_serial_init();
   10672:	4b8a      	ldr	r3, [pc, #552]	; (1089c <main+0x250>)
   10674:	4798      	blx	r3
	grid_usb_midi_init();
   10676:	4b8a      	ldr	r3, [pc, #552]	; (108a0 <main+0x254>)
   10678:	4798      	blx	r3
		
	grid_keyboard_init(&grid_keyboard_state);
   1067a:	488a      	ldr	r0, [pc, #552]	; (108a4 <main+0x258>)
   1067c:	4b8a      	ldr	r3, [pc, #552]	; (108a8 <main+0x25c>)
   1067e:	4798      	blx	r3
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
   10680:	498a      	ldr	r1, [pc, #552]	; (108ac <main+0x260>)
   10682:	4628      	mov	r0, r5
   10684:	47a0      	blx	r4
		
	grid_module_common_init();
   10686:	4b8a      	ldr	r3, [pc, #552]	; (108b0 <main+0x264>)
   10688:	4798      	blx	r3
	grid_ui_reinit(&grid_ui_state);
   1068a:	4e8a      	ldr	r6, [pc, #552]	; (108b4 <main+0x268>)
   1068c:	4630      	mov	r0, r6
   1068e:	4b8a      	ldr	r3, [pc, #552]	; (108b8 <main+0x26c>)
   10690:	4798      	blx	r3
	
			
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
   10692:	498a      	ldr	r1, [pc, #552]	; (108bc <main+0x270>)
   10694:	4628      	mov	r0, r5
   10696:	47a0      	blx	r4

	init_timer();
   10698:	4b89      	ldr	r3, [pc, #548]	; (108c0 <main+0x274>)
   1069a:	4798      	blx	r3
	uint32_t loopwarp = 0;
	
	uint8_t usb_init_flag = 0;	

	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
   1069c:	4989      	ldr	r1, [pc, #548]	; (108c4 <main+0x278>)
   1069e:	4628      	mov	r0, r5
   106a0:	47a0      	blx	r4
	

	// Init Bank Color Bug when config was previously saved
	
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
   106a2:	4c89      	ldr	r4, [pc, #548]	; (108c8 <main+0x27c>)
   106a4:	4621      	mov	r1, r4
   106a6:	4889      	ldr	r0, [pc, #548]	; (108cc <main+0x280>)
   106a8:	4b89      	ldr	r3, [pc, #548]	; (108d0 <main+0x284>)
   106aa:	4798      	blx	r3
	grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);	
   106ac:	4621      	mov	r1, r4
   106ae:	4630      	mov	r0, r6
   106b0:	4b88      	ldr	r3, [pc, #544]	; (108d4 <main+0x288>)
   106b2:	4798      	blx	r3
	uint8_t usb_init_flag = 0;	
   106b4:	2300      	movs	r3, #0
   106b6:	930b      	str	r3, [sp, #44]	; 0x2c
	uint32_t loopwarp = 0;
   106b8:	9304      	str	r3, [sp, #16]
	uint32_t loopcounter = 0;
   106ba:	9306      	str	r3, [sp, #24]
		
	
	while (1) {
	
			
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
   106bc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 10944 <main+0x2f8>
			if (usb_d_get_frame_num() == 0){
				
			}
			else{			
			
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
   106c0:	461c      	mov	r4, r3
		// itt lesz a baj: circ buffer kne
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
		
		if (usblength){	

			GRID_PORT_H.rx_double_buffer_status = 1;			
   106c2:	f8df b284 	ldr.w	fp, [pc, #644]	; 10948 <main+0x2fc>
		}


		// NVM BULK READ
		
		if (GRID_PORT_U.rx_double_buffer_status == 0){
   106c6:	f8df a284 	ldr.w	sl, [pc, #644]	; 1094c <main+0x300>
   106ca:	e14b      	b.n	10964 <main+0x318>
			if (usb_d_get_frame_num() == 0){
   106cc:	4b82      	ldr	r3, [pc, #520]	; (108d8 <main+0x28c>)
   106ce:	4798      	blx	r3
   106d0:	2800      	cmp	r0, #0
   106d2:	f000 814e 	beq.w	10972 <main+0x326>
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
   106d6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
   106da:	9301      	str	r3, [sp, #4]
   106dc:	9400      	str	r4, [sp, #0]
   106de:	4623      	mov	r3, r4
   106e0:	22ff      	movs	r2, #255	; 0xff
   106e2:	4621      	mov	r1, r4
   106e4:	4879      	ldr	r0, [pc, #484]	; (108cc <main+0x280>)
   106e6:	4d7d      	ldr	r5, [pc, #500]	; (108dc <main+0x290>)
   106e8:	47a8      	blx	r5
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
   106ea:	497d      	ldr	r1, [pc, #500]	; (108e0 <main+0x294>)
   106ec:	4864      	ldr	r0, [pc, #400]	; (10880 <main+0x234>)
   106ee:	4b66      	ldr	r3, [pc, #408]	; (10888 <main+0x23c>)
   106f0:	4798      	blx	r3
				grid_sys_set_bank(&grid_sys_state, grid_sys_get_bank_number_of_first_valid(&grid_sys_state));
   106f2:	4876      	ldr	r0, [pc, #472]	; (108cc <main+0x280>)
   106f4:	4b7b      	ldr	r3, [pc, #492]	; (108e4 <main+0x298>)
   106f6:	4798      	blx	r3
   106f8:	4601      	mov	r1, r0
   106fa:	4874      	ldr	r0, [pc, #464]	; (108cc <main+0x280>)
   106fc:	4b7a      	ldr	r3, [pc, #488]	; (108e8 <main+0x29c>)
   106fe:	4798      	blx	r3
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
   10700:	2309      	movs	r3, #9
   10702:	4622      	mov	r2, r4
   10704:	4621      	mov	r1, r4
   10706:	4879      	ldr	r0, [pc, #484]	; (108ec <main+0x2a0>)
   10708:	4d79      	ldr	r5, [pc, #484]	; (108f0 <main+0x2a4>)
   1070a:	47a8      	blx	r5
				usb_init_flag = 1;
   1070c:	2301      	movs	r3, #1
   1070e:	930b      	str	r3, [sp, #44]	; 0x2c
   10710:	e12f      	b.n	10972 <main+0x326>
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_REQUEST);
   10712:	230a      	movs	r3, #10
   10714:	4622      	mov	r2, r4
   10716:	4621      	mov	r1, r4
   10718:	4874      	ldr	r0, [pc, #464]	; (108ec <main+0x2a0>)
   1071a:	4d75      	ldr	r5, [pc, #468]	; (108f0 <main+0x2a4>)
   1071c:	47a8      	blx	r5
   1071e:	e13d      	b.n	1099c <main+0x350>
		loopcounter++;
   10720:	9b06      	ldr	r3, [sp, #24]
   10722:	3301      	adds	r3, #1
   10724:	9306      	str	r3, [sp, #24]
   10726:	e151      	b.n	109cc <main+0x380>
			GRID_PORT_H.rx_double_buffer_status = 1;			
   10728:	2301      	movs	r3, #1
   1072a:	f8cb 3020 	str.w	r3, [fp, #32]
			GRID_PORT_H.rx_double_buffer_read_start_index = 0;
   1072e:	f8cb 4028 	str.w	r4, [fp, #40]	; 0x28
   10732:	b285      	uxth	r5, r0
			GRID_PORT_H.rx_double_buffer_seek_start_index = usblength-3; //-3
   10734:	1eeb      	subs	r3, r5, #3
   10736:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_H);
   1073a:	4658      	mov	r0, fp
   1073c:	4b6d      	ldr	r3, [pc, #436]	; (108f4 <main+0x2a8>)
   1073e:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
   10740:	2d00      	cmp	r5, #0
   10742:	f000 815d 	beq.w	10a00 <main+0x3b4>
   10746:	2300      	movs	r3, #0
				GRID_PORT_H.rx_double_buffer[i] = 0;
   10748:	f241 31b4 	movw	r1, #5044	; 0x13b4
   1074c:	eb0b 0203 	add.w	r2, fp, r3
   10750:	5454      	strb	r4, [r2, r1]
			for(uint32_t i=0; i<usblength; i++){
   10752:	3301      	adds	r3, #1
   10754:	429d      	cmp	r5, r3
   10756:	d1f9      	bne.n	1074c <main+0x100>
   10758:	e152      	b.n	10a00 <main+0x3b4>
			
			if (grid_nvm_ui_bulk_read_is_in_progress(&grid_nvm_state, &grid_ui_state)){
   1075a:	4956      	ldr	r1, [pc, #344]	; (108b4 <main+0x268>)
   1075c:	485a      	ldr	r0, [pc, #360]	; (108c8 <main+0x27c>)
   1075e:	4b66      	ldr	r3, [pc, #408]	; (108f8 <main+0x2ac>)
   10760:	4798      	blx	r3
   10762:	2800      	cmp	r0, #0
   10764:	f000 8151 	beq.w	10a0a <main+0x3be>
				
				grid_nvm_ui_bulk_read_next(&grid_nvm_state, &grid_ui_state);
   10768:	4952      	ldr	r1, [pc, #328]	; (108b4 <main+0x268>)
   1076a:	4857      	ldr	r0, [pc, #348]	; (108c8 <main+0x27c>)
   1076c:	4b63      	ldr	r3, [pc, #396]	; (108fc <main+0x2b0>)
   1076e:	4798      	blx	r3
   10770:	e14b      	b.n	10a0a <main+0x3be>
		

		
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
			
			grid_nvm_ui_bulk_clear_next(&grid_nvm_state, &grid_ui_state);
   10772:	4950      	ldr	r1, [pc, #320]	; (108b4 <main+0x268>)
   10774:	4854      	ldr	r0, [pc, #336]	; (108c8 <main+0x27c>)
   10776:	4b62      	ldr	r3, [pc, #392]	; (10900 <main+0x2b4>)
   10778:	4798      	blx	r3
   1077a:	e14d      	b.n	10a18 <main+0x3cc>
	
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
							
		if (nvmlength){
				
			GRID_PORT_U.rx_double_buffer_status = 1;
   1077c:	2201      	movs	r2, #1
   1077e:	f8ca 2020 	str.w	r2, [sl, #32]
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
   10782:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
   10786:	3b01      	subs	r3, #1
   10788:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
				
			// GETS HERE	
			//grid_port_receive_decode(&GRID_PORT_U, 0, nvmlength-1);		
			grid_port_receive_task(&GRID_PORT_U);	
   1078c:	4650      	mov	r0, sl
   1078e:	4b59      	ldr	r3, [pc, #356]	; (108f4 <main+0x2a8>)
   10790:	4798      	blx	r3
   10792:	e146      	b.n	10a22 <main+0x3d6>
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
		
			
		if (grid_sys_state.alert_state){
			
			grid_sys_state.alert_state--;
   10794:	4b4d      	ldr	r3, [pc, #308]	; (108cc <main+0x280>)
   10796:	895b      	ldrh	r3, [r3, #10]
   10798:	3b01      	subs	r3, #1
   1079a:	b29b      	uxth	r3, r3
   1079c:	4a4b      	ldr	r2, [pc, #300]	; (108cc <main+0x280>)
   1079e:	8153      	strh	r3, [r2, #10]
	
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
   107a0:	4610      	mov	r0, r2
   107a2:	4b58      	ldr	r3, [pc, #352]	; (10904 <main+0x2b8>)
   107a4:	4798      	blx	r3
   107a6:	b9b0      	cbnz	r0, 107d6 <main+0x18a>
					
				}
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
   107a8:	4848      	ldr	r0, [pc, #288]	; (108cc <main+0x280>)
   107aa:	4b57      	ldr	r3, [pc, #348]	; (10908 <main+0x2bc>)
   107ac:	4798      	blx	r3
   107ae:	4680      	mov	r8, r0
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
   107b0:	4b56      	ldr	r3, [pc, #344]	; (1090c <main+0x2c0>)
   107b2:	785b      	ldrb	r3, [r3, #1]
   107b4:	2b00      	cmp	r3, #0
   107b6:	f000 8182 	beq.w	10abe <main+0x472>
   107ba:	4625      	mov	r5, r4
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
   107bc:	4e53      	ldr	r6, [pc, #332]	; (1090c <main+0x2c0>)
   107be:	4f54      	ldr	r7, [pc, #336]	; (10910 <main+0x2c4>)
   107c0:	4643      	mov	r3, r8
   107c2:	4622      	mov	r2, r4
   107c4:	4629      	mov	r1, r5
   107c6:	4630      	mov	r0, r6
   107c8:	47b8      	blx	r7
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
   107ca:	3501      	adds	r5, #1
   107cc:	b2ed      	uxtb	r5, r5
   107ce:	7873      	ldrb	r3, [r6, #1]
   107d0:	42ab      	cmp	r3, r5
   107d2:	d8f5      	bhi.n	107c0 <main+0x174>
   107d4:	e173      	b.n	10abe <main+0x472>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
   107d6:	483d      	ldr	r0, [pc, #244]	; (108cc <main+0x280>)
   107d8:	4b4e      	ldr	r3, [pc, #312]	; (10914 <main+0x2c8>)
   107da:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
   107dc:	483b      	ldr	r0, [pc, #236]	; (108cc <main+0x280>)
   107de:	4b4e      	ldr	r3, [pc, #312]	; (10918 <main+0x2cc>)
   107e0:	4798      	blx	r3
   107e2:	9007      	str	r0, [sp, #28]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
   107e4:	4839      	ldr	r0, [pc, #228]	; (108cc <main+0x280>)
   107e6:	4b4d      	ldr	r3, [pc, #308]	; (1091c <main+0x2d0>)
   107e8:	4798      	blx	r3
   107ea:	9008      	str	r0, [sp, #32]
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
   107ec:	4837      	ldr	r0, [pc, #220]	; (108cc <main+0x280>)
   107ee:	4b4c      	ldr	r3, [pc, #304]	; (10920 <main+0x2d4>)
   107f0:	4798      	blx	r3
   107f2:	9009      	str	r0, [sp, #36]	; 0x24
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
   107f4:	2300      	movs	r3, #0
   107f6:	9305      	str	r3, [sp, #20]
   107f8:	e032      	b.n	10860 <main+0x214>
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
   107fa:	9401      	str	r4, [sp, #4]
   107fc:	9400      	str	r4, [sp, #0]
   107fe:	4623      	mov	r3, r4
   10800:	4622      	mov	r2, r4
   10802:	4641      	mov	r1, r8
   10804:	4841      	ldr	r0, [pc, #260]	; (1090c <main+0x2c0>)
   10806:	4d47      	ldr	r5, [pc, #284]	; (10924 <main+0x2d8>)
   10808:	47a8      	blx	r5
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
   1080a:	4f47      	ldr	r7, [pc, #284]	; (10928 <main+0x2dc>)
   1080c:	9807      	ldr	r0, [sp, #28]
   1080e:	47b8      	blx	r7
   10810:	4e46      	ldr	r6, [pc, #280]	; (1092c <main+0x2e0>)
   10812:	2200      	movs	r2, #0
   10814:	4b46      	ldr	r3, [pc, #280]	; (10930 <main+0x2e4>)
   10816:	47b0      	blx	r6
   10818:	4d46      	ldr	r5, [pc, #280]	; (10934 <main+0x2e8>)
   1081a:	47a8      	blx	r5
   1081c:	b2c2      	uxtb	r2, r0
   1081e:	920a      	str	r2, [sp, #40]	; 0x28
   10820:	9809      	ldr	r0, [sp, #36]	; 0x24
   10822:	47b8      	blx	r7
   10824:	2200      	movs	r2, #0
   10826:	4b42      	ldr	r3, [pc, #264]	; (10930 <main+0x2e4>)
   10828:	47b0      	blx	r6
   1082a:	47a8      	blx	r5
   1082c:	b2c0      	uxtb	r0, r0
   1082e:	9001      	str	r0, [sp, #4]
   10830:	9808      	ldr	r0, [sp, #32]
   10832:	47b8      	blx	r7
   10834:	2200      	movs	r2, #0
   10836:	4b3e      	ldr	r3, [pc, #248]	; (10930 <main+0x2e4>)
   10838:	47b0      	blx	r6
   1083a:	47a8      	blx	r5
   1083c:	b2c0      	uxtb	r0, r0
   1083e:	9000      	str	r0, [sp, #0]
   10840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   10842:	4622      	mov	r2, r4
   10844:	4641      	mov	r1, r8
   10846:	4831      	ldr	r0, [pc, #196]	; (1090c <main+0x2c0>)
   10848:	4d3b      	ldr	r5, [pc, #236]	; (10938 <main+0x2ec>)
   1084a:	47a8      	blx	r5
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
   1084c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1084e:	9201      	str	r2, [sp, #4]
   10850:	9a08      	ldr	r2, [sp, #32]
   10852:	9200      	str	r2, [sp, #0]
   10854:	9b07      	ldr	r3, [sp, #28]
   10856:	4622      	mov	r2, r4
   10858:	4641      	mov	r1, r8
   1085a:	482c      	ldr	r0, [pc, #176]	; (1090c <main+0x2c0>)
   1085c:	4d37      	ldr	r5, [pc, #220]	; (1093c <main+0x2f0>)
   1085e:	47a8      	blx	r5
   10860:	9d05      	ldr	r5, [sp, #20]
   10862:	fa5f f885 	uxtb.w	r8, r5
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
   10866:	4829      	ldr	r0, [pc, #164]	; (1090c <main+0x2c0>)
   10868:	4a35      	ldr	r2, [pc, #212]	; (10940 <main+0x2f4>)
   1086a:	4790      	blx	r2
   1086c:	462b      	mov	r3, r5
   1086e:	3301      	adds	r3, #1
   10870:	9305      	str	r3, [sp, #20]
   10872:	4540      	cmp	r0, r8
   10874:	d8c1      	bhi.n	107fa <main+0x1ae>
   10876:	e797      	b.n	107a8 <main+0x15c>
					if ((RTC1MS - elapsed)<loopwarp){				
						loopwarp-=(RTC1MS - elapsed);
						loopstart-=(RTC1MS - elapsed);
					}
					else{
						loopwarp-=loopwarp;
   10878:	9404      	str	r4, [sp, #16]
   1087a:	e149      	b.n	10b10 <main+0x4c4>
   1087c:	000042d1 	.word	0x000042d1
   10880:	00013e8c 	.word	0x00013e8c
   10884:	000147e8 	.word	0x000147e8
   10888:	00012aad 	.word	0x00012aad
   1088c:	000147fc 	.word	0x000147fc
   10890:	00005151 	.word	0x00005151
   10894:	000116d9 	.word	0x000116d9
   10898:	000120d9 	.word	0x000120d9
   1089c:	0000b88d 	.word	0x0000b88d
   108a0:	0000b8ed 	.word	0x0000b8ed
   108a4:	20007b50 	.word	0x20007b50
   108a8:	0000b8a1 	.word	0x0000b8a1
   108ac:	00014808 	.word	0x00014808
   108b0:	00007cc1 	.word	0x00007cc1
   108b4:	20007254 	.word	0x20007254
   108b8:	0000b1a5 	.word	0x0000b1a5
   108bc:	00014828 	.word	0x00014828
   108c0:	000105c9 	.word	0x000105c9
   108c4:	00014840 	.word	0x00014840
   108c8:	20007310 	.word	0x20007310
   108cc:	20007260 	.word	0x20007260
   108d0:	000093ad 	.word	0x000093ad
   108d4:	00009efd 	.word	0x00009efd
   108d8:	0000c94d 	.word	0x0000c94d
   108dc:	00009bdd 	.word	0x00009bdd
   108e0:	00014854 	.word	0x00014854
   108e4:	00009af5 	.word	0x00009af5
   108e8:	00009b1d 	.word	0x00009b1d
   108ec:	20013e88 	.word	0x20013e88
   108f0:	0000b231 	.word	0x0000b231
   108f4:	000061ad 	.word	0x000061ad
   108f8:	000055eb 	.word	0x000055eb
   108fc:	000055f1 	.word	0x000055f1
   10900:	00005721 	.word	0x00005721
   10904:	00009b8b 	.word	0x00009b8b
   10908:	00009b95 	.word	0x00009b95
   1090c:	20013efc 	.word	0x20013efc
   10910:	00007951 	.word	0x00007951
   10914:	00009b8f 	.word	0x00009b8f
   10918:	00009bfb 	.word	0x00009bfb
   1091c:	00009bff 	.word	0x00009bff
   10920:	00009c03 	.word	0x00009c03
   10924:	00007803 	.word	0x00007803
   10928:	000123a5 	.word	0x000123a5
   1092c:	00012471 	.word	0x00012471
   10930:	3fe00000 	.word	0x3fe00000
   10934:	00012895 	.word	0x00012895
   10938:	0000784b 	.word	0x0000784b
   1093c:	00007895 	.word	0x00007895
   10940:	000077c1 	.word	0x000077c1
   10944:	00008fd1 	.word	0x00008fd1
   10948:	2000deec 	.word	0x2000deec
   1094c:	20004308 	.word	0x20004308
				}
			}
			
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
					
				delay_us(1);			
   10950:	2001      	movs	r0, #1
   10952:	47b0      	blx	r6
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
   10954:	9903      	ldr	r1, [sp, #12]
   10956:	4872      	ldr	r0, [pc, #456]	; (10b20 <main+0x4d4>)
   10958:	47a8      	blx	r5
   1095a:	280f      	cmp	r0, #15
   1095c:	d9f8      	bls.n	10950 <main+0x304>
			loopwarp+= elapsed - RTC1MS;
			
			loopslow++;
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);		
   1095e:	2101      	movs	r1, #1
   10960:	4870      	ldr	r0, [pc, #448]	; (10b24 <main+0x4d8>)
   10962:	47c8      	blx	r9
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
   10964:	2101      	movs	r1, #1
   10966:	486f      	ldr	r0, [pc, #444]	; (10b24 <main+0x4d8>)
   10968:	47c8      	blx	r9
		if (usb_init_flag == 0){
   1096a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1096c:	2b00      	cmp	r3, #0
   1096e:	f43f aead 	beq.w	106cc <main+0x80>
 		if (grid_sys_get_bank_valid(&grid_sys_state) == 0 && loopcounter%80 == 0){
   10972:	486b      	ldr	r0, [pc, #428]	; (10b20 <main+0x4d4>)
   10974:	4b6c      	ldr	r3, [pc, #432]	; (10b28 <main+0x4dc>)
   10976:	4798      	blx	r3
   10978:	b980      	cbnz	r0, 1099c <main+0x350>
   1097a:	4b6c      	ldr	r3, [pc, #432]	; (10b2c <main+0x4e0>)
   1097c:	9906      	ldr	r1, [sp, #24]
   1097e:	460a      	mov	r2, r1
   10980:	fba3 2302 	umull	r2, r3, r3, r2
   10984:	099b      	lsrs	r3, r3, #6
   10986:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   1098a:	ebb1 1f03 	cmp.w	r1, r3, lsl #4
   1098e:	d105      	bne.n	1099c <main+0x350>
			if (grid_sys_state.bank_init_flag == 0)	{
   10990:	4b63      	ldr	r3, [pc, #396]	; (10b20 <main+0x4d4>)
   10992:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
   10996:	2b00      	cmp	r3, #0
   10998:	f43f aebb 	beq.w	10712 <main+0xc6>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
   1099c:	4860      	ldr	r0, [pc, #384]	; (10b20 <main+0x4d4>)
   1099e:	4b64      	ldr	r3, [pc, #400]	; (10b30 <main+0x4e4>)
   109a0:	4798      	blx	r3
   109a2:	9003      	str	r0, [sp, #12]
		if (scheduler_report_flag){
   109a4:	4b63      	ldr	r3, [pc, #396]	; (10b34 <main+0x4e8>)
   109a6:	785b      	ldrb	r3, [r3, #1]
   109a8:	2b00      	cmp	r3, #0
   109aa:	f43f aeb9 	beq.w	10720 <main+0xd4>
			scheduler_report_flag=0;
   109ae:	4b61      	ldr	r3, [pc, #388]	; (10b34 <main+0x4e8>)
   109b0:	705c      	strb	r4, [r3, #1]
   109b2:	4625      	mov	r5, r4
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
   109b4:	4e60      	ldr	r6, [pc, #384]	; (10b38 <main+0x4ec>)
   109b6:	b2e9      	uxtb	r1, r5
   109b8:	485a      	ldr	r0, [pc, #360]	; (10b24 <main+0x4d8>)
   109ba:	47b0      	blx	r6
   109bc:	3501      	adds	r5, #1
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
   109be:	2d08      	cmp	r5, #8
   109c0:	d1f9      	bne.n	109b6 <main+0x36a>
			grid_task_timer_reset(&grid_task_state);
   109c2:	4858      	ldr	r0, [pc, #352]	; (10b24 <main+0x4d8>)
   109c4:	4b5d      	ldr	r3, [pc, #372]	; (10b3c <main+0x4f0>)
   109c6:	4798      	blx	r3
			loopwarp = 0;
   109c8:	9404      	str	r4, [sp, #16]
			loopcounter = 0;
   109ca:	9406      	str	r4, [sp, #24]
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
   109cc:	2102      	movs	r1, #2
   109ce:	4855      	ldr	r0, [pc, #340]	; (10b24 <main+0x4d8>)
   109d0:	47c8      	blx	r9
		uint8_t midi_rx_buffer[10] = {0};
   109d2:	940d      	str	r4, [sp, #52]	; 0x34
   109d4:	940e      	str	r4, [sp, #56]	; 0x38
   109d6:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
		grid_midi_tx_pop();
   109da:	4b59      	ldr	r3, [pc, #356]	; (10b40 <main+0x4f4>)
   109dc:	4798      	blx	r3
		audiodf_midi_read(midi_rx_buffer,4);
   109de:	2104      	movs	r1, #4
   109e0:	a80d      	add	r0, sp, #52	; 0x34
   109e2:	4b58      	ldr	r3, [pc, #352]	; (10b44 <main+0x4f8>)
   109e4:	4798      	blx	r3
		cdcdf_acm_read(GRID_PORT_H.rx_double_buffer, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);			
   109e6:	4d58      	ldr	r5, [pc, #352]	; (10b48 <main+0x4fc>)
   109e8:	f44f 7100 	mov.w	r1, #512	; 0x200
   109ec:	4628      	mov	r0, r5
   109ee:	4b57      	ldr	r3, [pc, #348]	; (10b4c <main+0x500>)
   109f0:	4798      	blx	r3
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
   109f2:	4628      	mov	r0, r5
   109f4:	4b56      	ldr	r3, [pc, #344]	; (10b50 <main+0x504>)
   109f6:	4798      	blx	r3
		if (usblength){	
   109f8:	b283      	uxth	r3, r0
   109fa:	2b00      	cmp	r3, #0
   109fc:	f47f ae94 	bne.w	10728 <main+0xdc>
		if (GRID_PORT_U.rx_double_buffer_status == 0){
   10a00:	f8da 3020 	ldr.w	r3, [sl, #32]
   10a04:	2b00      	cmp	r3, #0
   10a06:	f43f aea8 	beq.w	1075a <main+0x10e>
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
   10a0a:	4952      	ldr	r1, [pc, #328]	; (10b54 <main+0x508>)
   10a0c:	4852      	ldr	r0, [pc, #328]	; (10b58 <main+0x50c>)
   10a0e:	4b53      	ldr	r3, [pc, #332]	; (10b5c <main+0x510>)
   10a10:	4798      	blx	r3
   10a12:	2800      	cmp	r0, #0
   10a14:	f47f aead 	bne.w	10772 <main+0x126>
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
   10a18:	f8da 3020 	ldr.w	r3, [sl, #32]
		if (nvmlength){
   10a1c:	2b00      	cmp	r3, #0
   10a1e:	f47f aead 	bne.w	1077c <main+0x130>
			for(uint32_t i=0; i<usblength; i++){
   10a22:	2300      	movs	r3, #0
			GRID_PORT_U.rx_double_buffer[i] = 0;
   10a24:	f241 31b4 	movw	r1, #5044	; 0x13b4
   10a28:	eb0a 0203 	add.w	r2, sl, r3
   10a2c:	5454      	strb	r4, [r2, r1]
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
   10a2e:	3301      	adds	r3, #1
   10a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   10a34:	d1f8      	bne.n	10a28 <main+0x3dc>
		grid_port_receive_task(&GRID_PORT_N);
   10a36:	f8df 8164 	ldr.w	r8, [pc, #356]	; 10b9c <main+0x550>
   10a3a:	4640      	mov	r0, r8
   10a3c:	4d48      	ldr	r5, [pc, #288]	; (10b60 <main+0x514>)
   10a3e:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_E);
   10a40:	4f48      	ldr	r7, [pc, #288]	; (10b64 <main+0x518>)
   10a42:	4638      	mov	r0, r7
   10a44:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_S);
   10a46:	4e48      	ldr	r6, [pc, #288]	; (10b68 <main+0x51c>)
   10a48:	4630      	mov	r0, r6
   10a4a:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_W);							
   10a4c:	4847      	ldr	r0, [pc, #284]	; (10b6c <main+0x520>)
   10a4e:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_REPORT);
   10a50:	2103      	movs	r1, #3
   10a52:	4834      	ldr	r0, [pc, #208]	; (10b24 <main+0x4d8>)
   10a54:	47c8      	blx	r9
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
   10a56:	4650      	mov	r0, sl
   10a58:	4b45      	ldr	r3, [pc, #276]	; (10b70 <main+0x524>)
   10a5a:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_INBOUND);	
   10a5c:	2104      	movs	r1, #4
   10a5e:	4831      	ldr	r0, [pc, #196]	; (10b24 <main+0x4d8>)
   10a60:	47c8      	blx	r9
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
   10a62:	2101      	movs	r1, #1
   10a64:	4650      	mov	r0, sl
   10a66:	4d43      	ldr	r5, [pc, #268]	; (10b74 <main+0x528>)
   10a68:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_N, 0);		
   10a6a:	4621      	mov	r1, r4
   10a6c:	4640      	mov	r0, r8
   10a6e:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_E, 0);		
   10a70:	4621      	mov	r1, r4
   10a72:	4638      	mov	r0, r7
   10a74:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_S, 0);
   10a76:	4621      	mov	r1, r4
   10a78:	4630      	mov	r0, r6
   10a7a:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_W, 0);
   10a7c:	4621      	mov	r1, r4
   10a7e:	483b      	ldr	r0, [pc, #236]	; (10b6c <main+0x520>)
   10a80:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_H, 0);	// USB	
   10a82:	4621      	mov	r1, r4
   10a84:	4658      	mov	r0, fp
   10a86:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_OUTBOUND);
   10a88:	2105      	movs	r1, #5
   10a8a:	4826      	ldr	r0, [pc, #152]	; (10b24 <main+0x4d8>)
   10a8c:	47c8      	blx	r9
		grid_port_process_outbound_usart(&GRID_PORT_N);
   10a8e:	4640      	mov	r0, r8
   10a90:	4d39      	ldr	r5, [pc, #228]	; (10b78 <main+0x52c>)
   10a92:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_E);
   10a94:	4638      	mov	r0, r7
   10a96:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_S);
   10a98:	4630      	mov	r0, r6
   10a9a:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_W);
   10a9c:	4833      	ldr	r0, [pc, #204]	; (10b6c <main+0x520>)
   10a9e:	47a8      	blx	r5
		grid_port_process_outbound_usb(&GRID_PORT_H);
   10aa0:	4658      	mov	r0, fp
   10aa2:	4b36      	ldr	r3, [pc, #216]	; (10b7c <main+0x530>)
   10aa4:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
   10aa6:	4650      	mov	r0, sl
   10aa8:	4b35      	ldr	r3, [pc, #212]	; (10b80 <main+0x534>)
   10aaa:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
   10aac:	2107      	movs	r1, #7
   10aae:	481d      	ldr	r0, [pc, #116]	; (10b24 <main+0x4d8>)
   10ab0:	47c8      	blx	r9
		if (grid_sys_state.alert_state){
   10ab2:	4b1b      	ldr	r3, [pc, #108]	; (10b20 <main+0x4d4>)
   10ab4:	895b      	ldrh	r3, [r3, #10]
   10ab6:	b29b      	uxth	r3, r3
   10ab8:	2b00      	cmp	r3, #0
   10aba:	f47f ae6b 	bne.w	10794 <main+0x148>
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
   10abe:	2106      	movs	r1, #6
   10ac0:	4818      	ldr	r0, [pc, #96]	; (10b24 <main+0x4d8>)
   10ac2:	47c8      	blx	r9
		grid_led_tick(&grid_led_state);
   10ac4:	4d2f      	ldr	r5, [pc, #188]	; (10b84 <main+0x538>)
   10ac6:	4628      	mov	r0, r5
   10ac8:	4b2f      	ldr	r3, [pc, #188]	; (10b88 <main+0x53c>)
   10aca:	4798      	blx	r3
			grid_led_lowlevel_render_all(&grid_led_state);	
   10acc:	4628      	mov	r0, r5
   10ace:	4b2f      	ldr	r3, [pc, #188]	; (10b8c <main+0x540>)
   10ad0:	4798      	blx	r3
			grid_led_lowlevel_hardware_start_transfer(&grid_led_state);
   10ad2:	4628      	mov	r0, r5
   10ad4:	4b2e      	ldr	r3, [pc, #184]	; (10b90 <main+0x544>)
   10ad6:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_IDLE);
   10ad8:	4621      	mov	r1, r4
   10ada:	4812      	ldr	r0, [pc, #72]	; (10b24 <main+0x4d8>)
   10adc:	47c8      	blx	r9
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
   10ade:	9d03      	ldr	r5, [sp, #12]
   10ae0:	4629      	mov	r1, r5
   10ae2:	480f      	ldr	r0, [pc, #60]	; (10b20 <main+0x4d4>)
   10ae4:	4b2b      	ldr	r3, [pc, #172]	; (10b94 <main+0x548>)
   10ae6:	4798      	blx	r3
		if (elapsed < RTC1MS){
   10ae8:	280f      	cmp	r0, #15
   10aea:	d814      	bhi.n	10b16 <main+0x4ca>
			if (loopwarp>5){
   10aec:	9904      	ldr	r1, [sp, #16]
   10aee:	2905      	cmp	r1, #5
   10af0:	d90e      	bls.n	10b10 <main+0x4c4>
				if (RTC1MS - elapsed > 0){
   10af2:	2810      	cmp	r0, #16
   10af4:	d00c      	beq.n	10b10 <main+0x4c4>
					if ((RTC1MS - elapsed)<loopwarp){				
   10af6:	f1c0 0310 	rsb	r3, r0, #16
   10afa:	4299      	cmp	r1, r3
   10afc:	f67f aebc 	bls.w	10878 <main+0x22c>
   10b00:	f1a1 0310 	sub.w	r3, r1, #16
						loopwarp-=(RTC1MS - elapsed);
   10b04:	4403      	add	r3, r0
   10b06:	9304      	str	r3, [sp, #16]
   10b08:	f1a5 0310 	sub.w	r3, r5, #16
						loopstart-=(RTC1MS - elapsed);
   10b0c:	4403      	add	r3, r0
   10b0e:	9303      	str	r3, [sp, #12]
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
   10b10:	4d20      	ldr	r5, [pc, #128]	; (10b94 <main+0x548>)
				delay_us(1);			
   10b12:	4e21      	ldr	r6, [pc, #132]	; (10b98 <main+0x54c>)
   10b14:	e71e      	b.n	10954 <main+0x308>
   10b16:	9b04      	ldr	r3, [sp, #16]
   10b18:	3b10      	subs	r3, #16
			loopwarp+= elapsed - RTC1MS;
   10b1a:	18c3      	adds	r3, r0, r3
   10b1c:	9304      	str	r3, [sp, #16]
   10b1e:	e71e      	b.n	1095e <main+0x312>
   10b20:	20007260 	.word	0x20007260
   10b24:	20007b78 	.word	0x20007b78
   10b28:	00009a8f 	.word	0x00009a8f
   10b2c:	cccccccd 	.word	0xcccccccd
   10b30:	00009b6d 	.word	0x00009b6d
   10b34:	20000ef4 	.word	0x20000ef4
   10b38:	00008ff7 	.word	0x00008ff7
   10b3c:	00008fe7 	.word	0x00008fe7
   10b40:	0000b96d 	.word	0x0000b96d
   10b44:	0001175d 	.word	0x0001175d
   10b48:	2000f2a0 	.word	0x2000f2a0
   10b4c:	00010f1d 	.word	0x00010f1d
   10b50:	00012de1 	.word	0x00012de1
   10b54:	20007254 	.word	0x20007254
   10b58:	20007310 	.word	0x20007310
   10b5c:	0000571b 	.word	0x0000571b
   10b60:	000061ad 	.word	0x000061ad
   10b64:	20010f38 	.word	0x20010f38
   10b68:	2000af9c 	.word	0x2000af9c
   10b6c:	20007b9c 	.word	0x20007b9c
   10b70:	0000a629 	.word	0x0000a629
   10b74:	000066d5 	.word	0x000066d5
   10b78:	000076c1 	.word	0x000076c1
   10b7c:	000068ad 	.word	0x000068ad
   10b80:	00006b05 	.word	0x00006b05
   10b84:	20013efc 	.word	0x20013efc
   10b88:	000077c5 	.word	0x000077c5
   10b8c:	00007c71 	.word	0x00007c71
   10b90:	00007c95 	.word	0x00007c95
   10b94:	00009b71 	.word	0x00009b71
   10b98:	0000bc39 	.word	0x0000bc39
   10b9c:	200013a8 	.word	0x200013a8

00010ba0 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
   10ba0:	b940      	cbnz	r0, 10bb4 <_read+0x14>
{
   10ba2:	b508      	push	{r3, lr}
   10ba4:	460b      	mov	r3, r1
   10ba6:	4611      	mov	r1, r2
   10ba8:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
   10baa:	4b04      	ldr	r3, [pc, #16]	; (10bbc <_read+0x1c>)
   10bac:	4798      	blx	r3
   10bae:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   10bb2:	bd08      	pop	{r3, pc}
		return -1;
   10bb4:	f04f 30ff 	mov.w	r0, #4294967295
   10bb8:	4770      	bx	lr
   10bba:	bf00      	nop
   10bbc:	00010c11 	.word	0x00010c11

00010bc0 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
   10bc0:	3801      	subs	r0, #1
   10bc2:	2802      	cmp	r0, #2
   10bc4:	d808      	bhi.n	10bd8 <_write+0x18>
{
   10bc6:	b508      	push	{r3, lr}
   10bc8:	460b      	mov	r3, r1
   10bca:	4611      	mov	r1, r2
   10bcc:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
   10bce:	4b04      	ldr	r3, [pc, #16]	; (10be0 <_write+0x20>)
   10bd0:	4798      	blx	r3
   10bd2:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   10bd6:	bd08      	pop	{r3, pc}
		return -1;
   10bd8:	f04f 30ff 	mov.w	r0, #4294967295
   10bdc:	4770      	bx	lr
   10bde:	bf00      	nop
   10be0:	00010c35 	.word	0x00010c35

00010be4 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
   10be4:	b570      	push	{r4, r5, r6, lr}
   10be6:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
   10be8:	4d06      	ldr	r5, [pc, #24]	; (10c04 <stdio_io_init+0x20>)
   10bea:	682b      	ldr	r3, [r5, #0]
   10bec:	2100      	movs	r1, #0
   10bee:	6898      	ldr	r0, [r3, #8]
   10bf0:	4c05      	ldr	r4, [pc, #20]	; (10c08 <stdio_io_init+0x24>)
   10bf2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   10bf4:	682b      	ldr	r3, [r5, #0]
   10bf6:	2100      	movs	r1, #0
   10bf8:	6858      	ldr	r0, [r3, #4]
   10bfa:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
   10bfc:	4b03      	ldr	r3, [pc, #12]	; (10c0c <stdio_io_init+0x28>)
   10bfe:	601e      	str	r6, [r3, #0]
   10c00:	bd70      	pop	{r4, r5, r6, pc}
   10c02:	bf00      	nop
   10c04:	20000548 	.word	0x20000548
   10c08:	00012bc5 	.word	0x00012bc5
   10c0c:	20000f4c 	.word	0x20000f4c

00010c10 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
   10c10:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
   10c12:	4b06      	ldr	r3, [pc, #24]	; (10c2c <stdio_io_read+0x1c>)
   10c14:	681b      	ldr	r3, [r3, #0]
   10c16:	b133      	cbz	r3, 10c26 <stdio_io_read+0x16>
   10c18:	460a      	mov	r2, r1
   10c1a:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
   10c1c:	b292      	uxth	r2, r2
   10c1e:	4618      	mov	r0, r3
   10c20:	4b03      	ldr	r3, [pc, #12]	; (10c30 <stdio_io_read+0x20>)
   10c22:	4798      	blx	r3
   10c24:	bd08      	pop	{r3, pc}
		return 0;
   10c26:	2000      	movs	r0, #0
}
   10c28:	bd08      	pop	{r3, pc}
   10c2a:	bf00      	nop
   10c2c:	20000f4c 	.word	0x20000f4c
   10c30:	0000bed1 	.word	0x0000bed1

00010c34 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
   10c34:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
   10c36:	4b06      	ldr	r3, [pc, #24]	; (10c50 <stdio_io_write+0x1c>)
   10c38:	681b      	ldr	r3, [r3, #0]
   10c3a:	b133      	cbz	r3, 10c4a <stdio_io_write+0x16>
   10c3c:	460a      	mov	r2, r1
   10c3e:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
   10c40:	b292      	uxth	r2, r2
   10c42:	4618      	mov	r0, r3
   10c44:	4b03      	ldr	r3, [pc, #12]	; (10c54 <stdio_io_write+0x20>)
   10c46:	4798      	blx	r3
   10c48:	bd08      	pop	{r3, pc}
		return 0;
   10c4a:	2000      	movs	r0, #0
}
   10c4c:	bd08      	pop	{r3, pc}
   10c4e:	bf00      	nop
   10c50:	20000f4c 	.word	0x20000f4c
   10c54:	0000bec9 	.word	0x0000bec9

00010c58 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
   10c58:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
   10c5a:	4c04      	ldr	r4, [pc, #16]	; (10c6c <stdio_redirect_init+0x14>)
   10c5c:	4620      	mov	r0, r4
   10c5e:	4b04      	ldr	r3, [pc, #16]	; (10c70 <stdio_redirect_init+0x18>)
   10c60:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
   10c62:	4620      	mov	r0, r4
   10c64:	4b03      	ldr	r3, [pc, #12]	; (10c74 <stdio_redirect_init+0x1c>)
   10c66:	4798      	blx	r3
   10c68:	bd10      	pop	{r4, pc}
   10c6a:	bf00      	nop
   10c6c:	20001148 	.word	0x20001148
   10c70:	0000c65d 	.word	0x0000c65d
   10c74:	00010be5 	.word	0x00010be5

00010c78 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   10c78:	b5f0      	push	{r4, r5, r6, r7, lr}
   10c7a:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   10c7c:	780b      	ldrb	r3, [r1, #0]
   10c7e:	f3c3 1441 	ubfx	r4, r3, #5, #2
   10c82:	2c01      	cmp	r4, #1
   10c84:	d15e      	bne.n	10d44 <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
   10c86:	888c      	ldrh	r4, [r1, #4]
   10c88:	4d35      	ldr	r5, [pc, #212]	; (10d60 <cdcdf_acm_req+0xe8>)
   10c8a:	782d      	ldrb	r5, [r5, #0]
   10c8c:	42a5      	cmp	r5, r4
   10c8e:	d003      	beq.n	10c98 <cdcdf_acm_req+0x20>
   10c90:	4d33      	ldr	r5, [pc, #204]	; (10d60 <cdcdf_acm_req+0xe8>)
   10c92:	786d      	ldrb	r5, [r5, #1]
   10c94:	42a5      	cmp	r5, r4
   10c96:	d158      	bne.n	10d4a <cdcdf_acm_req+0xd2>
   10c98:	4616      	mov	r6, r2
   10c9a:	460c      	mov	r4, r1
   10c9c:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
   10c9e:	f013 0f80 	tst.w	r3, #128	; 0x80
   10ca2:	d10c      	bne.n	10cbe <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
   10ca4:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
   10ca6:	4b2f      	ldr	r3, [pc, #188]	; (10d64 <cdcdf_acm_req+0xec>)
   10ca8:	4798      	blx	r3
   10caa:	4601      	mov	r1, r0
	switch (req->bRequest) {
   10cac:	7863      	ldrb	r3, [r4, #1]
   10cae:	2b20      	cmp	r3, #32
   10cb0:	d013      	beq.n	10cda <cdcdf_acm_req+0x62>
   10cb2:	2b22      	cmp	r3, #34	; 0x22
   10cb4:	d032      	beq.n	10d1c <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
   10cb6:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
   10cba:	b003      	add	sp, #12
   10cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
   10cbe:	2a01      	cmp	r2, #1
   10cc0:	d046      	beq.n	10d50 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
   10cc2:	784b      	ldrb	r3, [r1, #1]
   10cc4:	2b21      	cmp	r3, #33	; 0x21
   10cc6:	d145      	bne.n	10d54 <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
   10cc8:	88cb      	ldrh	r3, [r1, #6]
   10cca:	2b07      	cmp	r3, #7
   10ccc:	d145      	bne.n	10d5a <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
   10cce:	2300      	movs	r3, #0
   10cd0:	2207      	movs	r2, #7
   10cd2:	4925      	ldr	r1, [pc, #148]	; (10d68 <cdcdf_acm_req+0xf0>)
   10cd4:	4c25      	ldr	r4, [pc, #148]	; (10d6c <cdcdf_acm_req+0xf4>)
   10cd6:	47a0      	blx	r4
   10cd8:	e7ef      	b.n	10cba <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
   10cda:	2f07      	cmp	r7, #7
   10cdc:	d12b      	bne.n	10d36 <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
   10cde:	b1be      	cbz	r6, 10d10 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
   10ce0:	6800      	ldr	r0, [r0, #0]
   10ce2:	9000      	str	r0, [sp, #0]
   10ce4:	888a      	ldrh	r2, [r1, #4]
   10ce6:	798b      	ldrb	r3, [r1, #6]
   10ce8:	f8ad 2004 	strh.w	r2, [sp, #4]
   10cec:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
   10cf0:	4b1b      	ldr	r3, [pc, #108]	; (10d60 <cdcdf_acm_req+0xe8>)
   10cf2:	691b      	ldr	r3, [r3, #16]
   10cf4:	b113      	cbz	r3, 10cfc <cdcdf_acm_req+0x84>
   10cf6:	4668      	mov	r0, sp
   10cf8:	4798      	blx	r3
   10cfa:	b1f8      	cbz	r0, 10d3c <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
   10cfc:	4b18      	ldr	r3, [pc, #96]	; (10d60 <cdcdf_acm_req+0xe8>)
   10cfe:	aa02      	add	r2, sp, #8
   10d00:	e912 0003 	ldmdb	r2, {r0, r1}
   10d04:	6098      	str	r0, [r3, #8]
   10d06:	8199      	strh	r1, [r3, #12]
   10d08:	0c09      	lsrs	r1, r1, #16
   10d0a:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
   10d0c:	2000      	movs	r0, #0
   10d0e:	e7d4      	b.n	10cba <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
   10d10:	2300      	movs	r3, #0
   10d12:	2207      	movs	r2, #7
   10d14:	4628      	mov	r0, r5
   10d16:	4c15      	ldr	r4, [pc, #84]	; (10d6c <cdcdf_acm_req+0xf4>)
   10d18:	47a0      	blx	r4
   10d1a:	e7ce      	b.n	10cba <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
   10d1c:	2300      	movs	r3, #0
   10d1e:	461a      	mov	r2, r3
   10d20:	4619      	mov	r1, r3
   10d22:	4618      	mov	r0, r3
   10d24:	4d11      	ldr	r5, [pc, #68]	; (10d6c <cdcdf_acm_req+0xf4>)
   10d26:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
   10d28:	4b0d      	ldr	r3, [pc, #52]	; (10d60 <cdcdf_acm_req+0xe8>)
   10d2a:	695b      	ldr	r3, [r3, #20]
   10d2c:	b143      	cbz	r3, 10d40 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
   10d2e:	8860      	ldrh	r0, [r4, #2]
   10d30:	4798      	blx	r3
		return ERR_NONE;
   10d32:	2000      	movs	r0, #0
   10d34:	e7c1      	b.n	10cba <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
   10d36:	f04f 30ff 	mov.w	r0, #4294967295
   10d3a:	e7be      	b.n	10cba <cdcdf_acm_req+0x42>
			return ERR_NONE;
   10d3c:	2000      	movs	r0, #0
   10d3e:	e7bc      	b.n	10cba <cdcdf_acm_req+0x42>
		return ERR_NONE;
   10d40:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
   10d42:	e7ba      	b.n	10cba <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
   10d44:	f06f 0009 	mvn.w	r0, #9
   10d48:	e7b7      	b.n	10cba <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
   10d4a:	f06f 0009 	mvn.w	r0, #9
   10d4e:	e7b4      	b.n	10cba <cdcdf_acm_req+0x42>
		return ERR_NONE;
   10d50:	2000      	movs	r0, #0
   10d52:	e7b2      	b.n	10cba <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
   10d54:	f06f 000c 	mvn.w	r0, #12
   10d58:	e7af      	b.n	10cba <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
   10d5a:	f04f 30ff 	mov.w	r0, #4294967295
   10d5e:	e7ac      	b.n	10cba <cdcdf_acm_req+0x42>
   10d60:	20000f50 	.word	0x20000f50
   10d64:	00011e55 	.word	0x00011e55
   10d68:	20000f58 	.word	0x20000f58
   10d6c:	00011949 	.word	0x00011949

00010d70 <cdcdf_acm_ctrl>:
{
   10d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d74:	b083      	sub	sp, #12
   10d76:	4616      	mov	r6, r2
	switch (ctrl) {
   10d78:	2901      	cmp	r1, #1
   10d7a:	d066      	beq.n	10e4a <cdcdf_acm_ctrl+0xda>
   10d7c:	b141      	cbz	r1, 10d90 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
   10d7e:	2902      	cmp	r1, #2
   10d80:	bf0c      	ite	eq
   10d82:	f06f 001a 	mvneq.w	r0, #26
   10d86:	f06f 000c 	mvnne.w	r0, #12
}
   10d8a:	b003      	add	sp, #12
   10d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
   10d90:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
   10d94:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
   10d96:	2800      	cmp	r0, #0
   10d98:	f000 8085 	beq.w	10ea6 <cdcdf_acm_ctrl+0x136>
   10d9c:	f10a 3bff 	add.w	fp, sl, #4294967295
   10da0:	f10a 0301 	add.w	r3, sl, #1
   10da4:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   10da6:	4f46      	ldr	r7, [pc, #280]	; (10ec0 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
   10da8:	f8df 9124 	ldr.w	r9, [pc, #292]	; 10ed0 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   10dac:	f8df 8124 	ldr.w	r8, [pc, #292]	; 10ed4 <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
   10db0:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
   10db2:	7943      	ldrb	r3, [r0, #5]
   10db4:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
   10db8:	2b02      	cmp	r3, #2
   10dba:	d002      	beq.n	10dc2 <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
   10dbc:	f06f 0009 	mvn.w	r0, #9
   10dc0:	e7e3      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
   10dc2:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
   10dc6:	f89b 3000 	ldrb.w	r3, [fp]
   10dca:	429a      	cmp	r2, r3
   10dcc:	d06e      	beq.n	10eac <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
   10dce:	2bff      	cmp	r3, #255	; 0xff
   10dd0:	d16f      	bne.n	10eb2 <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
   10dd2:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
   10dd6:	2205      	movs	r2, #5
   10dd8:	6871      	ldr	r1, [r6, #4]
   10dda:	4b3a      	ldr	r3, [pc, #232]	; (10ec4 <cdcdf_acm_ctrl+0x154>)
   10ddc:	4798      	blx	r3
		while (NULL != ep) {
   10dde:	4604      	mov	r4, r0
   10de0:	b1f8      	cbz	r0, 10e22 <cdcdf_acm_ctrl+0xb2>
   10de2:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
   10de6:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
   10de8:	7963      	ldrb	r3, [r4, #5]
   10dea:	7922      	ldrb	r2, [r4, #4]
   10dec:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   10df0:	b292      	uxth	r2, r2
   10df2:	78e1      	ldrb	r1, [r4, #3]
   10df4:	4628      	mov	r0, r5
   10df6:	47b8      	blx	r7
   10df8:	2800      	cmp	r0, #0
   10dfa:	d15d      	bne.n	10eb8 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   10dfc:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
   10e00:	bf14      	ite	ne
   10e02:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
   10e06:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
   10e0a:	4628      	mov	r0, r5
   10e0c:	47c8      	blx	r9
			desc->sod = ep;
   10e0e:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
   10e10:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   10e12:	6871      	ldr	r1, [r6, #4]
   10e14:	4420      	add	r0, r4
   10e16:	47c0      	blx	r8
		while (NULL != ep) {
   10e18:	4604      	mov	r4, r0
   10e1a:	2800      	cmp	r0, #0
   10e1c:	d1e3      	bne.n	10de6 <cdcdf_acm_ctrl+0x76>
   10e1e:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
   10e22:	6833      	ldr	r3, [r6, #0]
   10e24:	7818      	ldrb	r0, [r3, #0]
   10e26:	2204      	movs	r2, #4
   10e28:	6871      	ldr	r1, [r6, #4]
   10e2a:	4418      	add	r0, r3
   10e2c:	4b25      	ldr	r3, [pc, #148]	; (10ec4 <cdcdf_acm_ctrl+0x154>)
   10e2e:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
   10e30:	9b00      	ldr	r3, [sp, #0]
   10e32:	459b      	cmp	fp, r3
   10e34:	d004      	beq.n	10e40 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
   10e36:	2800      	cmp	r0, #0
   10e38:	d1ba      	bne.n	10db0 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
   10e3a:	f06f 0009 	mvn.w	r0, #9
   10e3e:	e7a4      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
   10e40:	2201      	movs	r2, #1
   10e42:	4b21      	ldr	r3, [pc, #132]	; (10ec8 <cdcdf_acm_ctrl+0x158>)
   10e44:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
   10e46:	2000      	movs	r0, #0
   10e48:	e79f      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
   10e4a:	6884      	ldr	r4, [r0, #8]
	if (desc) {
   10e4c:	b142      	cbz	r2, 10e60 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
   10e4e:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
   10e50:	795b      	ldrb	r3, [r3, #5]
   10e52:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
   10e56:	2b02      	cmp	r3, #2
   10e58:	d002      	beq.n	10e60 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
   10e5a:	f06f 0009 	mvn.w	r0, #9
   10e5e:	e794      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
   10e60:	7823      	ldrb	r3, [r4, #0]
   10e62:	2bff      	cmp	r3, #255	; 0xff
   10e64:	d008      	beq.n	10e78 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
   10e66:	23ff      	movs	r3, #255	; 0xff
   10e68:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
   10e6a:	78a0      	ldrb	r0, [r4, #2]
   10e6c:	4298      	cmp	r0, r3
   10e6e:	d003      	beq.n	10e78 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
   10e70:	4b16      	ldr	r3, [pc, #88]	; (10ecc <cdcdf_acm_ctrl+0x15c>)
   10e72:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
   10e74:	23ff      	movs	r3, #255	; 0xff
   10e76:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
   10e78:	7863      	ldrb	r3, [r4, #1]
   10e7a:	2bff      	cmp	r3, #255	; 0xff
   10e7c:	d008      	beq.n	10e90 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
   10e7e:	23ff      	movs	r3, #255	; 0xff
   10e80:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
   10e82:	78e0      	ldrb	r0, [r4, #3]
   10e84:	4298      	cmp	r0, r3
   10e86:	d003      	beq.n	10e90 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
   10e88:	4b10      	ldr	r3, [pc, #64]	; (10ecc <cdcdf_acm_ctrl+0x15c>)
   10e8a:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
   10e8c:	23ff      	movs	r3, #255	; 0xff
   10e8e:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
   10e90:	7920      	ldrb	r0, [r4, #4]
   10e92:	28ff      	cmp	r0, #255	; 0xff
   10e94:	d003      	beq.n	10e9e <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
   10e96:	4b0d      	ldr	r3, [pc, #52]	; (10ecc <cdcdf_acm_ctrl+0x15c>)
   10e98:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
   10e9a:	23ff      	movs	r3, #255	; 0xff
   10e9c:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
   10e9e:	2000      	movs	r0, #0
   10ea0:	4b09      	ldr	r3, [pc, #36]	; (10ec8 <cdcdf_acm_ctrl+0x158>)
   10ea2:	7158      	strb	r0, [r3, #5]
   10ea4:	e771      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
   10ea6:	f06f 0009 	mvn.w	r0, #9
   10eaa:	e76e      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
   10eac:	f06f 0011 	mvn.w	r0, #17
   10eb0:	e76b      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
   10eb2:	f06f 001b 	mvn.w	r0, #27
   10eb6:	e768      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
   10eb8:	f06f 0013 	mvn.w	r0, #19
   10ebc:	e765      	b.n	10d8a <cdcdf_acm_ctrl+0x1a>
   10ebe:	bf00      	nop
   10ec0:	0000c965 	.word	0x0000c965
   10ec4:	00011e75 	.word	0x00011e75
   10ec8:	20000f50 	.word	0x20000f50
   10ecc:	0000c9cd 	.word	0x0000c9cd
   10ed0:	0000c9f9 	.word	0x0000c9f9
   10ed4:	00011eaf 	.word	0x00011eaf

00010ed8 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
   10ed8:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
   10eda:	4b0a      	ldr	r3, [pc, #40]	; (10f04 <cdcdf_acm_init+0x2c>)
   10edc:	4798      	blx	r3
   10ede:	2801      	cmp	r0, #1
   10ee0:	d80c      	bhi.n	10efc <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
   10ee2:	4809      	ldr	r0, [pc, #36]	; (10f08 <cdcdf_acm_init+0x30>)
   10ee4:	4b09      	ldr	r3, [pc, #36]	; (10f0c <cdcdf_acm_init+0x34>)
   10ee6:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
   10ee8:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
   10eea:	3018      	adds	r0, #24
   10eec:	4b08      	ldr	r3, [pc, #32]	; (10f10 <cdcdf_acm_init+0x38>)
   10eee:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
   10ef0:	4908      	ldr	r1, [pc, #32]	; (10f14 <cdcdf_acm_init+0x3c>)
   10ef2:	2001      	movs	r0, #1
   10ef4:	4b08      	ldr	r3, [pc, #32]	; (10f18 <cdcdf_acm_init+0x40>)
   10ef6:	4798      	blx	r3
	return ERR_NONE;
   10ef8:	2000      	movs	r0, #0
   10efa:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   10efc:	f06f 0010 	mvn.w	r0, #16
}
   10f00:	bd08      	pop	{r3, pc}
   10f02:	bf00      	nop
   10f04:	00011e61 	.word	0x00011e61
   10f08:	20000f50 	.word	0x20000f50
   10f0c:	00010d71 	.word	0x00010d71
   10f10:	00011e01 	.word	0x00011e01
   10f14:	20000388 	.word	0x20000388
   10f18:	00011d85 	.word	0x00011d85

00010f1c <cdcdf_acm_read>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
   10f1c:	4b07      	ldr	r3, [pc, #28]	; (10f3c <cdcdf_acm_read+0x20>)
	if (!cdcdf_acm_is_enabled()) {
   10f1e:	795b      	ldrb	r3, [r3, #5]
   10f20:	b143      	cbz	r3, 10f34 <cdcdf_acm_read+0x18>
{
   10f22:	b510      	push	{r4, lr}
   10f24:	460a      	mov	r2, r1
   10f26:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
   10f28:	2300      	movs	r3, #0
   10f2a:	4804      	ldr	r0, [pc, #16]	; (10f3c <cdcdf_acm_read+0x20>)
   10f2c:	7900      	ldrb	r0, [r0, #4]
   10f2e:	4c04      	ldr	r4, [pc, #16]	; (10f40 <cdcdf_acm_read+0x24>)
   10f30:	47a0      	blx	r4
   10f32:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
   10f34:	f06f 0010 	mvn.w	r0, #16
   10f38:	4770      	bx	lr
   10f3a:	bf00      	nop
   10f3c:	20000f50 	.word	0x20000f50
   10f40:	00011949 	.word	0x00011949

00010f44 <cdcdf_acm_write>:
	return _cdcdf_acm_funcd.enabled;
   10f44:	4b07      	ldr	r3, [pc, #28]	; (10f64 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
   10f46:	795b      	ldrb	r3, [r3, #5]
   10f48:	b143      	cbz	r3, 10f5c <cdcdf_acm_write+0x18>
{
   10f4a:	b510      	push	{r4, lr}
   10f4c:	460a      	mov	r2, r1
   10f4e:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
   10f50:	2301      	movs	r3, #1
   10f52:	4804      	ldr	r0, [pc, #16]	; (10f64 <cdcdf_acm_write+0x20>)
   10f54:	78c0      	ldrb	r0, [r0, #3]
   10f56:	4c04      	ldr	r4, [pc, #16]	; (10f68 <cdcdf_acm_write+0x24>)
   10f58:	47a0      	blx	r4
   10f5a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
   10f5c:	f06f 0010 	mvn.w	r0, #16
   10f60:	4770      	bx	lr
   10f62:	bf00      	nop
   10f64:	20000f50 	.word	0x20000f50
   10f68:	00011949 	.word	0x00011949

00010f6c <cdcdf_acm_register_callback>:
{
   10f6c:	b508      	push	{r3, lr}
	switch (cb_type) {
   10f6e:	2803      	cmp	r0, #3
   10f70:	d81b      	bhi.n	10faa <cdcdf_acm_register_callback+0x3e>
   10f72:	e8df f000 	tbb	[pc, r0]
   10f76:	0a02      	.short	0x0a02
   10f78:	1612      	.short	0x1612
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
   10f7a:	460a      	mov	r2, r1
   10f7c:	2102      	movs	r1, #2
   10f7e:	4b0c      	ldr	r3, [pc, #48]	; (10fb0 <cdcdf_acm_register_callback+0x44>)
   10f80:	7918      	ldrb	r0, [r3, #4]
   10f82:	4b0c      	ldr	r3, [pc, #48]	; (10fb4 <cdcdf_acm_register_callback+0x48>)
   10f84:	4798      	blx	r3
	return ERR_NONE;
   10f86:	2000      	movs	r0, #0
		break;
   10f88:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
   10f8a:	460a      	mov	r2, r1
   10f8c:	2102      	movs	r1, #2
   10f8e:	4b08      	ldr	r3, [pc, #32]	; (10fb0 <cdcdf_acm_register_callback+0x44>)
   10f90:	78d8      	ldrb	r0, [r3, #3]
   10f92:	4b08      	ldr	r3, [pc, #32]	; (10fb4 <cdcdf_acm_register_callback+0x48>)
   10f94:	4798      	blx	r3
	return ERR_NONE;
   10f96:	2000      	movs	r0, #0
		break;
   10f98:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
   10f9a:	4b05      	ldr	r3, [pc, #20]	; (10fb0 <cdcdf_acm_register_callback+0x44>)
   10f9c:	6119      	str	r1, [r3, #16]
	return ERR_NONE;
   10f9e:	2000      	movs	r0, #0
		break;
   10fa0:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
   10fa2:	4b03      	ldr	r3, [pc, #12]	; (10fb0 <cdcdf_acm_register_callback+0x44>)
   10fa4:	6159      	str	r1, [r3, #20]
	return ERR_NONE;
   10fa6:	2000      	movs	r0, #0
		break;
   10fa8:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
   10faa:	f06f 000c 	mvn.w	r0, #12
}
   10fae:	bd08      	pop	{r3, pc}
   10fb0:	20000f50 	.word	0x20000f50
   10fb4:	0000cc45 	.word	0x0000cc45

00010fb8 <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   10fb8:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
   10fba:	780b      	ldrb	r3, [r1, #0]
   10fbc:	2b81      	cmp	r3, #129	; 0x81
   10fbe:	d010      	beq.n	10fe2 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   10fc0:	f3c3 1341 	ubfx	r3, r3, #5, #2
   10fc4:	2b01      	cmp	r3, #1
   10fc6:	d13f      	bne.n	11048 <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
   10fc8:	888a      	ldrh	r2, [r1, #4]
   10fca:	4b22      	ldr	r3, [pc, #136]	; (11054 <hid_keyboard_req+0x9c>)
   10fcc:	7b1b      	ldrb	r3, [r3, #12]
   10fce:	429a      	cmp	r2, r3
   10fd0:	d13d      	bne.n	1104e <hid_keyboard_req+0x96>
			switch (req->bRequest) {
   10fd2:	784b      	ldrb	r3, [r1, #1]
   10fd4:	2b03      	cmp	r3, #3
   10fd6:	d028      	beq.n	1102a <hid_keyboard_req+0x72>
   10fd8:	2b0b      	cmp	r3, #11
   10fda:	d02c      	beq.n	11036 <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
   10fdc:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
   10fe0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
   10fe2:	784b      	ldrb	r3, [r1, #1]
   10fe4:	2b06      	cmp	r3, #6
   10fe6:	d002      	beq.n	10fee <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
   10fe8:	f06f 0009 	mvn.w	r0, #9
   10fec:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
   10fee:	888a      	ldrh	r2, [r1, #4]
   10ff0:	4b18      	ldr	r3, [pc, #96]	; (11054 <hid_keyboard_req+0x9c>)
   10ff2:	7b1b      	ldrb	r3, [r3, #12]
   10ff4:	429a      	cmp	r2, r3
   10ff6:	d002      	beq.n	10ffe <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
   10ff8:	f06f 0009 	mvn.w	r0, #9
   10ffc:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
   10ffe:	884b      	ldrh	r3, [r1, #2]
   11000:	0a1b      	lsrs	r3, r3, #8
   11002:	2b21      	cmp	r3, #33	; 0x21
   11004:	d004      	beq.n	11010 <hid_keyboard_req+0x58>
   11006:	2b22      	cmp	r3, #34	; 0x22
   11008:	d009      	beq.n	1101e <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
   1100a:	f06f 000c 	mvn.w	r0, #12
   1100e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
   11010:	4b10      	ldr	r3, [pc, #64]	; (11054 <hid_keyboard_req+0x9c>)
   11012:	6819      	ldr	r1, [r3, #0]
   11014:	2300      	movs	r3, #0
   11016:	780a      	ldrb	r2, [r1, #0]
   11018:	4c0f      	ldr	r4, [pc, #60]	; (11058 <hid_keyboard_req+0xa0>)
   1101a:	47a0      	blx	r4
   1101c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
   1101e:	2300      	movs	r3, #0
   11020:	223b      	movs	r2, #59	; 0x3b
   11022:	490e      	ldr	r1, [pc, #56]	; (1105c <hid_keyboard_req+0xa4>)
   11024:	4c0c      	ldr	r4, [pc, #48]	; (11058 <hid_keyboard_req+0xa0>)
   11026:	47a0      	blx	r4
   11028:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
   1102a:	2300      	movs	r3, #0
   1102c:	2201      	movs	r2, #1
   1102e:	490c      	ldr	r1, [pc, #48]	; (11060 <hid_keyboard_req+0xa8>)
   11030:	4c09      	ldr	r4, [pc, #36]	; (11058 <hid_keyboard_req+0xa0>)
   11032:	47a0      	blx	r4
   11034:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
   11036:	884a      	ldrh	r2, [r1, #2]
   11038:	4b06      	ldr	r3, [pc, #24]	; (11054 <hid_keyboard_req+0x9c>)
   1103a:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
   1103c:	2300      	movs	r3, #0
   1103e:	461a      	mov	r2, r3
   11040:	4619      	mov	r1, r3
   11042:	4c05      	ldr	r4, [pc, #20]	; (11058 <hid_keyboard_req+0xa0>)
   11044:	47a0      	blx	r4
   11046:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   11048:	f06f 0009 	mvn.w	r0, #9
   1104c:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   1104e:	f06f 0009 	mvn.w	r0, #9
   11052:	bd10      	pop	{r4, pc}
   11054:	20000f74 	.word	0x20000f74
   11058:	00011949 	.word	0x00011949
   1105c:	00014870 	.word	0x00014870
   11060:	20000f83 	.word	0x20000f83

00011064 <hid_keyboard_ctrl>:
{
   11064:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11068:	4614      	mov	r4, r2
	switch (ctrl) {
   1106a:	2901      	cmp	r1, #1
   1106c:	d050      	beq.n	11110 <hid_keyboard_ctrl+0xac>
   1106e:	b141      	cbz	r1, 11082 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
   11070:	2902      	cmp	r1, #2
   11072:	bf0c      	ite	eq
   11074:	f06f 051a 	mvneq.w	r5, #26
   11078:	f06f 050c 	mvnne.w	r5, #12
}
   1107c:	4628      	mov	r0, r5
   1107e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
   11082:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
   11086:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
   11088:	2b00      	cmp	r3, #0
   1108a:	d05e      	beq.n	1114a <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
   1108c:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
   1108e:	795b      	ldrb	r3, [r3, #5]
   11090:	2b03      	cmp	r3, #3
   11092:	d15d      	bne.n	11150 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
   11094:	f898 300c 	ldrb.w	r3, [r8, #12]
   11098:	429a      	cmp	r2, r3
   1109a:	d05c      	beq.n	11156 <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
   1109c:	2bff      	cmp	r3, #255	; 0xff
   1109e:	d15d      	bne.n	1115c <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
   110a0:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
   110a4:	6823      	ldr	r3, [r4, #0]
   110a6:	7818      	ldrb	r0, [r3, #0]
   110a8:	2221      	movs	r2, #33	; 0x21
   110aa:	6861      	ldr	r1, [r4, #4]
   110ac:	4418      	add	r0, r3
   110ae:	4b31      	ldr	r3, [pc, #196]	; (11174 <hid_keyboard_ctrl+0x110>)
   110b0:	4798      	blx	r3
   110b2:	4b31      	ldr	r3, [pc, #196]	; (11178 <hid_keyboard_ctrl+0x114>)
   110b4:	6018      	str	r0, [r3, #0]
   110b6:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   110b8:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 11180 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   110bc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 11184 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
   110c0:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 11188 <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   110c4:	6823      	ldr	r3, [r4, #0]
   110c6:	7818      	ldrb	r0, [r3, #0]
   110c8:	6861      	ldr	r1, [r4, #4]
   110ca:	4418      	add	r0, r3
   110cc:	47c8      	blx	r9
		desc->sod = ep;
   110ce:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
   110d0:	2800      	cmp	r0, #0
   110d2:	d046      	beq.n	11162 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
   110d4:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
   110d6:	7943      	ldrb	r3, [r0, #5]
   110d8:	7902      	ldrb	r2, [r0, #4]
   110da:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   110de:	b292      	uxth	r2, r2
   110e0:	78c1      	ldrb	r1, [r0, #3]
   110e2:	4638      	mov	r0, r7
   110e4:	47d0      	blx	sl
   110e6:	4605      	mov	r5, r0
   110e8:	2800      	cmp	r0, #0
   110ea:	d13d      	bne.n	11168 <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   110ec:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
   110f0:	bf14      	ite	ne
   110f2:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
   110f6:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
   110fa:	4638      	mov	r0, r7
   110fc:	47d8      	blx	fp
   110fe:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
   11100:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
   11104:	d1de      	bne.n	110c4 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
   11106:	4b1c      	ldr	r3, [pc, #112]	; (11178 <hid_keyboard_ctrl+0x114>)
   11108:	2201      	movs	r2, #1
   1110a:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
   1110c:	741a      	strb	r2, [r3, #16]
   1110e:	e7b5      	b.n	1107c <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
   11110:	6885      	ldr	r5, [r0, #8]
	if (desc) {
   11112:	b11a      	cbz	r2, 1111c <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
   11114:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
   11116:	795b      	ldrb	r3, [r3, #5]
   11118:	2b03      	cmp	r3, #3
   1111a:	d128      	bne.n	1116e <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
   1111c:	7b2b      	ldrb	r3, [r5, #12]
   1111e:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
   11120:	bf1c      	itt	ne
   11122:	23ff      	movne	r3, #255	; 0xff
   11124:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
   11126:	7b68      	ldrb	r0, [r5, #13]
   11128:	28ff      	cmp	r0, #255	; 0xff
   1112a:	d003      	beq.n	11134 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
   1112c:	4b13      	ldr	r3, [pc, #76]	; (1117c <hid_keyboard_ctrl+0x118>)
   1112e:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
   11130:	23ff      	movs	r3, #255	; 0xff
   11132:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
   11134:	7ba8      	ldrb	r0, [r5, #14]
   11136:	28ff      	cmp	r0, #255	; 0xff
   11138:	d003      	beq.n	11142 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
   1113a:	4b10      	ldr	r3, [pc, #64]	; (1117c <hid_keyboard_ctrl+0x118>)
   1113c:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
   1113e:	23ff      	movs	r3, #255	; 0xff
   11140:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
   11142:	2500      	movs	r5, #0
   11144:	4b0c      	ldr	r3, [pc, #48]	; (11178 <hid_keyboard_ctrl+0x114>)
   11146:	741d      	strb	r5, [r3, #16]
   11148:	e798      	b.n	1107c <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
   1114a:	f06f 0509 	mvn.w	r5, #9
   1114e:	e795      	b.n	1107c <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
   11150:	f06f 0509 	mvn.w	r5, #9
   11154:	e792      	b.n	1107c <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
   11156:	f06f 0511 	mvn.w	r5, #17
   1115a:	e78f      	b.n	1107c <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
   1115c:	f06f 051b 	mvn.w	r5, #27
   11160:	e78c      	b.n	1107c <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
   11162:	f06f 0509 	mvn.w	r5, #9
   11166:	e789      	b.n	1107c <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
   11168:	f06f 0513 	mvn.w	r5, #19
   1116c:	e786      	b.n	1107c <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
   1116e:	f06f 0509 	mvn.w	r5, #9
   11172:	e783      	b.n	1107c <hid_keyboard_ctrl+0x18>
   11174:	00011e75 	.word	0x00011e75
   11178:	20000f74 	.word	0x20000f74
   1117c:	0000c9cd 	.word	0x0000c9cd
   11180:	00011eaf 	.word	0x00011eaf
   11184:	0000c965 	.word	0x0000c965
   11188:	0000c9f9 	.word	0x0000c9f9

0001118c <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
   1118c:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
   1118e:	4b0a      	ldr	r3, [pc, #40]	; (111b8 <hiddf_keyboard_init+0x2c>)
   11190:	4798      	blx	r3
   11192:	2801      	cmp	r0, #1
   11194:	d80c      	bhi.n	111b0 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
   11196:	4809      	ldr	r0, [pc, #36]	; (111bc <hiddf_keyboard_init+0x30>)
   11198:	4b09      	ldr	r3, [pc, #36]	; (111c0 <hiddf_keyboard_init+0x34>)
   1119a:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
   1119c:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
   1119e:	3014      	adds	r0, #20
   111a0:	4b08      	ldr	r3, [pc, #32]	; (111c4 <hiddf_keyboard_init+0x38>)
   111a2:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
   111a4:	4908      	ldr	r1, [pc, #32]	; (111c8 <hiddf_keyboard_init+0x3c>)
   111a6:	2001      	movs	r0, #1
   111a8:	4b08      	ldr	r3, [pc, #32]	; (111cc <hiddf_keyboard_init+0x40>)
   111aa:	4798      	blx	r3
	return ERR_NONE;
   111ac:	2000      	movs	r0, #0
   111ae:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   111b0:	f06f 0010 	mvn.w	r0, #16
}
   111b4:	bd08      	pop	{r3, pc}
   111b6:	bf00      	nop
   111b8:	00011e61 	.word	0x00011e61
   111bc:	20000f74 	.word	0x20000f74
   111c0:	00011065 	.word	0x00011065
   111c4:	00011e01 	.word	0x00011e01
   111c8:	20000390 	.word	0x20000390
   111cc:	00011d85 	.word	0x00011d85

000111d0 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
   111d0:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
   111d2:	4b26      	ldr	r3, [pc, #152]	; (1126c <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
   111d4:	7c1b      	ldrb	r3, [r3, #16]
   111d6:	2b00      	cmp	r3, #0
   111d8:	d045      	beq.n	11266 <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
   111da:	4a24      	ldr	r2, [pc, #144]	; (1126c <hiddf_keyboard_keys_state_change+0x9c>)
   111dc:	2300      	movs	r3, #0
   111de:	6053      	str	r3, [r2, #4]
   111e0:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
   111e2:	b329      	cbz	r1, 11230 <hiddf_keyboard_keys_state_change+0x60>
   111e4:	4603      	mov	r3, r0
   111e6:	1e4d      	subs	r5, r1, #1
   111e8:	b2ed      	uxtb	r5, r5
   111ea:	3501      	adds	r5, #1
   111ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   111f0:	4405      	add	r5, r0
   111f2:	2200      	movs	r2, #0
   111f4:	e002      	b.n	111fc <hiddf_keyboard_keys_state_change+0x2c>
   111f6:	3303      	adds	r3, #3
   111f8:	42ab      	cmp	r3, r5
   111fa:	d005      	beq.n	11208 <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
   111fc:	785c      	ldrb	r4, [r3, #1]
   111fe:	2c00      	cmp	r4, #0
   11200:	d0f9      	beq.n	111f6 <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
   11202:	3201      	adds	r2, #1
   11204:	b2d2      	uxtb	r2, r2
   11206:	e7f6      	b.n	111f6 <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
   11208:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
   1120a:	b2d2      	uxtb	r2, r2
   1120c:	2a06      	cmp	r2, #6
   1120e:	d809      	bhi.n	11224 <hiddf_keyboard_keys_state_change+0x54>
   11210:	4603      	mov	r3, r0
   11212:	1e4a      	subs	r2, r1, #1
   11214:	b2d2      	uxtb	r2, r2
   11216:	3201      	adds	r2, #1
   11218:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   1121c:	4410      	add	r0, r2
   1121e:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
   11220:	4d12      	ldr	r5, [pc, #72]	; (1126c <hiddf_keyboard_keys_state_change+0x9c>)
   11222:	e015      	b.n	11250 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
   11224:	4b11      	ldr	r3, [pc, #68]	; (1126c <hiddf_keyboard_keys_state_change+0x9c>)
   11226:	f04f 32ff 	mov.w	r2, #4294967295
   1122a:	f8c3 2006 	str.w	r2, [r3, #6]
   1122e:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
   11230:	480e      	ldr	r0, [pc, #56]	; (1126c <hiddf_keyboard_keys_state_change+0x9c>)
   11232:	2300      	movs	r3, #0
   11234:	2208      	movs	r2, #8
   11236:	1d01      	adds	r1, r0, #4
   11238:	7b40      	ldrb	r0, [r0, #13]
   1123a:	4c0d      	ldr	r4, [pc, #52]	; (11270 <hiddf_keyboard_keys_state_change+0xa0>)
   1123c:	47a0      	blx	r4
   1123e:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
   11240:	1c62      	adds	r2, r4, #1
   11242:	7819      	ldrb	r1, [r3, #0]
   11244:	442c      	add	r4, r5
   11246:	7121      	strb	r1, [r4, #4]
   11248:	b2d4      	uxtb	r4, r2
   1124a:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
   1124c:	4283      	cmp	r3, r0
   1124e:	d0ef      	beq.n	11230 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
   11250:	789a      	ldrb	r2, [r3, #2]
   11252:	2a01      	cmp	r2, #1
   11254:	d1f9      	bne.n	1124a <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
   11256:	785a      	ldrb	r2, [r3, #1]
   11258:	2a00      	cmp	r2, #0
   1125a:	d0f1      	beq.n	11240 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
   1125c:	792a      	ldrb	r2, [r5, #4]
   1125e:	7819      	ldrb	r1, [r3, #0]
   11260:	430a      	orrs	r2, r1
   11262:	712a      	strb	r2, [r5, #4]
   11264:	e7f1      	b.n	1124a <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
   11266:	f06f 0010 	mvn.w	r0, #16
}
   1126a:	bd38      	pop	{r3, r4, r5, pc}
   1126c:	20000f74 	.word	0x20000f74
   11270:	00011949 	.word	0x00011949

00011274 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   11274:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
   11276:	780b      	ldrb	r3, [r1, #0]
   11278:	2b81      	cmp	r3, #129	; 0x81
   1127a:	d010      	beq.n	1129e <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   1127c:	f3c3 1341 	ubfx	r3, r3, #5, #2
   11280:	2b01      	cmp	r3, #1
   11282:	d13f      	bne.n	11304 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
   11284:	888a      	ldrh	r2, [r1, #4]
   11286:	4b22      	ldr	r3, [pc, #136]	; (11310 <hid_mouse_req+0x9c>)
   11288:	7a1b      	ldrb	r3, [r3, #8]
   1128a:	429a      	cmp	r2, r3
   1128c:	d13d      	bne.n	1130a <hid_mouse_req+0x96>
			switch (req->bRequest) {
   1128e:	784b      	ldrb	r3, [r1, #1]
   11290:	2b03      	cmp	r3, #3
   11292:	d028      	beq.n	112e6 <hid_mouse_req+0x72>
   11294:	2b0b      	cmp	r3, #11
   11296:	d02c      	beq.n	112f2 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
   11298:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
   1129c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
   1129e:	784b      	ldrb	r3, [r1, #1]
   112a0:	2b06      	cmp	r3, #6
   112a2:	d002      	beq.n	112aa <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
   112a4:	f06f 0009 	mvn.w	r0, #9
   112a8:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
   112aa:	888a      	ldrh	r2, [r1, #4]
   112ac:	4b18      	ldr	r3, [pc, #96]	; (11310 <hid_mouse_req+0x9c>)
   112ae:	7a1b      	ldrb	r3, [r3, #8]
   112b0:	429a      	cmp	r2, r3
   112b2:	d002      	beq.n	112ba <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
   112b4:	f06f 0009 	mvn.w	r0, #9
   112b8:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
   112ba:	884b      	ldrh	r3, [r1, #2]
   112bc:	0a1b      	lsrs	r3, r3, #8
   112be:	2b21      	cmp	r3, #33	; 0x21
   112c0:	d004      	beq.n	112cc <hid_mouse_req+0x58>
   112c2:	2b22      	cmp	r3, #34	; 0x22
   112c4:	d009      	beq.n	112da <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
   112c6:	f06f 000c 	mvn.w	r0, #12
   112ca:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
   112cc:	4b10      	ldr	r3, [pc, #64]	; (11310 <hid_mouse_req+0x9c>)
   112ce:	6819      	ldr	r1, [r3, #0]
   112d0:	2300      	movs	r3, #0
   112d2:	780a      	ldrb	r2, [r1, #0]
   112d4:	4c0f      	ldr	r4, [pc, #60]	; (11314 <hid_mouse_req+0xa0>)
   112d6:	47a0      	blx	r4
   112d8:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
   112da:	2300      	movs	r3, #0
   112dc:	2234      	movs	r2, #52	; 0x34
   112de:	490e      	ldr	r1, [pc, #56]	; (11318 <hid_mouse_req+0xa4>)
   112e0:	4c0c      	ldr	r4, [pc, #48]	; (11314 <hid_mouse_req+0xa0>)
   112e2:	47a0      	blx	r4
   112e4:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
   112e6:	2300      	movs	r3, #0
   112e8:	2201      	movs	r2, #1
   112ea:	490c      	ldr	r1, [pc, #48]	; (1131c <hid_mouse_req+0xa8>)
   112ec:	4c09      	ldr	r4, [pc, #36]	; (11314 <hid_mouse_req+0xa0>)
   112ee:	47a0      	blx	r4
   112f0:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
   112f2:	884a      	ldrh	r2, [r1, #2]
   112f4:	4b06      	ldr	r3, [pc, #24]	; (11310 <hid_mouse_req+0x9c>)
   112f6:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
   112f8:	2300      	movs	r3, #0
   112fa:	461a      	mov	r2, r3
   112fc:	4619      	mov	r1, r3
   112fe:	4c05      	ldr	r4, [pc, #20]	; (11314 <hid_mouse_req+0xa0>)
   11300:	47a0      	blx	r4
   11302:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   11304:	f06f 0009 	mvn.w	r0, #9
   11308:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   1130a:	f06f 0009 	mvn.w	r0, #9
   1130e:	bd10      	pop	{r4, pc}
   11310:	20000f94 	.word	0x20000f94
   11314:	00011949 	.word	0x00011949
   11318:	000148ac 	.word	0x000148ac
   1131c:	20000f9e 	.word	0x20000f9e

00011320 <hid_mouse_ctrl>:
{
   11320:	b570      	push	{r4, r5, r6, lr}
   11322:	4614      	mov	r4, r2
	switch (ctrl) {
   11324:	2901      	cmp	r1, #1
   11326:	d040      	beq.n	113aa <hid_mouse_ctrl+0x8a>
   11328:	b139      	cbz	r1, 1133a <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
   1132a:	2902      	cmp	r1, #2
   1132c:	bf0c      	ite	eq
   1132e:	f06f 041a 	mvneq.w	r4, #26
   11332:	f06f 040c 	mvnne.w	r4, #12
}
   11336:	4620      	mov	r0, r4
   11338:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
   1133a:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
   1133c:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
   1133e:	2b00      	cmp	r3, #0
   11340:	d049      	beq.n	113d6 <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
   11342:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
   11344:	795b      	ldrb	r3, [r3, #5]
   11346:	2b03      	cmp	r3, #3
   11348:	d148      	bne.n	113dc <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
   1134a:	7a2b      	ldrb	r3, [r5, #8]
   1134c:	429a      	cmp	r2, r3
   1134e:	d048      	beq.n	113e2 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
   11350:	2bff      	cmp	r3, #255	; 0xff
   11352:	d149      	bne.n	113e8 <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
   11354:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
   11356:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
   11358:	7818      	ldrb	r0, [r3, #0]
   1135a:	2221      	movs	r2, #33	; 0x21
   1135c:	6861      	ldr	r1, [r4, #4]
   1135e:	4418      	add	r0, r3
   11360:	4b29      	ldr	r3, [pc, #164]	; (11408 <hid_mouse_ctrl+0xe8>)
   11362:	4798      	blx	r3
   11364:	4b29      	ldr	r3, [pc, #164]	; (1140c <hid_mouse_ctrl+0xec>)
   11366:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   11368:	6823      	ldr	r3, [r4, #0]
   1136a:	7818      	ldrb	r0, [r3, #0]
   1136c:	6861      	ldr	r1, [r4, #4]
   1136e:	4418      	add	r0, r3
   11370:	4b27      	ldr	r3, [pc, #156]	; (11410 <hid_mouse_ctrl+0xf0>)
   11372:	4798      	blx	r3
	desc->sod = ep;
   11374:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
   11376:	2800      	cmp	r0, #0
   11378:	d039      	beq.n	113ee <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
   1137a:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
   1137c:	7943      	ldrb	r3, [r0, #5]
   1137e:	7902      	ldrb	r2, [r0, #4]
   11380:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   11384:	b292      	uxth	r2, r2
   11386:	78c1      	ldrb	r1, [r0, #3]
   11388:	4630      	mov	r0, r6
   1138a:	4b22      	ldr	r3, [pc, #136]	; (11414 <hid_mouse_ctrl+0xf4>)
   1138c:	4798      	blx	r3
   1138e:	4604      	mov	r4, r0
   11390:	bb80      	cbnz	r0, 113f4 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   11392:	f016 0f80 	tst.w	r6, #128	; 0x80
   11396:	d030      	beq.n	113fa <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
   11398:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
   1139a:	4630      	mov	r0, r6
   1139c:	4b1e      	ldr	r3, [pc, #120]	; (11418 <hid_mouse_ctrl+0xf8>)
   1139e:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
   113a0:	4b1a      	ldr	r3, [pc, #104]	; (1140c <hid_mouse_ctrl+0xec>)
   113a2:	2201      	movs	r2, #1
   113a4:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
   113a6:	72da      	strb	r2, [r3, #11]
   113a8:	e7c5      	b.n	11336 <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
   113aa:	6885      	ldr	r5, [r0, #8]
	if (desc) {
   113ac:	b11a      	cbz	r2, 113b6 <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
   113ae:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
   113b0:	795b      	ldrb	r3, [r3, #5]
   113b2:	2b03      	cmp	r3, #3
   113b4:	d124      	bne.n	11400 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
   113b6:	7a2b      	ldrb	r3, [r5, #8]
   113b8:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
   113ba:	bf1c      	itt	ne
   113bc:	23ff      	movne	r3, #255	; 0xff
   113be:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
   113c0:	7a68      	ldrb	r0, [r5, #9]
   113c2:	28ff      	cmp	r0, #255	; 0xff
   113c4:	d003      	beq.n	113ce <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
   113c6:	4b15      	ldr	r3, [pc, #84]	; (1141c <hid_mouse_ctrl+0xfc>)
   113c8:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
   113ca:	23ff      	movs	r3, #255	; 0xff
   113cc:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
   113ce:	2400      	movs	r4, #0
   113d0:	4b0e      	ldr	r3, [pc, #56]	; (1140c <hid_mouse_ctrl+0xec>)
   113d2:	72dc      	strb	r4, [r3, #11]
   113d4:	e7af      	b.n	11336 <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
   113d6:	f06f 0409 	mvn.w	r4, #9
   113da:	e7ac      	b.n	11336 <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
   113dc:	f06f 0409 	mvn.w	r4, #9
   113e0:	e7a9      	b.n	11336 <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
   113e2:	f06f 0411 	mvn.w	r4, #17
   113e6:	e7a6      	b.n	11336 <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
   113e8:	f06f 041b 	mvn.w	r4, #27
   113ec:	e7a3      	b.n	11336 <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
   113ee:	f06f 0409 	mvn.w	r4, #9
   113f2:	e7a0      	b.n	11336 <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
   113f4:	f06f 0413 	mvn.w	r4, #19
   113f8:	e79d      	b.n	11336 <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
   113fa:	f04f 34ff 	mov.w	r4, #4294967295
   113fe:	e79a      	b.n	11336 <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
   11400:	f06f 0409 	mvn.w	r4, #9
   11404:	e797      	b.n	11336 <hid_mouse_ctrl+0x16>
   11406:	bf00      	nop
   11408:	00011e75 	.word	0x00011e75
   1140c:	20000f94 	.word	0x20000f94
   11410:	00011eaf 	.word	0x00011eaf
   11414:	0000c965 	.word	0x0000c965
   11418:	0000c9f9 	.word	0x0000c9f9
   1141c:	0000c9cd 	.word	0x0000c9cd

00011420 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
   11420:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
   11422:	4b0a      	ldr	r3, [pc, #40]	; (1144c <hiddf_mouse_init+0x2c>)
   11424:	4798      	blx	r3
   11426:	2801      	cmp	r0, #1
   11428:	d80c      	bhi.n	11444 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
   1142a:	4809      	ldr	r0, [pc, #36]	; (11450 <hiddf_mouse_init+0x30>)
   1142c:	4b09      	ldr	r3, [pc, #36]	; (11454 <hiddf_mouse_init+0x34>)
   1142e:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
   11430:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
   11432:	300c      	adds	r0, #12
   11434:	4b08      	ldr	r3, [pc, #32]	; (11458 <hiddf_mouse_init+0x38>)
   11436:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
   11438:	4908      	ldr	r1, [pc, #32]	; (1145c <hiddf_mouse_init+0x3c>)
   1143a:	2001      	movs	r0, #1
   1143c:	4b08      	ldr	r3, [pc, #32]	; (11460 <hiddf_mouse_init+0x40>)
   1143e:	4798      	blx	r3
	return ERR_NONE;
   11440:	2000      	movs	r0, #0
   11442:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   11444:	f06f 0010 	mvn.w	r0, #16
}
   11448:	bd08      	pop	{r3, pc}
   1144a:	bf00      	nop
   1144c:	00011e61 	.word	0x00011e61
   11450:	20000f94 	.word	0x20000f94
   11454:	00011321 	.word	0x00011321
   11458:	00011e01 	.word	0x00011e01
   1145c:	20000398 	.word	0x20000398
   11460:	00011d85 	.word	0x00011d85

00011464 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
   11464:	2200      	movs	r2, #0
   11466:	4b0d      	ldr	r3, [pc, #52]	; (1149c <hiddf_mouse_move+0x38>)
   11468:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
   1146a:	2901      	cmp	r1, #1
   1146c:	d00e      	beq.n	1148c <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
   1146e:	2902      	cmp	r1, #2
   11470:	d00e      	beq.n	11490 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
   11472:	2903      	cmp	r1, #3
   11474:	d10f      	bne.n	11496 <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
   11476:	4b09      	ldr	r3, [pc, #36]	; (1149c <hiddf_mouse_move+0x38>)
   11478:	71d8      	strb	r0, [r3, #7]
{
   1147a:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
   1147c:	4807      	ldr	r0, [pc, #28]	; (1149c <hiddf_mouse_move+0x38>)
   1147e:	2300      	movs	r3, #0
   11480:	2204      	movs	r2, #4
   11482:	1881      	adds	r1, r0, r2
   11484:	7a40      	ldrb	r0, [r0, #9]
   11486:	4c06      	ldr	r4, [pc, #24]	; (114a0 <hiddf_mouse_move+0x3c>)
   11488:	47a0      	blx	r4
   1148a:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
   1148c:	7158      	strb	r0, [r3, #5]
   1148e:	e7f4      	b.n	1147a <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
   11490:	4b02      	ldr	r3, [pc, #8]	; (1149c <hiddf_mouse_move+0x38>)
   11492:	7198      	strb	r0, [r3, #6]
   11494:	e7f1      	b.n	1147a <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
   11496:	f06f 000c 	mvn.w	r0, #12
   1149a:	4770      	bx	lr
   1149c:	20000f94 	.word	0x20000f94
   114a0:	00011949 	.word	0x00011949

000114a4 <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   114a4:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
   114a6:	780b      	ldrb	r3, [r1, #0]
   114a8:	2b81      	cmp	r3, #129	; 0x81
   114aa:	d014      	beq.n	114d6 <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   114ac:	f3c3 1341 	ubfx	r3, r3, #5, #2
   114b0:	2b01      	cmp	r3, #1
   114b2:	d132      	bne.n	1151a <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
   114b4:	888b      	ldrh	r3, [r1, #4]
   114b6:	4a1c      	ldr	r2, [pc, #112]	; (11528 <audio_midi_req+0x84>)
   114b8:	7912      	ldrb	r2, [r2, #4]
   114ba:	429a      	cmp	r2, r3
   114bc:	d003      	beq.n	114c6 <audio_midi_req+0x22>
   114be:	4a1a      	ldr	r2, [pc, #104]	; (11528 <audio_midi_req+0x84>)
   114c0:	7952      	ldrb	r2, [r2, #5]
   114c2:	429a      	cmp	r2, r3
   114c4:	d12c      	bne.n	11520 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
   114c6:	784b      	ldrb	r3, [r1, #1]
   114c8:	2b03      	cmp	r3, #3
   114ca:	d017      	beq.n	114fc <audio_midi_req+0x58>
   114cc:	2b0b      	cmp	r3, #11
   114ce:	d01b      	beq.n	11508 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
   114d0:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
   114d4:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
   114d6:	888b      	ldrh	r3, [r1, #4]
   114d8:	4a13      	ldr	r2, [pc, #76]	; (11528 <audio_midi_req+0x84>)
   114da:	7912      	ldrb	r2, [r2, #4]
   114dc:	429a      	cmp	r2, r3
   114de:	d006      	beq.n	114ee <audio_midi_req+0x4a>
   114e0:	4a11      	ldr	r2, [pc, #68]	; (11528 <audio_midi_req+0x84>)
   114e2:	7952      	ldrb	r2, [r2, #5]
   114e4:	429a      	cmp	r2, r3
   114e6:	d002      	beq.n	114ee <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
   114e8:	f06f 0009 	mvn.w	r0, #9
   114ec:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
   114ee:	4b0e      	ldr	r3, [pc, #56]	; (11528 <audio_midi_req+0x84>)
   114f0:	6819      	ldr	r1, [r3, #0]
   114f2:	2300      	movs	r3, #0
   114f4:	780a      	ldrb	r2, [r1, #0]
   114f6:	4c0d      	ldr	r4, [pc, #52]	; (1152c <audio_midi_req+0x88>)
   114f8:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
   114fa:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
   114fc:	2300      	movs	r3, #0
   114fe:	2201      	movs	r2, #1
   11500:	490b      	ldr	r1, [pc, #44]	; (11530 <audio_midi_req+0x8c>)
   11502:	4c0a      	ldr	r4, [pc, #40]	; (1152c <audio_midi_req+0x88>)
   11504:	47a0      	blx	r4
   11506:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
   11508:	884a      	ldrh	r2, [r1, #2]
   1150a:	4b07      	ldr	r3, [pc, #28]	; (11528 <audio_midi_req+0x84>)
   1150c:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
   1150e:	2300      	movs	r3, #0
   11510:	461a      	mov	r2, r3
   11512:	4619      	mov	r1, r3
   11514:	4c05      	ldr	r4, [pc, #20]	; (1152c <audio_midi_req+0x88>)
   11516:	47a0      	blx	r4
   11518:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
   1151a:	f06f 0009 	mvn.w	r0, #9
   1151e:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   11520:	f06f 0009 	mvn.w	r0, #9
   11524:	bd10      	pop	{r4, pc}
   11526:	bf00      	nop
   11528:	20000fac 	.word	0x20000fac
   1152c:	00011949 	.word	0x00011949
   11530:	20000fb4 	.word	0x20000fb4

00011534 <audio_midi_ctrl>:
{
   11534:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   11538:	b083      	sub	sp, #12
   1153a:	4615      	mov	r5, r2
	switch (ctrl) {
   1153c:	2901      	cmp	r1, #1
   1153e:	d07e      	beq.n	1163e <audio_midi_ctrl+0x10a>
   11540:	b141      	cbz	r1, 11554 <audio_midi_ctrl+0x20>
		return ERR_INVALID_ARG;
   11542:	2902      	cmp	r1, #2
   11544:	bf0c      	ite	eq
   11546:	f06f 001a 	mvneq.w	r0, #26
   1154a:	f06f 000c 	mvnne.w	r0, #12
}
   1154e:	b003      	add	sp, #12
   11550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
   11554:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
   11558:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
   1155a:	2800      	cmp	r0, #0
   1155c:	f000 8096 	beq.w	1168c <audio_midi_ctrl+0x158>
   11560:	f109 0604 	add.w	r6, r9, #4
   11564:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
   11566:	f04f 0804 	mov.w	r8, #4
   1156a:	4f54      	ldr	r7, [pc, #336]	; (116bc <audio_midi_ctrl+0x188>)
   1156c:	e018      	b.n	115a0 <audio_midi_ctrl+0x6c>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
   1156e:	f816 3b01 	ldrb.w	r3, [r6], #1
   11572:	429a      	cmp	r2, r3
   11574:	f000 8090 	beq.w	11698 <audio_midi_ctrl+0x164>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
   11578:	2bff      	cmp	r3, #255	; 0xff
   1157a:	f040 8090 	bne.w	1169e <audio_midi_ctrl+0x16a>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
   1157e:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
   11582:	2c01      	cmp	r4, #1
   11584:	d015      	beq.n	115b2 <audio_midi_ctrl+0x7e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
   11586:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
   11588:	7818      	ldrb	r0, [r3, #0]
   1158a:	4642      	mov	r2, r8
   1158c:	6869      	ldr	r1, [r5, #4]
   1158e:	4418      	add	r0, r3
   11590:	47b8      	blx	r7
   11592:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
   11594:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
   11598:	f000 808b 	beq.w	116b2 <audio_midi_ctrl+0x17e>
		if (NULL == ifc) {
   1159c:	2800      	cmp	r0, #0
   1159e:	d078      	beq.n	11692 <audio_midi_ctrl+0x15e>
		ifc_desc.bInterfaceNumber = ifc[2];
   115a0:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
   115a2:	7943      	ldrb	r3, [r0, #5]
   115a4:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
   115a8:	2b01      	cmp	r3, #1
   115aa:	d0e0      	beq.n	1156e <audio_midi_ctrl+0x3a>
			return ERR_NOT_FOUND;
   115ac:	f06f 0009 	mvn.w	r0, #9
   115b0:	e7cd      	b.n	1154e <audio_midi_ctrl+0x1a>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
   115b2:	2205      	movs	r2, #5
   115b4:	6869      	ldr	r1, [r5, #4]
   115b6:	4b41      	ldr	r3, [pc, #260]	; (116bc <audio_midi_ctrl+0x188>)
   115b8:	4798      	blx	r3
   115ba:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
   115bc:	4e40      	ldr	r6, [pc, #256]	; (116c0 <audio_midi_ctrl+0x18c>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   115be:	f8df 8114 	ldr.w	r8, [pc, #276]	; 116d4 <audio_midi_ctrl+0x1a0>
					usb_d_ep_enable(func_data->func_ep_out);
   115c2:	4f40      	ldr	r7, [pc, #256]	; (116c4 <audio_midi_ctrl+0x190>)
			while (NULL != ep) {
   115c4:	2c00      	cmp	r4, #0
   115c6:	d06d      	beq.n	116a4 <audio_midi_ctrl+0x170>
				ep_desc.bEndpointAddress = ep[2];
   115c8:	78a3      	ldrb	r3, [r4, #2]
   115ca:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
   115ce:	78e3      	ldrb	r3, [r4, #3]
   115d0:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
   115d4:	7962      	ldrb	r2, [r4, #5]
   115d6:	7923      	ldrb	r3, [r4, #4]
   115d8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   115dc:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
   115de:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
   115e2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   115e6:	b2db      	uxtb	r3, r3
   115e8:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
   115ea:	2301      	movs	r3, #1
   115ec:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   115ee:	f89d 0002 	ldrb.w	r0, [sp, #2]
   115f2:	f89d 1003 	ldrb.w	r1, [sp, #3]
   115f6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   115fa:	b292      	uxth	r2, r2
   115fc:	47c0      	blx	r8
   115fe:	b2c0      	uxtb	r0, r0
   11600:	7170      	strb	r0, [r6, #5]
   11602:	b9a0      	cbnz	r0, 1162e <audio_midi_ctrl+0xfa>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   11604:	f89d 3002 	ldrb.w	r3, [sp, #2]
   11608:	f013 0f80 	tst.w	r3, #128	; 0x80
					func_data->func_ep_in = ep_desc.bEndpointAddress;
   1160c:	f89d 0002 	ldrb.w	r0, [sp, #2]
   11610:	b2c0      	uxtb	r0, r0
   11612:	bf14      	ite	ne
   11614:	f889 0006 	strbne.w	r0, [r9, #6]
					func_data->func_ep_out = ep_desc.bEndpointAddress;
   11618:	f889 0007 	strbeq.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
   1161c:	47b8      	blx	r7
				desc->sod = ep;
   1161e:	602c      	str	r4, [r5, #0]
	return (desc + usb_desc_len(desc));
   11620:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   11622:	6869      	ldr	r1, [r5, #4]
   11624:	4420      	add	r0, r4
   11626:	4b28      	ldr	r3, [pc, #160]	; (116c8 <audio_midi_ctrl+0x194>)
   11628:	4798      	blx	r3
   1162a:	4604      	mov	r4, r0
   1162c:	e7ca      	b.n	115c4 <audio_midi_ctrl+0x90>
					usb_debug2[6] = - usb_debug2[5];
   1162e:	4a24      	ldr	r2, [pc, #144]	; (116c0 <audio_midi_ctrl+0x18c>)
   11630:	7953      	ldrb	r3, [r2, #5]
   11632:	425b      	negs	r3, r3
   11634:	b2db      	uxtb	r3, r3
   11636:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
   11638:	f06f 0013 	mvn.w	r0, #19
   1163c:	e787      	b.n	1154e <audio_midi_ctrl+0x1a>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
   1163e:	6884      	ldr	r4, [r0, #8]
	if (desc) {
   11640:	b142      	cbz	r2, 11654 <audio_midi_ctrl+0x120>
		ifc_desc.bInterfaceClass = desc->sod[5];
   11642:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
   11644:	795b      	ldrb	r3, [r3, #5]
   11646:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
   1164a:	2b01      	cmp	r3, #1
   1164c:	d002      	beq.n	11654 <audio_midi_ctrl+0x120>
			return ERR_NOT_FOUND;
   1164e:	f06f 0009 	mvn.w	r0, #9
   11652:	e77c      	b.n	1154e <audio_midi_ctrl+0x1a>
	if (func_data->func_iface[0] != 0xFF) {
   11654:	7923      	ldrb	r3, [r4, #4]
   11656:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
   11658:	bf1c      	itt	ne
   1165a:	23ff      	movne	r3, #255	; 0xff
   1165c:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
   1165e:	7963      	ldrb	r3, [r4, #5]
   11660:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
   11662:	bf1c      	itt	ne
   11664:	23ff      	movne	r3, #255	; 0xff
   11666:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
   11668:	79a0      	ldrb	r0, [r4, #6]
   1166a:	28ff      	cmp	r0, #255	; 0xff
   1166c:	d003      	beq.n	11676 <audio_midi_ctrl+0x142>
		usb_d_ep_deinit(func_data->func_ep_in);
   1166e:	4b17      	ldr	r3, [pc, #92]	; (116cc <audio_midi_ctrl+0x198>)
   11670:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
   11672:	23ff      	movs	r3, #255	; 0xff
   11674:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
   11676:	79e0      	ldrb	r0, [r4, #7]
   11678:	28ff      	cmp	r0, #255	; 0xff
   1167a:	d003      	beq.n	11684 <audio_midi_ctrl+0x150>
		usb_d_ep_deinit(func_data->func_ep_out);
   1167c:	4b13      	ldr	r3, [pc, #76]	; (116cc <audio_midi_ctrl+0x198>)
   1167e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
   11680:	23ff      	movs	r3, #255	; 0xff
   11682:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
   11684:	2000      	movs	r0, #0
   11686:	4b12      	ldr	r3, [pc, #72]	; (116d0 <audio_midi_ctrl+0x19c>)
   11688:	7358      	strb	r0, [r3, #13]
   1168a:	e760      	b.n	1154e <audio_midi_ctrl+0x1a>
			return ERR_NOT_FOUND;
   1168c:	f06f 0009 	mvn.w	r0, #9
   11690:	e75d      	b.n	1154e <audio_midi_ctrl+0x1a>
   11692:	f06f 0009 	mvn.w	r0, #9
   11696:	e75a      	b.n	1154e <audio_midi_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
   11698:	f06f 0011 	mvn.w	r0, #17
   1169c:	e757      	b.n	1154e <audio_midi_ctrl+0x1a>
				return ERR_NO_RESOURCE;
   1169e:	f06f 001b 	mvn.w	r0, #27
   116a2:	e754      	b.n	1154e <audio_midi_ctrl+0x1a>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
   116a4:	682b      	ldr	r3, [r5, #0]
   116a6:	7818      	ldrb	r0, [r3, #0]
   116a8:	2204      	movs	r2, #4
   116aa:	6869      	ldr	r1, [r5, #4]
   116ac:	4418      	add	r0, r3
   116ae:	4b03      	ldr	r3, [pc, #12]	; (116bc <audio_midi_ctrl+0x188>)
   116b0:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
   116b2:	2201      	movs	r2, #1
   116b4:	4b06      	ldr	r3, [pc, #24]	; (116d0 <audio_midi_ctrl+0x19c>)
   116b6:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
   116b8:	2000      	movs	r0, #0
   116ba:	e748      	b.n	1154e <audio_midi_ctrl+0x1a>
   116bc:	00011e75 	.word	0x00011e75
   116c0:	20014330 	.word	0x20014330
   116c4:	0000c9f9 	.word	0x0000c9f9
   116c8:	00011eaf 	.word	0x00011eaf
   116cc:	0000c9cd 	.word	0x0000c9cd
   116d0:	20000fac 	.word	0x20000fac
   116d4:	0000c965 	.word	0x0000c965

000116d8 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
   116d8:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
   116da:	4b0a      	ldr	r3, [pc, #40]	; (11704 <audiodf_midi_init+0x2c>)
   116dc:	4798      	blx	r3
   116de:	2801      	cmp	r0, #1
   116e0:	d80c      	bhi.n	116fc <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
   116e2:	4809      	ldr	r0, [pc, #36]	; (11708 <audiodf_midi_init+0x30>)
   116e4:	4b09      	ldr	r3, [pc, #36]	; (1170c <audiodf_midi_init+0x34>)
   116e6:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
   116e8:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
   116ea:	3010      	adds	r0, #16
   116ec:	4b08      	ldr	r3, [pc, #32]	; (11710 <audiodf_midi_init+0x38>)
   116ee:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
   116f0:	4908      	ldr	r1, [pc, #32]	; (11714 <audiodf_midi_init+0x3c>)
   116f2:	2001      	movs	r0, #1
   116f4:	4b08      	ldr	r3, [pc, #32]	; (11718 <audiodf_midi_init+0x40>)
   116f6:	4798      	blx	r3
	return ERR_NONE;
   116f8:	2000      	movs	r0, #0
   116fa:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   116fc:	f06f 0010 	mvn.w	r0, #16
}
   11700:	bd08      	pop	{r3, pc}
   11702:	bf00      	nop
   11704:	00011e61 	.word	0x00011e61
   11708:	20000fac 	.word	0x20000fac
   1170c:	00011535 	.word	0x00011535
   11710:	00011e01 	.word	0x00011e01
   11714:	200003a0 	.word	0x200003a0
   11718:	00011d85 	.word	0x00011d85

0001171c <audiodf_midi_write>:
}



int32_t audiodf_midi_write(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
   1171c:	b510      	push	{r4, lr}
		return ERR_DENIED;
	}
	
	// if previous xfer is completed
	
	_audiodf_midi_funcd.midi_report[0] = byte0;
   1171e:	4c06      	ldr	r4, [pc, #24]	; (11738 <audiodf_midi_write+0x1c>)
   11720:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
   11722:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
   11724:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
   11726:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
   11728:	2300      	movs	r3, #0
   1172a:	2204      	movs	r2, #4
   1172c:	f104 0109 	add.w	r1, r4, #9
   11730:	79a0      	ldrb	r0, [r4, #6]
   11732:	4c02      	ldr	r4, [pc, #8]	; (1173c <audiodf_midi_write+0x20>)
   11734:	47a0      	blx	r4
	
}
   11736:	bd10      	pop	{r4, pc}
   11738:	20000fac 	.word	0x20000fac
   1173c:	00011949 	.word	0x00011949

00011740 <audiodf_midi_write_status>:

int32_t audiodf_midi_write_status(){
   11740:	b500      	push	{lr}
   11742:	b085      	sub	sp, #20
	
	
	struct usb_d_ep_status epstat;
	return usb_d_ep_get_status(_audiodf_midi_funcd.func_ep_in, &epstat);
   11744:	a901      	add	r1, sp, #4
   11746:	4b03      	ldr	r3, [pc, #12]	; (11754 <audiodf_midi_write_status+0x14>)
   11748:	7998      	ldrb	r0, [r3, #6]
   1174a:	4b03      	ldr	r3, [pc, #12]	; (11758 <audiodf_midi_write_status+0x18>)
   1174c:	4798      	blx	r3
	
}
   1174e:	b005      	add	sp, #20
   11750:	f85d fb04 	ldr.w	pc, [sp], #4
   11754:	20000fac 	.word	0x20000fac
   11758:	0000cb65 	.word	0x0000cb65

0001175c <audiodf_midi_read>:



int32_t audiodf_midi_read(uint8_t *buf, uint32_t size)
{
   1175c:	b510      	push	{r4, lr}
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
		
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
   1175e:	2300      	movs	r3, #0
   11760:	460a      	mov	r2, r1
   11762:	4601      	mov	r1, r0
   11764:	4802      	ldr	r0, [pc, #8]	; (11770 <audiodf_midi_read+0x14>)
   11766:	79c0      	ldrb	r0, [r0, #7]
   11768:	4c02      	ldr	r4, [pc, #8]	; (11774 <audiodf_midi_read+0x18>)
   1176a:	47a0      	blx	r4
}
   1176c:	bd10      	pop	{r4, pc}
   1176e:	bf00      	nop
   11770:	20000fac 	.word	0x20000fac
   11774:	00011949 	.word	0x00011949

00011778 <audiodf_midi_register_callback>:


int32_t audiodf_midi_register_callback(enum audiodf_midi_cb_type cb_type, FUNC_PTR func)
{
   11778:	b508      	push	{r3, lr}
	switch (cb_type) {
   1177a:	b120      	cbz	r0, 11786 <audiodf_midi_register_callback+0xe>
   1177c:	2801      	cmp	r0, #1
   1177e:	d00a      	beq.n	11796 <audiodf_midi_register_callback+0x1e>
		break;
		case AUDIODF_MIDI_CB_WRITE:
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
		break;
		default:
		return ERR_INVALID_ARG;
   11780:	f06f 000c 	mvn.w	r0, #12
	}
	return ERR_NONE;
}
   11784:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
   11786:	460a      	mov	r2, r1
   11788:	2102      	movs	r1, #2
   1178a:	4b07      	ldr	r3, [pc, #28]	; (117a8 <audiodf_midi_register_callback+0x30>)
   1178c:	79d8      	ldrb	r0, [r3, #7]
   1178e:	4b07      	ldr	r3, [pc, #28]	; (117ac <audiodf_midi_register_callback+0x34>)
   11790:	4798      	blx	r3
	return ERR_NONE;
   11792:	2000      	movs	r0, #0
		break;
   11794:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
   11796:	460a      	mov	r2, r1
   11798:	2102      	movs	r1, #2
   1179a:	4b03      	ldr	r3, [pc, #12]	; (117a8 <audiodf_midi_register_callback+0x30>)
   1179c:	7998      	ldrb	r0, [r3, #6]
   1179e:	4b03      	ldr	r3, [pc, #12]	; (117ac <audiodf_midi_register_callback+0x34>)
   117a0:	4798      	blx	r3
	return ERR_NONE;
   117a2:	2000      	movs	r0, #0
		break;
   117a4:	bd08      	pop	{r3, pc}
   117a6:	bf00      	nop
   117a8:	20000fac 	.word	0x20000fac
   117ac:	0000cc45 	.word	0x0000cc45

000117b0 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
   117b0:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   117b2:	4b07      	ldr	r3, [pc, #28]	; (117d0 <usbdc_unconfig+0x20>)
   117b4:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
   117b6:	b14c      	cbz	r4, 117cc <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
   117b8:	2600      	movs	r6, #0
   117ba:	2501      	movs	r5, #1
   117bc:	6863      	ldr	r3, [r4, #4]
   117be:	4632      	mov	r2, r6
   117c0:	4629      	mov	r1, r5
   117c2:	4620      	mov	r0, r4
   117c4:	4798      	blx	r3
		func = func->next;
   117c6:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
   117c8:	2c00      	cmp	r4, #0
   117ca:	d1f7      	bne.n	117bc <usbdc_unconfig+0xc>
   117cc:	bd70      	pop	{r4, r5, r6, pc}
   117ce:	bf00      	nop
   117d0:	20000fc8 	.word	0x20000fc8

000117d4 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
   117d4:	b570      	push	{r4, r5, r6, lr}
   117d6:	4606      	mov	r6, r0
   117d8:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
   117da:	4b07      	ldr	r3, [pc, #28]	; (117f8 <usbdc_change_notify+0x24>)
   117dc:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
   117de:	b91c      	cbnz	r4, 117e8 <usbdc_change_notify+0x14>
   117e0:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
   117e2:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
   117e4:	2c00      	cmp	r4, #0
   117e6:	d0fb      	beq.n	117e0 <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
   117e8:	6863      	ldr	r3, [r4, #4]
   117ea:	2b00      	cmp	r3, #0
   117ec:	d0f9      	beq.n	117e2 <usbdc_change_notify+0xe>
			cg->cb(change, value);
   117ee:	4629      	mov	r1, r5
   117f0:	4630      	mov	r0, r6
   117f2:	4798      	blx	r3
   117f4:	e7f5      	b.n	117e2 <usbdc_change_notify+0xe>
   117f6:	bf00      	nop
   117f8:	20000fc8 	.word	0x20000fc8

000117fc <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   117fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   117fe:	4607      	mov	r7, r0
   11800:	460e      	mov	r6, r1
   11802:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
   11804:	4b0c      	ldr	r3, [pc, #48]	; (11838 <usbdc_request_handler+0x3c>)
   11806:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
   11808:	b91c      	cbnz	r4, 11812 <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
   1180a:	2000      	movs	r0, #0
   1180c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
   1180e:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
   11810:	b16c      	cbz	r4, 1182e <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
   11812:	6863      	ldr	r3, [r4, #4]
   11814:	2b00      	cmp	r3, #0
   11816:	d0fa      	beq.n	1180e <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
   11818:	462a      	mov	r2, r5
   1181a:	4631      	mov	r1, r6
   1181c:	4638      	mov	r0, r7
   1181e:	4798      	blx	r3
			if (0 == rc) {
   11820:	b138      	cbz	r0, 11832 <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
   11822:	f110 0f0a 	cmn.w	r0, #10
   11826:	d0f2      	beq.n	1180e <usbdc_request_handler+0x12>
				return -1;
   11828:	f04f 30ff 	mov.w	r0, #4294967295
}
   1182c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
   1182e:	2000      	movs	r0, #0
   11830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
   11832:	2001      	movs	r0, #1
   11834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11836:	bf00      	nop
   11838:	20000fc8 	.word	0x20000fc8

0001183c <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
   1183c:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
   1183e:	4b06      	ldr	r3, [pc, #24]	; (11858 <usbd_sof_cb+0x1c>)
   11840:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
   11842:	b91c      	cbnz	r4, 1184c <usbd_sof_cb+0x10>
   11844:	bd10      	pop	{r4, pc}
		sof = sof->next;
   11846:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
   11848:	2c00      	cmp	r4, #0
   1184a:	d0fb      	beq.n	11844 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
   1184c:	6863      	ldr	r3, [r4, #4]
   1184e:	2b00      	cmp	r3, #0
   11850:	d0f9      	beq.n	11846 <usbd_sof_cb+0xa>
			sof->cb();
   11852:	4798      	blx	r3
   11854:	e7f7      	b.n	11846 <usbd_sof_cb+0xa>
   11856:	bf00      	nop
   11858:	20000fc8 	.word	0x20000fc8

0001185c <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
   1185c:	b510      	push	{r4, lr}
   1185e:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
   11860:	b119      	cbz	r1, 1186a <usbdc_cb_ctl_done+0xe>
   11862:	2901      	cmp	r1, #1
   11864:	d026      	beq.n	118b4 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
   11866:	2000      	movs	r0, #0
   11868:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
   1186a:	7813      	ldrb	r3, [r2, #0]
   1186c:	2b00      	cmp	r3, #0
   1186e:	d1fa      	bne.n	11866 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
   11870:	7853      	ldrb	r3, [r2, #1]
   11872:	2b05      	cmp	r3, #5
   11874:	d00f      	beq.n	11896 <usbdc_cb_ctl_done+0x3a>
   11876:	2b09      	cmp	r3, #9
   11878:	d1f5      	bne.n	11866 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
   1187a:	8852      	ldrh	r2, [r2, #2]
   1187c:	4b10      	ldr	r3, [pc, #64]	; (118c0 <usbdc_cb_ctl_done+0x64>)
   1187e:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
   11880:	8863      	ldrh	r3, [r4, #2]
   11882:	2b00      	cmp	r3, #0
   11884:	bf14      	ite	ne
   11886:	2104      	movne	r1, #4
   11888:	2103      	moveq	r1, #3
   1188a:	4b0d      	ldr	r3, [pc, #52]	; (118c0 <usbdc_cb_ctl_done+0x64>)
   1188c:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
   1188e:	2001      	movs	r0, #1
   11890:	4b0c      	ldr	r3, [pc, #48]	; (118c4 <usbdc_cb_ctl_done+0x68>)
   11892:	4798      	blx	r3
   11894:	e7e7      	b.n	11866 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
   11896:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
   11898:	b2c0      	uxtb	r0, r0
   1189a:	4b0b      	ldr	r3, [pc, #44]	; (118c8 <usbdc_cb_ctl_done+0x6c>)
   1189c:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
   1189e:	8863      	ldrh	r3, [r4, #2]
   118a0:	2b00      	cmp	r3, #0
   118a2:	bf14      	ite	ne
   118a4:	2103      	movne	r1, #3
   118a6:	2102      	moveq	r1, #2
   118a8:	4b05      	ldr	r3, [pc, #20]	; (118c0 <usbdc_cb_ctl_done+0x64>)
   118aa:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
   118ac:	2001      	movs	r0, #1
   118ae:	4b05      	ldr	r3, [pc, #20]	; (118c4 <usbdc_cb_ctl_done+0x68>)
   118b0:	4798      	blx	r3
   118b2:	e7d8      	b.n	11866 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
   118b4:	2201      	movs	r2, #1
   118b6:	4621      	mov	r1, r4
   118b8:	2000      	movs	r0, #0
   118ba:	4b04      	ldr	r3, [pc, #16]	; (118cc <usbdc_cb_ctl_done+0x70>)
   118bc:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
   118be:	e7d2      	b.n	11866 <usbdc_cb_ctl_done+0xa>
   118c0:	20000fc8 	.word	0x20000fc8
   118c4:	000117d5 	.word	0x000117d5
   118c8:	0000c959 	.word	0x0000c959
   118cc:	000117fd 	.word	0x000117fd

000118d0 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
   118d0:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
   118d2:	4b0d      	ldr	r3, [pc, #52]	; (11908 <usbdc_reset+0x38>)
   118d4:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
   118d6:	4d0d      	ldr	r5, [pc, #52]	; (1190c <usbdc_reset+0x3c>)
   118d8:	2602      	movs	r6, #2
   118da:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
   118dc:	2400      	movs	r4, #0
   118de:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
   118e0:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
   118e2:	4620      	mov	r0, r4
   118e4:	4b0a      	ldr	r3, [pc, #40]	; (11910 <usbdc_reset+0x40>)
   118e6:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
   118e8:	7f28      	ldrb	r0, [r5, #28]
   118ea:	4b0a      	ldr	r3, [pc, #40]	; (11914 <usbdc_reset+0x44>)
   118ec:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
   118ee:	4a0a      	ldr	r2, [pc, #40]	; (11918 <usbdc_reset+0x48>)
   118f0:	4621      	mov	r1, r4
   118f2:	4620      	mov	r0, r4
   118f4:	4d09      	ldr	r5, [pc, #36]	; (1191c <usbdc_reset+0x4c>)
   118f6:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
   118f8:	4a09      	ldr	r2, [pc, #36]	; (11920 <usbdc_reset+0x50>)
   118fa:	4631      	mov	r1, r6
   118fc:	4620      	mov	r0, r4
   118fe:	47a8      	blx	r5
	usb_d_ep_enable(0);
   11900:	4620      	mov	r0, r4
   11902:	4b08      	ldr	r3, [pc, #32]	; (11924 <usbdc_reset+0x54>)
   11904:	4798      	blx	r3
   11906:	bd70      	pop	{r4, r5, r6, pc}
   11908:	000117b1 	.word	0x000117b1
   1190c:	20000fc8 	.word	0x20000fc8
   11910:	0000c9cd 	.word	0x0000c9cd
   11914:	0000c9b9 	.word	0x0000c9b9
   11918:	00011969 	.word	0x00011969
   1191c:	0000cc45 	.word	0x0000cc45
   11920:	0001185d 	.word	0x0001185d
   11924:	0000c9f9 	.word	0x0000c9f9

00011928 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
   11928:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
   1192a:	b110      	cbz	r0, 11932 <usbd_event_cb+0xa>
   1192c:	2801      	cmp	r0, #1
   1192e:	d004      	beq.n	1193a <usbd_event_cb+0x12>
   11930:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
   11932:	2000      	movs	r0, #0
   11934:	4b02      	ldr	r3, [pc, #8]	; (11940 <usbd_event_cb+0x18>)
   11936:	4798      	blx	r3
		break;
   11938:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
   1193a:	4b02      	ldr	r3, [pc, #8]	; (11944 <usbd_event_cb+0x1c>)
   1193c:	4798      	blx	r3
   1193e:	bd08      	pop	{r3, pc}
   11940:	000117d5 	.word	0x000117d5
   11944:	000118d1 	.word	0x000118d1

00011948 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
   11948:	b500      	push	{lr}
   1194a:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
   1194c:	9101      	str	r1, [sp, #4]
   1194e:	9202      	str	r2, [sp, #8]
   11950:	f88d 000c 	strb.w	r0, [sp, #12]
   11954:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
   11958:	a801      	add	r0, sp, #4
   1195a:	4b02      	ldr	r3, [pc, #8]	; (11964 <usbdc_xfer+0x1c>)
   1195c:	4798      	blx	r3
}
   1195e:	b005      	add	sp, #20
   11960:	f85d fb04 	ldr.w	pc, [sp], #4
   11964:	0000ca45 	.word	0x0000ca45

00011968 <usbdc_cb_ctl_req>:
{
   11968:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1196c:	b083      	sub	sp, #12
   1196e:	4605      	mov	r5, r0
   11970:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
   11972:	2200      	movs	r2, #0
   11974:	4b9b      	ldr	r3, [pc, #620]	; (11be4 <usbdc_cb_ctl_req+0x27c>)
   11976:	4798      	blx	r3
   11978:	f1b0 3fff 	cmp.w	r0, #4294967295
   1197c:	d00b      	beq.n	11996 <usbdc_cb_ctl_req+0x2e>
   1197e:	2801      	cmp	r0, #1
   11980:	f000 81e3 	beq.w	11d4a <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
   11984:	7823      	ldrb	r3, [r4, #0]
   11986:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
   1198a:	d008      	beq.n	1199e <usbdc_cb_ctl_req+0x36>
   1198c:	2a80      	cmp	r2, #128	; 0x80
   1198e:	f000 80f4 	beq.w	11b7a <usbdc_cb_ctl_req+0x212>
		return false;
   11992:	2000      	movs	r0, #0
   11994:	e000      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11996:	2000      	movs	r0, #0
}
   11998:	b003      	add	sp, #12
   1199a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
   1199e:	7862      	ldrb	r2, [r4, #1]
   119a0:	3a01      	subs	r2, #1
   119a2:	2a0a      	cmp	r2, #10
   119a4:	f200 81d3 	bhi.w	11d4e <usbdc_cb_ctl_req+0x3e6>
   119a8:	e8df f012 	tbh	[pc, r2, lsl #1]
   119ac:	01d10060 	.word	0x01d10060
   119b0:	01d10076 	.word	0x01d10076
   119b4:	01d1000b 	.word	0x01d1000b
   119b8:	01d101d1 	.word	0x01d101d1
   119bc:	01d10015 	.word	0x01d10015
   119c0:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
   119c2:	2301      	movs	r3, #1
   119c4:	2200      	movs	r2, #0
   119c6:	4611      	mov	r1, r2
   119c8:	4628      	mov	r0, r5
   119ca:	4c87      	ldr	r4, [pc, #540]	; (11be8 <usbdc_cb_ctl_req+0x280>)
   119cc:	47a0      	blx	r4
   119ce:	fab0 f080 	clz	r0, r0
   119d2:	0940      	lsrs	r0, r0, #5
   119d4:	e7e0      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
   119d6:	8862      	ldrh	r2, [r4, #2]
   119d8:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
   119da:	b1ca      	cbz	r2, 11a10 <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
   119dc:	4b83      	ldr	r3, [pc, #524]	; (11bec <usbdc_cb_ctl_req+0x284>)
   119de:	681b      	ldr	r3, [r3, #0]
   119e0:	6859      	ldr	r1, [r3, #4]
   119e2:	6818      	ldr	r0, [r3, #0]
   119e4:	4b82      	ldr	r3, [pc, #520]	; (11bf0 <usbdc_cb_ctl_req+0x288>)
   119e6:	4798      	blx	r3
	if (NULL == cfg_desc) {
   119e8:	2800      	cmp	r0, #0
   119ea:	f000 81be 	beq.w	11d6a <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
   119ee:	78c2      	ldrb	r2, [r0, #3]
   119f0:	7881      	ldrb	r1, [r0, #2]
   119f2:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
   119f6:	fa10 f181 	uxtah	r1, r0, r1
   119fa:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   119fc:	2204      	movs	r2, #4
   119fe:	4b7d      	ldr	r3, [pc, #500]	; (11bf4 <usbdc_cb_ctl_req+0x28c>)
   11a00:	4798      	blx	r3
   11a02:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
   11a04:	b130      	cbz	r0, 11a14 <usbdc_cb_ctl_req+0xac>
   11a06:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
   11a08:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 11bec <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11a0c:	4f79      	ldr	r7, [pc, #484]	; (11bf4 <usbdc_cb_ctl_req+0x28c>)
   11a0e:	e018      	b.n	11a42 <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
   11a10:	4b79      	ldr	r3, [pc, #484]	; (11bf8 <usbdc_cb_ctl_req+0x290>)
   11a12:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
   11a14:	2301      	movs	r3, #1
   11a16:	2200      	movs	r2, #0
   11a18:	4611      	mov	r1, r2
   11a1a:	4628      	mov	r0, r5
   11a1c:	4c72      	ldr	r4, [pc, #456]	; (11be8 <usbdc_cb_ctl_req+0x280>)
   11a1e:	47a0      	blx	r4
   11a20:	fab0 f080 	clz	r0, r0
   11a24:	0940      	lsrs	r0, r0, #5
   11a26:	e7b7      	b.n	11998 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
   11a28:	464c      	mov	r4, r9
   11a2a:	e000      	b.n	11a2e <usbdc_cb_ctl_req+0xc6>
   11a2c:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
   11a2e:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
   11a30:	7803      	ldrb	r3, [r0, #0]
   11a32:	4418      	add	r0, r3
   11a34:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11a36:	2204      	movs	r2, #4
   11a38:	9901      	ldr	r1, [sp, #4]
   11a3a:	47b8      	blx	r7
   11a3c:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
   11a3e:	2800      	cmp	r0, #0
   11a40:	d0e8      	beq.n	11a14 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
   11a42:	f890 9002 	ldrb.w	r9, [r0, #2]
   11a46:	45a1      	cmp	r9, r4
   11a48:	d0f1      	beq.n	11a2e <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
   11a4a:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
   11a4e:	2c00      	cmp	r4, #0
   11a50:	d0ea      	beq.n	11a28 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
   11a52:	2600      	movs	r6, #0
   11a54:	6863      	ldr	r3, [r4, #4]
   11a56:	466a      	mov	r2, sp
   11a58:	4631      	mov	r1, r6
   11a5a:	4620      	mov	r0, r4
   11a5c:	4798      	blx	r3
   11a5e:	2800      	cmp	r0, #0
   11a60:	d0e4      	beq.n	11a2c <usbdc_cb_ctl_req+0xc4>
					func = func->next;
   11a62:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
   11a64:	2c00      	cmp	r4, #0
   11a66:	d1f5      	bne.n	11a54 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
   11a68:	464c      	mov	r4, r9
   11a6a:	e7e0      	b.n	11a2e <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11a6c:	f003 031f 	and.w	r3, r3, #31
   11a70:	2b02      	cmp	r3, #2
   11a72:	f040 816e 	bne.w	11d52 <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
   11a76:	88e3      	ldrh	r3, [r4, #6]
   11a78:	b10b      	cbz	r3, 11a7e <usbdc_cb_ctl_req+0x116>
			return false;
   11a7a:	2000      	movs	r0, #0
   11a7c:	e78c      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
   11a7e:	88a0      	ldrh	r0, [r4, #4]
   11a80:	2100      	movs	r1, #0
   11a82:	b2c0      	uxtb	r0, r0
   11a84:	4b5d      	ldr	r3, [pc, #372]	; (11bfc <usbdc_cb_ctl_req+0x294>)
   11a86:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   11a88:	2301      	movs	r3, #1
   11a8a:	2200      	movs	r2, #0
   11a8c:	4611      	mov	r1, r2
   11a8e:	4628      	mov	r0, r5
   11a90:	4c55      	ldr	r4, [pc, #340]	; (11be8 <usbdc_cb_ctl_req+0x280>)
   11a92:	47a0      	blx	r4
		return true;
   11a94:	2001      	movs	r0, #1
   11a96:	e77f      	b.n	11998 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11a98:	f003 031f 	and.w	r3, r3, #31
   11a9c:	2b02      	cmp	r3, #2
   11a9e:	f040 815a 	bne.w	11d56 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
   11aa2:	88e3      	ldrh	r3, [r4, #6]
   11aa4:	b10b      	cbz	r3, 11aaa <usbdc_cb_ctl_req+0x142>
			return false;
   11aa6:	2000      	movs	r0, #0
   11aa8:	e776      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
   11aaa:	88a0      	ldrh	r0, [r4, #4]
   11aac:	2101      	movs	r1, #1
   11aae:	b2c0      	uxtb	r0, r0
   11ab0:	4b52      	ldr	r3, [pc, #328]	; (11bfc <usbdc_cb_ctl_req+0x294>)
   11ab2:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   11ab4:	2301      	movs	r3, #1
   11ab6:	2200      	movs	r2, #0
   11ab8:	4611      	mov	r1, r2
   11aba:	4628      	mov	r0, r5
   11abc:	4c4a      	ldr	r4, [pc, #296]	; (11be8 <usbdc_cb_ctl_req+0x280>)
   11abe:	47a0      	blx	r4
		return true;
   11ac0:	2001      	movs	r0, #1
   11ac2:	e769      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
   11ac4:	8866      	ldrh	r6, [r4, #2]
   11ac6:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   11ac8:	4a48      	ldr	r2, [pc, #288]	; (11bec <usbdc_cb_ctl_req+0x284>)
   11aca:	6813      	ldr	r3, [r2, #0]
   11acc:	7ed2      	ldrb	r2, [r2, #27]
   11ace:	6859      	ldr	r1, [r3, #4]
   11ad0:	6818      	ldr	r0, [r3, #0]
   11ad2:	4b47      	ldr	r3, [pc, #284]	; (11bf0 <usbdc_cb_ctl_req+0x288>)
   11ad4:	4798      	blx	r3
	if (NULL == ifc) {
   11ad6:	2800      	cmp	r0, #0
   11ad8:	d045      	beq.n	11b66 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
   11ada:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
   11adc:	78c2      	ldrb	r2, [r0, #3]
   11ade:	7881      	ldrb	r1, [r0, #2]
   11ae0:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
   11ae4:	fa10 f181 	uxtah	r1, r0, r1
   11ae8:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
   11aea:	2204      	movs	r2, #4
   11aec:	4b41      	ldr	r3, [pc, #260]	; (11bf4 <usbdc_cb_ctl_req+0x28c>)
   11aee:	4798      	blx	r3
   11af0:	4603      	mov	r3, r0
   11af2:	2800      	cmp	r0, #0
   11af4:	d039      	beq.n	11b6a <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11af6:	2704      	movs	r7, #4
   11af8:	4d3e      	ldr	r5, [pc, #248]	; (11bf4 <usbdc_cb_ctl_req+0x28c>)
   11afa:	e008      	b.n	11b0e <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
   11afc:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
   11afe:	7803      	ldrb	r3, [r0, #0]
   11b00:	4418      	add	r0, r3
   11b02:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11b04:	463a      	mov	r2, r7
   11b06:	9901      	ldr	r1, [sp, #4]
   11b08:	47a8      	blx	r5
		if (NULL == ifc) {
   11b0a:	4603      	mov	r3, r0
   11b0c:	b378      	cbz	r0, 11b6e <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
   11b0e:	789a      	ldrb	r2, [r3, #2]
   11b10:	42a2      	cmp	r2, r4
   11b12:	d1f3      	bne.n	11afc <usbdc_cb_ctl_req+0x194>
   11b14:	78da      	ldrb	r2, [r3, #3]
   11b16:	42b2      	cmp	r2, r6
   11b18:	d1f0      	bne.n	11afc <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
   11b1a:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
   11b1c:	4b33      	ldr	r3, [pc, #204]	; (11bec <usbdc_cb_ctl_req+0x284>)
   11b1e:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
   11b20:	b33d      	cbz	r5, 11b72 <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
   11b22:	2701      	movs	r7, #1
   11b24:	686b      	ldr	r3, [r5, #4]
   11b26:	466a      	mov	r2, sp
   11b28:	4639      	mov	r1, r7
   11b2a:	4628      	mov	r0, r5
   11b2c:	4798      	blx	r3
   11b2e:	b120      	cbz	r0, 11b3a <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
   11b30:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
   11b32:	2d00      	cmp	r5, #0
   11b34:	d1f6      	bne.n	11b24 <usbdc_cb_ctl_req+0x1bc>
	return false;
   11b36:	2000      	movs	r0, #0
   11b38:	e72e      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
   11b3a:	686b      	ldr	r3, [r5, #4]
   11b3c:	466a      	mov	r2, sp
   11b3e:	2100      	movs	r1, #0
   11b40:	4628      	mov	r0, r5
   11b42:	4798      	blx	r3
   11b44:	b9b8      	cbnz	r0, 11b76 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
   11b46:	b136      	cbz	r6, 11b56 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
   11b48:	4a28      	ldr	r2, [pc, #160]	; (11bec <usbdc_cb_ctl_req+0x284>)
   11b4a:	2301      	movs	r3, #1
   11b4c:	fa03 f404 	lsl.w	r4, r3, r4
   11b50:	7f53      	ldrb	r3, [r2, #29]
   11b52:	4323      	orrs	r3, r4
   11b54:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
   11b56:	2300      	movs	r3, #0
   11b58:	461a      	mov	r2, r3
   11b5a:	4619      	mov	r1, r3
   11b5c:	4618      	mov	r0, r3
   11b5e:	4c22      	ldr	r4, [pc, #136]	; (11be8 <usbdc_cb_ctl_req+0x280>)
   11b60:	47a0      	blx	r4
			return true;
   11b62:	2001      	movs	r0, #1
   11b64:	e718      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11b66:	2000      	movs	r0, #0
   11b68:	e716      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11b6a:	2000      	movs	r0, #0
   11b6c:	e714      	b.n	11998 <usbdc_cb_ctl_req+0x30>
			return false;
   11b6e:	2000      	movs	r0, #0
   11b70:	e712      	b.n	11998 <usbdc_cb_ctl_req+0x30>
	return false;
   11b72:	2000      	movs	r0, #0
   11b74:	e710      	b.n	11998 <usbdc_cb_ctl_req+0x30>
			return false;
   11b76:	2000      	movs	r0, #0
   11b78:	e70e      	b.n	11998 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
   11b7a:	7862      	ldrb	r2, [r4, #1]
   11b7c:	2a0a      	cmp	r2, #10
   11b7e:	f200 80ec 	bhi.w	11d5a <usbdc_cb_ctl_req+0x3f2>
   11b82:	e8df f012 	tbh	[pc, r2, lsl #1]
   11b86:	008e      	.short	0x008e
   11b88:	00ea00ea 	.word	0x00ea00ea
   11b8c:	00ea00ea 	.word	0x00ea00ea
   11b90:	000b00ea 	.word	0x000b00ea
   11b94:	008200ea 	.word	0x008200ea
   11b98:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
   11b9c:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
   11b9e:	0a13      	lsrs	r3, r2, #8
   11ba0:	2b02      	cmp	r3, #2
   11ba2:	d02d      	beq.n	11c00 <usbdc_cb_ctl_req+0x298>
   11ba4:	2b03      	cmp	r3, #3
   11ba6:	d050      	beq.n	11c4a <usbdc_cb_ctl_req+0x2e2>
   11ba8:	2b01      	cmp	r3, #1
   11baa:	d001      	beq.n	11bb0 <usbdc_cb_ctl_req+0x248>
	return false;
   11bac:	2000      	movs	r0, #0
   11bae:	e6f3      	b.n	11998 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
   11bb0:	88e2      	ldrh	r2, [r4, #6]
   11bb2:	2a12      	cmp	r2, #18
   11bb4:	bf28      	it	cs
   11bb6:	2212      	movcs	r2, #18
   11bb8:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
   11bba:	4b0c      	ldr	r3, [pc, #48]	; (11bec <usbdc_cb_ctl_req+0x284>)
   11bbc:	681b      	ldr	r3, [r3, #0]
   11bbe:	2201      	movs	r2, #1
   11bc0:	6859      	ldr	r1, [r3, #4]
   11bc2:	6818      	ldr	r0, [r3, #0]
   11bc4:	4b0b      	ldr	r3, [pc, #44]	; (11bf4 <usbdc_cb_ctl_req+0x28c>)
   11bc6:	4798      	blx	r3
	if (!dev_desc) {
   11bc8:	4601      	mov	r1, r0
   11bca:	2800      	cmp	r0, #0
   11bcc:	f000 80c7 	beq.w	11d5e <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
   11bd0:	2300      	movs	r3, #0
   11bd2:	4622      	mov	r2, r4
   11bd4:	4628      	mov	r0, r5
   11bd6:	4c04      	ldr	r4, [pc, #16]	; (11be8 <usbdc_cb_ctl_req+0x280>)
   11bd8:	47a0      	blx	r4
   11bda:	fab0 f080 	clz	r0, r0
   11bde:	0940      	lsrs	r0, r0, #5
   11be0:	e6da      	b.n	11998 <usbdc_cb_ctl_req+0x30>
   11be2:	bf00      	nop
   11be4:	000117fd 	.word	0x000117fd
   11be8:	00011949 	.word	0x00011949
   11bec:	20000fc8 	.word	0x20000fc8
   11bf0:	00011ef5 	.word	0x00011ef5
   11bf4:	00011e75 	.word	0x00011e75
   11bf8:	000117b1 	.word	0x000117b1
   11bfc:	0000cbdd 	.word	0x0000cbdd
	uint16_t length   = req->wLength;
   11c00:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11c02:	4b5b      	ldr	r3, [pc, #364]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11c04:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
   11c06:	681b      	ldr	r3, [r3, #0]
   11c08:	3201      	adds	r2, #1
   11c0a:	b2d2      	uxtb	r2, r2
   11c0c:	6859      	ldr	r1, [r3, #4]
   11c0e:	6818      	ldr	r0, [r3, #0]
   11c10:	4b58      	ldr	r3, [pc, #352]	; (11d74 <usbdc_cb_ctl_req+0x40c>)
   11c12:	4798      	blx	r3
	if (NULL == cfg_desc) {
   11c14:	4601      	mov	r1, r0
   11c16:	2800      	cmp	r0, #0
   11c18:	f000 80a3 	beq.w	11d62 <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
   11c1c:	78c3      	ldrb	r3, [r0, #3]
   11c1e:	7882      	ldrb	r2, [r0, #2]
   11c20:	eb02 2203 	add.w	r2, r2, r3, lsl #8
   11c24:	b292      	uxth	r2, r2
	if (length <= total_len) {
   11c26:	4294      	cmp	r4, r2
   11c28:	d90d      	bls.n	11c46 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11c2a:	3e01      	subs	r6, #1
   11c2c:	4226      	tst	r6, r4
   11c2e:	bf0c      	ite	eq
   11c30:	2301      	moveq	r3, #1
   11c32:	2300      	movne	r3, #0
		length = total_len;
   11c34:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
   11c36:	4622      	mov	r2, r4
   11c38:	4628      	mov	r0, r5
   11c3a:	4c4f      	ldr	r4, [pc, #316]	; (11d78 <usbdc_cb_ctl_req+0x410>)
   11c3c:	47a0      	blx	r4
   11c3e:	fab0 f080 	clz	r0, r0
   11c42:	0940      	lsrs	r0, r0, #5
   11c44:	e6a8      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
   11c46:	2300      	movs	r3, #0
   11c48:	e7f5      	b.n	11c36 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
   11c4a:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11c4c:	4b48      	ldr	r3, [pc, #288]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11c4e:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
   11c50:	681b      	ldr	r3, [r3, #0]
   11c52:	b2d2      	uxtb	r2, r2
   11c54:	6859      	ldr	r1, [r3, #4]
   11c56:	6818      	ldr	r0, [r3, #0]
   11c58:	4b48      	ldr	r3, [pc, #288]	; (11d7c <usbdc_cb_ctl_req+0x414>)
   11c5a:	4798      	blx	r3
	if (NULL == str_desc) {
   11c5c:	4601      	mov	r1, r0
   11c5e:	2800      	cmp	r0, #0
   11c60:	f000 8081 	beq.w	11d66 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
   11c64:	7802      	ldrb	r2, [r0, #0]
   11c66:	4294      	cmp	r4, r2
   11c68:	d90d      	bls.n	11c86 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11c6a:	3e01      	subs	r6, #1
   11c6c:	4226      	tst	r6, r4
   11c6e:	bf0c      	ite	eq
   11c70:	2301      	moveq	r3, #1
   11c72:	2300      	movne	r3, #0
		length = str_desc[0];
   11c74:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
   11c76:	4622      	mov	r2, r4
   11c78:	4628      	mov	r0, r5
   11c7a:	4c3f      	ldr	r4, [pc, #252]	; (11d78 <usbdc_cb_ctl_req+0x410>)
   11c7c:	47a0      	blx	r4
   11c7e:	fab0 f080 	clz	r0, r0
   11c82:	0940      	lsrs	r0, r0, #5
   11c84:	e688      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
   11c86:	2300      	movs	r3, #0
   11c88:	e7f5      	b.n	11c76 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
   11c8a:	4939      	ldr	r1, [pc, #228]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11c8c:	694b      	ldr	r3, [r1, #20]
   11c8e:	7eca      	ldrb	r2, [r1, #27]
   11c90:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
   11c92:	2300      	movs	r3, #0
   11c94:	2201      	movs	r2, #1
   11c96:	6949      	ldr	r1, [r1, #20]
   11c98:	4628      	mov	r0, r5
   11c9a:	4c37      	ldr	r4, [pc, #220]	; (11d78 <usbdc_cb_ctl_req+0x410>)
   11c9c:	47a0      	blx	r4
		return true;
   11c9e:	2001      	movs	r0, #1
   11ca0:	e67a      	b.n	11998 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11ca2:	f003 031f 	and.w	r3, r3, #31
   11ca6:	2b01      	cmp	r3, #1
   11ca8:	d903      	bls.n	11cb2 <usbdc_cb_ctl_req+0x34a>
   11caa:	2b02      	cmp	r3, #2
   11cac:	d010      	beq.n	11cd0 <usbdc_cb_ctl_req+0x368>
		return false;
   11cae:	2000      	movs	r0, #0
   11cb0:	e672      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		st = 0;
   11cb2:	2300      	movs	r3, #0
   11cb4:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
   11cb6:	492e      	ldr	r1, [pc, #184]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11cb8:	694b      	ldr	r3, [r1, #20]
   11cba:	f8bd 2000 	ldrh.w	r2, [sp]
   11cbe:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
   11cc0:	2300      	movs	r3, #0
   11cc2:	2202      	movs	r2, #2
   11cc4:	6949      	ldr	r1, [r1, #20]
   11cc6:	4628      	mov	r0, r5
   11cc8:	4c2b      	ldr	r4, [pc, #172]	; (11d78 <usbdc_cb_ctl_req+0x410>)
   11cca:	47a0      	blx	r4
	return true;
   11ccc:	2001      	movs	r0, #1
   11cce:	e663      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
   11cd0:	88a0      	ldrh	r0, [r4, #4]
   11cd2:	2102      	movs	r1, #2
   11cd4:	b2c0      	uxtb	r0, r0
   11cd6:	4b2a      	ldr	r3, [pc, #168]	; (11d80 <usbdc_cb_ctl_req+0x418>)
   11cd8:	4798      	blx	r3
		if (st < 0) {
   11cda:	2800      	cmp	r0, #0
   11cdc:	db03      	blt.n	11ce6 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
   11cde:	f000 0001 	and.w	r0, r0, #1
   11ce2:	9000      	str	r0, [sp, #0]
   11ce4:	e7e7      	b.n	11cb6 <usbdc_cb_ctl_req+0x34e>
			return false;
   11ce6:	2000      	movs	r0, #0
   11ce8:	e656      	b.n	11998 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
   11cea:	4b21      	ldr	r3, [pc, #132]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11cec:	7f5b      	ldrb	r3, [r3, #29]
   11cee:	88a2      	ldrh	r2, [r4, #4]
   11cf0:	4113      	asrs	r3, r2
   11cf2:	f013 0f01 	tst.w	r3, #1
   11cf6:	d012      	beq.n	11d1e <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   11cf8:	4b1d      	ldr	r3, [pc, #116]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11cfa:	691d      	ldr	r5, [r3, #16]
	return false;
   11cfc:	2000      	movs	r0, #0
	while (NULL != func) {
   11cfe:	2d00      	cmp	r5, #0
   11d00:	f43f ae4a 	beq.w	11998 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
   11d04:	2602      	movs	r6, #2
   11d06:	686b      	ldr	r3, [r5, #4]
   11d08:	4622      	mov	r2, r4
   11d0a:	4631      	mov	r1, r6
   11d0c:	4628      	mov	r0, r5
   11d0e:	4798      	blx	r3
   11d10:	2800      	cmp	r0, #0
   11d12:	da0f      	bge.n	11d34 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
   11d14:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
   11d16:	2d00      	cmp	r5, #0
   11d18:	d1f5      	bne.n	11d06 <usbdc_cb_ctl_req+0x39e>
	return false;
   11d1a:	2000      	movs	r0, #0
   11d1c:	e63c      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
   11d1e:	4914      	ldr	r1, [pc, #80]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11d20:	694b      	ldr	r3, [r1, #20]
   11d22:	2000      	movs	r0, #0
   11d24:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11d26:	4603      	mov	r3, r0
   11d28:	2201      	movs	r2, #1
   11d2a:	6949      	ldr	r1, [r1, #20]
   11d2c:	4c12      	ldr	r4, [pc, #72]	; (11d78 <usbdc_cb_ctl_req+0x410>)
   11d2e:	47a0      	blx	r4
		return true;
   11d30:	2001      	movs	r0, #1
   11d32:	e631      	b.n	11998 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
   11d34:	490e      	ldr	r1, [pc, #56]	; (11d70 <usbdc_cb_ctl_req+0x408>)
   11d36:	694b      	ldr	r3, [r1, #20]
   11d38:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11d3a:	2300      	movs	r3, #0
   11d3c:	2201      	movs	r2, #1
   11d3e:	6949      	ldr	r1, [r1, #20]
   11d40:	4618      	mov	r0, r3
   11d42:	4c0d      	ldr	r4, [pc, #52]	; (11d78 <usbdc_cb_ctl_req+0x410>)
   11d44:	47a0      	blx	r4
			return true;
   11d46:	2001      	movs	r0, #1
   11d48:	e626      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return true;
   11d4a:	2001      	movs	r0, #1
   11d4c:	e624      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d4e:	2000      	movs	r0, #0
   11d50:	e622      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d52:	2000      	movs	r0, #0
   11d54:	e620      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d56:	2000      	movs	r0, #0
   11d58:	e61e      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d5a:	2000      	movs	r0, #0
   11d5c:	e61c      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d5e:	2000      	movs	r0, #0
   11d60:	e61a      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d62:	2000      	movs	r0, #0
   11d64:	e618      	b.n	11998 <usbdc_cb_ctl_req+0x30>
		return false;
   11d66:	2000      	movs	r0, #0
   11d68:	e616      	b.n	11998 <usbdc_cb_ctl_req+0x30>
			return false;
   11d6a:	2000      	movs	r0, #0
   11d6c:	e614      	b.n	11998 <usbdc_cb_ctl_req+0x30>
   11d6e:	bf00      	nop
   11d70:	20000fc8 	.word	0x20000fc8
   11d74:	00011ef5 	.word	0x00011ef5
   11d78:	00011949 	.word	0x00011949
   11d7c:	00011f5d 	.word	0x00011f5d
   11d80:	0000cbdd 	.word	0x0000cbdd

00011d84 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
   11d84:	b508      	push	{r3, lr}
	switch (type) {
   11d86:	2801      	cmp	r0, #1
   11d88:	d007      	beq.n	11d9a <usbdc_register_handler+0x16>
   11d8a:	b110      	cbz	r0, 11d92 <usbdc_register_handler+0xe>
   11d8c:	2802      	cmp	r0, #2
   11d8e:	d008      	beq.n	11da2 <usbdc_register_handler+0x1e>
   11d90:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
   11d92:	4806      	ldr	r0, [pc, #24]	; (11dac <usbdc_register_handler+0x28>)
   11d94:	4b06      	ldr	r3, [pc, #24]	; (11db0 <usbdc_register_handler+0x2c>)
   11d96:	4798      	blx	r3
		break;
   11d98:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
   11d9a:	4806      	ldr	r0, [pc, #24]	; (11db4 <usbdc_register_handler+0x30>)
   11d9c:	4b04      	ldr	r3, [pc, #16]	; (11db0 <usbdc_register_handler+0x2c>)
   11d9e:	4798      	blx	r3
		break;
   11da0:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
   11da2:	4805      	ldr	r0, [pc, #20]	; (11db8 <usbdc_register_handler+0x34>)
   11da4:	4b02      	ldr	r3, [pc, #8]	; (11db0 <usbdc_register_handler+0x2c>)
   11da6:	4798      	blx	r3
   11da8:	bd08      	pop	{r3, pc}
   11daa:	bf00      	nop
   11dac:	20000fcc 	.word	0x20000fcc
   11db0:	0000ccc1 	.word	0x0000ccc1
   11db4:	20000fd0 	.word	0x20000fd0
   11db8:	20000fd4 	.word	0x20000fd4

00011dbc <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
   11dbc:	b538      	push	{r3, r4, r5, lr}
   11dbe:	4605      	mov	r5, r0
	ASSERT(ctrl_buf);

	int32_t rc;

	rc = usb_d_init();
   11dc0:	4b09      	ldr	r3, [pc, #36]	; (11de8 <usbdc_init+0x2c>)
   11dc2:	4798      	blx	r3
	if (rc < 0) {
   11dc4:	2800      	cmp	r0, #0
   11dc6:	db0e      	blt.n	11de6 <usbdc_init+0x2a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
   11dc8:	4c08      	ldr	r4, [pc, #32]	; (11dec <usbdc_init+0x30>)
   11dca:	2220      	movs	r2, #32
   11dcc:	2100      	movs	r1, #0
   11dce:	4620      	mov	r0, r4
   11dd0:	4b07      	ldr	r3, [pc, #28]	; (11df0 <usbdc_init+0x34>)
   11dd2:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
   11dd4:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
   11dd6:	4907      	ldr	r1, [pc, #28]	; (11df4 <usbdc_init+0x38>)
   11dd8:	2000      	movs	r0, #0
   11dda:	4c07      	ldr	r4, [pc, #28]	; (11df8 <usbdc_init+0x3c>)
   11ddc:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
   11dde:	4907      	ldr	r1, [pc, #28]	; (11dfc <usbdc_init+0x40>)
   11de0:	2001      	movs	r0, #1
   11de2:	47a0      	blx	r4

	return 0;
   11de4:	2000      	movs	r0, #0
}
   11de6:	bd38      	pop	{r3, r4, r5, pc}
   11de8:	0000c8c1 	.word	0x0000c8c1
   11dec:	20000fc8 	.word	0x20000fc8
   11df0:	00012943 	.word	0x00012943
   11df4:	0001183d 	.word	0x0001183d
   11df8:	0000c929 	.word	0x0000c929
   11dfc:	00011929 	.word	0x00011929

00011e00 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
   11e00:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
   11e02:	4601      	mov	r1, r0
   11e04:	4801      	ldr	r0, [pc, #4]	; (11e0c <usbdc_register_function+0xc>)
   11e06:	4b02      	ldr	r3, [pc, #8]	; (11e10 <usbdc_register_function+0x10>)
   11e08:	4798      	blx	r3
   11e0a:	bd08      	pop	{r3, pc}
   11e0c:	20000fd8 	.word	0x20000fd8
   11e10:	0000ccc1 	.word	0x0000ccc1

00011e14 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
   11e14:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
   11e16:	4b0a      	ldr	r3, [pc, #40]	; (11e40 <usbdc_start+0x2c>)
   11e18:	7e9b      	ldrb	r3, [r3, #26]
   11e1a:	b95b      	cbnz	r3, 11e34 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
   11e1c:	b168      	cbz	r0, 11e3a <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
   11e1e:	4b08      	ldr	r3, [pc, #32]	; (11e40 <usbdc_start+0x2c>)
   11e20:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
   11e22:	6802      	ldr	r2, [r0, #0]
   11e24:	79d2      	ldrb	r2, [r2, #7]
   11e26:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
   11e28:	2201      	movs	r2, #1
   11e2a:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
   11e2c:	4b05      	ldr	r3, [pc, #20]	; (11e44 <usbdc_start+0x30>)
   11e2e:	4798      	blx	r3
	return ERR_NONE;
   11e30:	2000      	movs	r0, #0
   11e32:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
   11e34:	f06f 0003 	mvn.w	r0, #3
   11e38:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
   11e3a:	f06f 0008 	mvn.w	r0, #8
}
   11e3e:	bd08      	pop	{r3, pc}
   11e40:	20000fc8 	.word	0x20000fc8
   11e44:	0000c935 	.word	0x0000c935

00011e48 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
   11e48:	b508      	push	{r3, lr}
	usb_d_attach();
   11e4a:	4b01      	ldr	r3, [pc, #4]	; (11e50 <usbdc_attach+0x8>)
   11e4c:	4798      	blx	r3
   11e4e:	bd08      	pop	{r3, pc}
   11e50:	0000c941 	.word	0x0000c941

00011e54 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
   11e54:	4b01      	ldr	r3, [pc, #4]	; (11e5c <usbdc_get_ctrl_buffer+0x8>)
   11e56:	6958      	ldr	r0, [r3, #20]
   11e58:	4770      	bx	lr
   11e5a:	bf00      	nop
   11e5c:	20000fc8 	.word	0x20000fc8

00011e60 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
   11e60:	4b03      	ldr	r3, [pc, #12]	; (11e70 <usbdc_get_state+0x10>)
   11e62:	7e98      	ldrb	r0, [r3, #26]
   11e64:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
   11e68:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
   11e6a:	bf18      	it	ne
   11e6c:	2010      	movne	r0, #16
   11e6e:	4770      	bx	lr
   11e70:	20000fc8 	.word	0x20000fc8

00011e74 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
   11e74:	4288      	cmp	r0, r1
   11e76:	d214      	bcs.n	11ea2 <usb_find_desc+0x2e>
	return desc[0];
   11e78:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   11e7a:	2b01      	cmp	r3, #1
   11e7c:	d913      	bls.n	11ea6 <usb_find_desc+0x32>
{
   11e7e:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
   11e80:	7844      	ldrb	r4, [r0, #1]
   11e82:	4294      	cmp	r4, r2
   11e84:	d00a      	beq.n	11e9c <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
   11e86:	4418      	add	r0, r3
	while (desc < eof) {
   11e88:	4281      	cmp	r1, r0
   11e8a:	d906      	bls.n	11e9a <usb_find_desc+0x26>
	return desc[0];
   11e8c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   11e8e:	2b01      	cmp	r3, #1
   11e90:	d90b      	bls.n	11eaa <usb_find_desc+0x36>
	return desc[1];
   11e92:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
   11e94:	4294      	cmp	r4, r2
   11e96:	d1f6      	bne.n	11e86 <usb_find_desc+0x12>
   11e98:	e000      	b.n	11e9c <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
   11e9a:	2000      	movs	r0, #0
}
   11e9c:	f85d 4b04 	ldr.w	r4, [sp], #4
   11ea0:	4770      	bx	lr
	return NULL;
   11ea2:	2000      	movs	r0, #0
   11ea4:	4770      	bx	lr
		_desc_len_check();
   11ea6:	2000      	movs	r0, #0
   11ea8:	4770      	bx	lr
   11eaa:	2000      	movs	r0, #0
   11eac:	e7f6      	b.n	11e9c <usb_find_desc+0x28>

00011eae <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
   11eae:	4288      	cmp	r0, r1
   11eb0:	d216      	bcs.n	11ee0 <usb_find_ep_desc+0x32>
	return desc[0];
   11eb2:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   11eb4:	2b01      	cmp	r3, #1
   11eb6:	d915      	bls.n	11ee4 <usb_find_ep_desc+0x36>
	return desc[1];
   11eb8:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
   11eba:	2a04      	cmp	r2, #4
   11ebc:	d014      	beq.n	11ee8 <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
   11ebe:	2a05      	cmp	r2, #5
   11ec0:	d00b      	beq.n	11eda <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
   11ec2:	4418      	add	r0, r3
	while (desc < eof) {
   11ec4:	4281      	cmp	r1, r0
   11ec6:	d909      	bls.n	11edc <usb_find_ep_desc+0x2e>
	return desc[0];
   11ec8:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   11eca:	2b01      	cmp	r3, #1
   11ecc:	d90e      	bls.n	11eec <usb_find_ep_desc+0x3e>
	return desc[1];
   11ece:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
   11ed0:	2a04      	cmp	r2, #4
   11ed2:	d00d      	beq.n	11ef0 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
   11ed4:	2a05      	cmp	r2, #5
   11ed6:	d1f4      	bne.n	11ec2 <usb_find_ep_desc+0x14>
   11ed8:	e00b      	b.n	11ef2 <usb_find_ep_desc+0x44>
   11eda:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
   11edc:	2000      	movs	r0, #0
   11ede:	4770      	bx	lr
   11ee0:	2000      	movs	r0, #0
   11ee2:	4770      	bx	lr
		_desc_len_check();
   11ee4:	2000      	movs	r0, #0
   11ee6:	4770      	bx	lr
	return NULL;
   11ee8:	2000      	movs	r0, #0
   11eea:	4770      	bx	lr
		_desc_len_check();
   11eec:	2000      	movs	r0, #0
   11eee:	4770      	bx	lr
	return NULL;
   11ef0:	2000      	movs	r0, #0
}
   11ef2:	4770      	bx	lr

00011ef4 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
   11ef4:	b538      	push	{r3, r4, r5, lr}
   11ef6:	460c      	mov	r4, r1
   11ef8:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
   11efa:	2202      	movs	r2, #2
   11efc:	4b16      	ldr	r3, [pc, #88]	; (11f58 <usb_find_cfg_desc+0x64>)
   11efe:	4798      	blx	r3
	if (!desc) {
   11f00:	4603      	mov	r3, r0
   11f02:	b1e8      	cbz	r0, 11f40 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
   11f04:	4284      	cmp	r4, r0
   11f06:	d91d      	bls.n	11f44 <usb_find_cfg_desc+0x50>
		_desc_len_check();
   11f08:	7802      	ldrb	r2, [r0, #0]
   11f0a:	2a01      	cmp	r2, #1
   11f0c:	d91c      	bls.n	11f48 <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
   11f0e:	7842      	ldrb	r2, [r0, #1]
   11f10:	2a02      	cmp	r2, #2
   11f12:	d11b      	bne.n	11f4c <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
   11f14:	7942      	ldrb	r2, [r0, #5]
   11f16:	42aa      	cmp	r2, r5
   11f18:	d012      	beq.n	11f40 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
   11f1a:	78d9      	ldrb	r1, [r3, #3]
   11f1c:	789a      	ldrb	r2, [r3, #2]
   11f1e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
   11f22:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
   11f26:	429c      	cmp	r4, r3
   11f28:	d909      	bls.n	11f3e <usb_find_cfg_desc+0x4a>
		_desc_len_check();
   11f2a:	781a      	ldrb	r2, [r3, #0]
   11f2c:	2a01      	cmp	r2, #1
   11f2e:	d90f      	bls.n	11f50 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
   11f30:	785a      	ldrb	r2, [r3, #1]
   11f32:	2a02      	cmp	r2, #2
   11f34:	d10e      	bne.n	11f54 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
   11f36:	795a      	ldrb	r2, [r3, #5]
   11f38:	42aa      	cmp	r2, r5
   11f3a:	d1ee      	bne.n	11f1a <usb_find_cfg_desc+0x26>
   11f3c:	e000      	b.n	11f40 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
   11f3e:	2300      	movs	r3, #0
}
   11f40:	4618      	mov	r0, r3
   11f42:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
   11f44:	2300      	movs	r3, #0
   11f46:	e7fb      	b.n	11f40 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
   11f48:	2300      	movs	r3, #0
   11f4a:	e7f9      	b.n	11f40 <usb_find_cfg_desc+0x4c>
	return NULL;
   11f4c:	2300      	movs	r3, #0
   11f4e:	e7f7      	b.n	11f40 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
   11f50:	2300      	movs	r3, #0
   11f52:	e7f5      	b.n	11f40 <usb_find_cfg_desc+0x4c>
	return NULL;
   11f54:	2300      	movs	r3, #0
   11f56:	e7f3      	b.n	11f40 <usb_find_cfg_desc+0x4c>
   11f58:	00011e75 	.word	0x00011e75

00011f5c <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
   11f5c:	4288      	cmp	r0, r1
   11f5e:	d217      	bcs.n	11f90 <usb_find_str_desc+0x34>
{
   11f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11f64:	460d      	mov	r5, r1
   11f66:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
   11f68:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
   11f6a:	f04f 0803 	mov.w	r8, #3
   11f6e:	4f0c      	ldr	r7, [pc, #48]	; (11fa0 <usb_find_str_desc+0x44>)
   11f70:	4642      	mov	r2, r8
   11f72:	4629      	mov	r1, r5
   11f74:	47b8      	blx	r7
		if (desc) {
   11f76:	4603      	mov	r3, r0
   11f78:	b170      	cbz	r0, 11f98 <usb_find_str_desc+0x3c>
	return desc[0];
   11f7a:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
   11f7c:	2801      	cmp	r0, #1
   11f7e:	d90a      	bls.n	11f96 <usb_find_str_desc+0x3a>
			if (i == str_index) {
   11f80:	42a6      	cmp	r6, r4
   11f82:	d009      	beq.n	11f98 <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
   11f84:	4418      	add	r0, r3
   11f86:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
   11f88:	4285      	cmp	r5, r0
   11f8a:	d8f1      	bhi.n	11f70 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
   11f8c:	2300      	movs	r3, #0
   11f8e:	e003      	b.n	11f98 <usb_find_str_desc+0x3c>
   11f90:	2300      	movs	r3, #0
}
   11f92:	4618      	mov	r0, r3
   11f94:	4770      	bx	lr
			_desc_len_check();
   11f96:	2300      	movs	r3, #0
}
   11f98:	4618      	mov	r0, r3
   11f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11f9e:	bf00      	nop
   11fa0:	00011e75 	.word	0x00011e75

00011fa4 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
   11fa4:	4b3a      	ldr	r3, [pc, #232]	; (12090 <hiddf_demo_sof_event+0xec>)
   11fa6:	791b      	ldrb	r3, [r3, #4]
   11fa8:	2b0a      	cmp	r3, #10
   11faa:	d803      	bhi.n	11fb4 <hiddf_demo_sof_event+0x10>
   11fac:	3301      	adds	r3, #1
   11fae:	4a38      	ldr	r2, [pc, #224]	; (12090 <hiddf_demo_sof_event+0xec>)
   11fb0:	7113      	strb	r3, [r2, #4]
   11fb2:	4770      	bx	lr
{
   11fb4:	b570      	push	{r4, r5, r6, lr}
   11fb6:	b084      	sub	sp, #16
		interval = 0;
   11fb8:	4b35      	ldr	r3, [pc, #212]	; (12090 <hiddf_demo_sof_event+0xec>)
   11fba:	2200      	movs	r2, #0
   11fbc:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
   11fbe:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
   11fc0:	a801      	add	r0, sp, #4
   11fc2:	4b34      	ldr	r3, [pc, #208]	; (12094 <hiddf_demo_sof_event+0xf0>)
   11fc4:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   11fc6:	096b      	lsrs	r3, r5, #5
   11fc8:	4933      	ldr	r1, [pc, #204]	; (12098 <hiddf_demo_sof_event+0xf4>)
   11fca:	01db      	lsls	r3, r3, #7
   11fcc:	18ca      	adds	r2, r1, r3
   11fce:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   11fd0:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   11fd2:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   11fd4:	405c      	eors	r4, r3
   11fd6:	400c      	ands	r4, r1
   11fd8:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   11fda:	a801      	add	r0, sp, #4
   11fdc:	4b2f      	ldr	r3, [pc, #188]	; (1209c <hiddf_demo_sof_event+0xf8>)
   11fde:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
   11fe0:	f005 051f 	and.w	r5, r5, #31
   11fe4:	2301      	movs	r3, #1
   11fe6:	fa03 f505 	lsl.w	r5, r3, r5
   11fea:	4225      	tst	r5, r4
   11fec:	d040      	beq.n	12070 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
   11fee:	4b28      	ldr	r3, [pc, #160]	; (12090 <hiddf_demo_sof_event+0xec>)
   11ff0:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
   11ff2:	a802      	add	r0, sp, #8
   11ff4:	4b27      	ldr	r3, [pc, #156]	; (12094 <hiddf_demo_sof_event+0xf0>)
   11ff6:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   11ff8:	096b      	lsrs	r3, r5, #5
   11ffa:	4927      	ldr	r1, [pc, #156]	; (12098 <hiddf_demo_sof_event+0xf4>)
   11ffc:	01db      	lsls	r3, r3, #7
   11ffe:	18ca      	adds	r2, r1, r3
   12000:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   12002:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   12004:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   12006:	405c      	eors	r4, r3
   12008:	400c      	ands	r4, r1
   1200a:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   1200c:	a802      	add	r0, sp, #8
   1200e:	4b23      	ldr	r3, [pc, #140]	; (1209c <hiddf_demo_sof_event+0xf8>)
   12010:	4798      	blx	r3
   12012:	f005 051f 	and.w	r5, r5, #31
   12016:	2301      	movs	r3, #1
   12018:	fa03 f505 	lsl.w	r5, r3, r5
   1201c:	4225      	tst	r5, r4
   1201e:	d02d      	beq.n	1207c <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
   12020:	4d1b      	ldr	r5, [pc, #108]	; (12090 <hiddf_demo_sof_event+0xec>)
   12022:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
   12024:	a803      	add	r0, sp, #12
   12026:	4b1b      	ldr	r3, [pc, #108]	; (12094 <hiddf_demo_sof_event+0xf0>)
   12028:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   1202a:	0973      	lsrs	r3, r6, #5
   1202c:	491a      	ldr	r1, [pc, #104]	; (12098 <hiddf_demo_sof_event+0xf4>)
   1202e:	01db      	lsls	r3, r3, #7
   12030:	18ca      	adds	r2, r1, r3
   12032:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   12034:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   12036:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   12038:	405c      	eors	r4, r3
   1203a:	400c      	ands	r4, r1
   1203c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   1203e:	a803      	add	r0, sp, #12
   12040:	4b16      	ldr	r3, [pc, #88]	; (1209c <hiddf_demo_sof_event+0xf8>)
   12042:	4798      	blx	r3
   12044:	f006 061f 	and.w	r6, r6, #31
   12048:	2301      	movs	r3, #1
   1204a:	40b3      	lsls	r3, r6
   1204c:	401c      	ands	r4, r3
   1204e:	bf0c      	ite	eq
   12050:	2301      	moveq	r3, #1
   12052:	2300      	movne	r3, #0
   12054:	7d2a      	ldrb	r2, [r5, #20]
   12056:	429a      	cmp	r2, r3
   12058:	d008      	beq.n	1206c <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
   1205a:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
   1205c:	b19c      	cbz	r4, 12086 <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
   1205e:	2200      	movs	r2, #0
   12060:	4b0f      	ldr	r3, [pc, #60]	; (120a0 <hiddf_demo_sof_event+0xfc>)
   12062:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
   12064:	2101      	movs	r1, #1
   12066:	480e      	ldr	r0, [pc, #56]	; (120a0 <hiddf_demo_sof_event+0xfc>)
   12068:	4b0e      	ldr	r3, [pc, #56]	; (120a4 <hiddf_demo_sof_event+0x100>)
   1206a:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
   1206c:	b004      	add	sp, #16
   1206e:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
   12070:	4619      	mov	r1, r3
   12072:	f06f 0004 	mvn.w	r0, #4
   12076:	4b0c      	ldr	r3, [pc, #48]	; (120a8 <hiddf_demo_sof_event+0x104>)
   12078:	4798      	blx	r3
   1207a:	e7b8      	b.n	11fee <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
   1207c:	4619      	mov	r1, r3
   1207e:	2005      	movs	r0, #5
   12080:	4b09      	ldr	r3, [pc, #36]	; (120a8 <hiddf_demo_sof_event+0x104>)
   12082:	4798      	blx	r3
   12084:	e7cc      	b.n	12020 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
   12086:	2201      	movs	r2, #1
   12088:	4b05      	ldr	r3, [pc, #20]	; (120a0 <hiddf_demo_sof_event+0xfc>)
   1208a:	709a      	strb	r2, [r3, #2]
   1208c:	e7ea      	b.n	12064 <hiddf_demo_sof_event+0xc0>
   1208e:	bf00      	nop
   12090:	20000fe8 	.word	0x20000fe8
   12094:	0000bbfd 	.word	0x0000bbfd
   12098:	41008000 	.word	0x41008000
   1209c:	0000bc0b 	.word	0x0000bc0b
   120a0:	200003a8 	.word	0x200003a8
   120a4:	000111d1 	.word	0x000111d1
   120a8:	00011465 	.word	0x00011465

000120ac <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
   120ac:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
   120ae:	4805      	ldr	r0, [pc, #20]	; (120c4 <composite_device_init+0x18>)
   120b0:	4b05      	ldr	r3, [pc, #20]	; (120c8 <composite_device_init+0x1c>)
   120b2:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
   120b4:	4b05      	ldr	r3, [pc, #20]	; (120cc <composite_device_init+0x20>)
   120b6:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
   120b8:	4b05      	ldr	r3, [pc, #20]	; (120d0 <composite_device_init+0x24>)
   120ba:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
   120bc:	4b05      	ldr	r3, [pc, #20]	; (120d4 <composite_device_init+0x28>)
   120be:	4798      	blx	r3
   120c0:	bd08      	pop	{r3, pc}
   120c2:	bf00      	nop
   120c4:	20001000 	.word	0x20001000
   120c8:	00011dbd 	.word	0x00011dbd
   120cc:	00010ed9 	.word	0x00010ed9
   120d0:	00011421 	.word	0x00011421
   120d4:	0001118d 	.word	0x0001118d

000120d8 <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
   120d8:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
   120da:	4803      	ldr	r0, [pc, #12]	; (120e8 <composite_device_start+0x10>)
   120dc:	4b03      	ldr	r3, [pc, #12]	; (120ec <composite_device_start+0x14>)
   120de:	4798      	blx	r3
	usbdc_attach();
   120e0:	4b03      	ldr	r3, [pc, #12]	; (120f0 <composite_device_start+0x18>)
   120e2:	4798      	blx	r3
   120e4:	bd08      	pop	{r3, pc}
   120e6:	bf00      	nop
   120e8:	200003b4 	.word	0x200003b4
   120ec:	00011e15 	.word	0x00011e15
   120f0:	00011e49 	.word	0x00011e49

000120f4 <usb_init>:
		}
	}
}

void usb_init(void)
{
   120f4:	b508      	push	{r3, lr}

	composite_device_init();
   120f6:	4b01      	ldr	r3, [pc, #4]	; (120fc <usb_init+0x8>)
   120f8:	4798      	blx	r3
   120fa:	bd08      	pop	{r3, pc}
   120fc:	000120ad 	.word	0x000120ad

00012100 <__aeabi_drsub>:
   12100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   12104:	e002      	b.n	1210c <__adddf3>
   12106:	bf00      	nop

00012108 <__aeabi_dsub>:
   12108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0001210c <__adddf3>:
   1210c:	b530      	push	{r4, r5, lr}
   1210e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   12112:	ea4f 0543 	mov.w	r5, r3, lsl #1
   12116:	ea94 0f05 	teq	r4, r5
   1211a:	bf08      	it	eq
   1211c:	ea90 0f02 	teqeq	r0, r2
   12120:	bf1f      	itttt	ne
   12122:	ea54 0c00 	orrsne.w	ip, r4, r0
   12126:	ea55 0c02 	orrsne.w	ip, r5, r2
   1212a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   1212e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   12132:	f000 80e2 	beq.w	122fa <__adddf3+0x1ee>
   12136:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1213a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   1213e:	bfb8      	it	lt
   12140:	426d      	neglt	r5, r5
   12142:	dd0c      	ble.n	1215e <__adddf3+0x52>
   12144:	442c      	add	r4, r5
   12146:	ea80 0202 	eor.w	r2, r0, r2
   1214a:	ea81 0303 	eor.w	r3, r1, r3
   1214e:	ea82 0000 	eor.w	r0, r2, r0
   12152:	ea83 0101 	eor.w	r1, r3, r1
   12156:	ea80 0202 	eor.w	r2, r0, r2
   1215a:	ea81 0303 	eor.w	r3, r1, r3
   1215e:	2d36      	cmp	r5, #54	; 0x36
   12160:	bf88      	it	hi
   12162:	bd30      	pophi	{r4, r5, pc}
   12164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   12168:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1216c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   12170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   12174:	d002      	beq.n	1217c <__adddf3+0x70>
   12176:	4240      	negs	r0, r0
   12178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1217c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   12180:	ea4f 3303 	mov.w	r3, r3, lsl #12
   12184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   12188:	d002      	beq.n	12190 <__adddf3+0x84>
   1218a:	4252      	negs	r2, r2
   1218c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   12190:	ea94 0f05 	teq	r4, r5
   12194:	f000 80a7 	beq.w	122e6 <__adddf3+0x1da>
   12198:	f1a4 0401 	sub.w	r4, r4, #1
   1219c:	f1d5 0e20 	rsbs	lr, r5, #32
   121a0:	db0d      	blt.n	121be <__adddf3+0xb2>
   121a2:	fa02 fc0e 	lsl.w	ip, r2, lr
   121a6:	fa22 f205 	lsr.w	r2, r2, r5
   121aa:	1880      	adds	r0, r0, r2
   121ac:	f141 0100 	adc.w	r1, r1, #0
   121b0:	fa03 f20e 	lsl.w	r2, r3, lr
   121b4:	1880      	adds	r0, r0, r2
   121b6:	fa43 f305 	asr.w	r3, r3, r5
   121ba:	4159      	adcs	r1, r3
   121bc:	e00e      	b.n	121dc <__adddf3+0xd0>
   121be:	f1a5 0520 	sub.w	r5, r5, #32
   121c2:	f10e 0e20 	add.w	lr, lr, #32
   121c6:	2a01      	cmp	r2, #1
   121c8:	fa03 fc0e 	lsl.w	ip, r3, lr
   121cc:	bf28      	it	cs
   121ce:	f04c 0c02 	orrcs.w	ip, ip, #2
   121d2:	fa43 f305 	asr.w	r3, r3, r5
   121d6:	18c0      	adds	r0, r0, r3
   121d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   121dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   121e0:	d507      	bpl.n	121f2 <__adddf3+0xe6>
   121e2:	f04f 0e00 	mov.w	lr, #0
   121e6:	f1dc 0c00 	rsbs	ip, ip, #0
   121ea:	eb7e 0000 	sbcs.w	r0, lr, r0
   121ee:	eb6e 0101 	sbc.w	r1, lr, r1
   121f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   121f6:	d31b      	bcc.n	12230 <__adddf3+0x124>
   121f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   121fc:	d30c      	bcc.n	12218 <__adddf3+0x10c>
   121fe:	0849      	lsrs	r1, r1, #1
   12200:	ea5f 0030 	movs.w	r0, r0, rrx
   12204:	ea4f 0c3c 	mov.w	ip, ip, rrx
   12208:	f104 0401 	add.w	r4, r4, #1
   1220c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   12210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   12214:	f080 809a 	bcs.w	1234c <__adddf3+0x240>
   12218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   1221c:	bf08      	it	eq
   1221e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   12222:	f150 0000 	adcs.w	r0, r0, #0
   12226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1222a:	ea41 0105 	orr.w	r1, r1, r5
   1222e:	bd30      	pop	{r4, r5, pc}
   12230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   12234:	4140      	adcs	r0, r0
   12236:	eb41 0101 	adc.w	r1, r1, r1
   1223a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1223e:	f1a4 0401 	sub.w	r4, r4, #1
   12242:	d1e9      	bne.n	12218 <__adddf3+0x10c>
   12244:	f091 0f00 	teq	r1, #0
   12248:	bf04      	itt	eq
   1224a:	4601      	moveq	r1, r0
   1224c:	2000      	moveq	r0, #0
   1224e:	fab1 f381 	clz	r3, r1
   12252:	bf08      	it	eq
   12254:	3320      	addeq	r3, #32
   12256:	f1a3 030b 	sub.w	r3, r3, #11
   1225a:	f1b3 0220 	subs.w	r2, r3, #32
   1225e:	da0c      	bge.n	1227a <__adddf3+0x16e>
   12260:	320c      	adds	r2, #12
   12262:	dd08      	ble.n	12276 <__adddf3+0x16a>
   12264:	f102 0c14 	add.w	ip, r2, #20
   12268:	f1c2 020c 	rsb	r2, r2, #12
   1226c:	fa01 f00c 	lsl.w	r0, r1, ip
   12270:	fa21 f102 	lsr.w	r1, r1, r2
   12274:	e00c      	b.n	12290 <__adddf3+0x184>
   12276:	f102 0214 	add.w	r2, r2, #20
   1227a:	bfd8      	it	le
   1227c:	f1c2 0c20 	rsble	ip, r2, #32
   12280:	fa01 f102 	lsl.w	r1, r1, r2
   12284:	fa20 fc0c 	lsr.w	ip, r0, ip
   12288:	bfdc      	itt	le
   1228a:	ea41 010c 	orrle.w	r1, r1, ip
   1228e:	4090      	lslle	r0, r2
   12290:	1ae4      	subs	r4, r4, r3
   12292:	bfa2      	ittt	ge
   12294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   12298:	4329      	orrge	r1, r5
   1229a:	bd30      	popge	{r4, r5, pc}
   1229c:	ea6f 0404 	mvn.w	r4, r4
   122a0:	3c1f      	subs	r4, #31
   122a2:	da1c      	bge.n	122de <__adddf3+0x1d2>
   122a4:	340c      	adds	r4, #12
   122a6:	dc0e      	bgt.n	122c6 <__adddf3+0x1ba>
   122a8:	f104 0414 	add.w	r4, r4, #20
   122ac:	f1c4 0220 	rsb	r2, r4, #32
   122b0:	fa20 f004 	lsr.w	r0, r0, r4
   122b4:	fa01 f302 	lsl.w	r3, r1, r2
   122b8:	ea40 0003 	orr.w	r0, r0, r3
   122bc:	fa21 f304 	lsr.w	r3, r1, r4
   122c0:	ea45 0103 	orr.w	r1, r5, r3
   122c4:	bd30      	pop	{r4, r5, pc}
   122c6:	f1c4 040c 	rsb	r4, r4, #12
   122ca:	f1c4 0220 	rsb	r2, r4, #32
   122ce:	fa20 f002 	lsr.w	r0, r0, r2
   122d2:	fa01 f304 	lsl.w	r3, r1, r4
   122d6:	ea40 0003 	orr.w	r0, r0, r3
   122da:	4629      	mov	r1, r5
   122dc:	bd30      	pop	{r4, r5, pc}
   122de:	fa21 f004 	lsr.w	r0, r1, r4
   122e2:	4629      	mov	r1, r5
   122e4:	bd30      	pop	{r4, r5, pc}
   122e6:	f094 0f00 	teq	r4, #0
   122ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   122ee:	bf06      	itte	eq
   122f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   122f4:	3401      	addeq	r4, #1
   122f6:	3d01      	subne	r5, #1
   122f8:	e74e      	b.n	12198 <__adddf3+0x8c>
   122fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   122fe:	bf18      	it	ne
   12300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   12304:	d029      	beq.n	1235a <__adddf3+0x24e>
   12306:	ea94 0f05 	teq	r4, r5
   1230a:	bf08      	it	eq
   1230c:	ea90 0f02 	teqeq	r0, r2
   12310:	d005      	beq.n	1231e <__adddf3+0x212>
   12312:	ea54 0c00 	orrs.w	ip, r4, r0
   12316:	bf04      	itt	eq
   12318:	4619      	moveq	r1, r3
   1231a:	4610      	moveq	r0, r2
   1231c:	bd30      	pop	{r4, r5, pc}
   1231e:	ea91 0f03 	teq	r1, r3
   12322:	bf1e      	ittt	ne
   12324:	2100      	movne	r1, #0
   12326:	2000      	movne	r0, #0
   12328:	bd30      	popne	{r4, r5, pc}
   1232a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   1232e:	d105      	bne.n	1233c <__adddf3+0x230>
   12330:	0040      	lsls	r0, r0, #1
   12332:	4149      	adcs	r1, r1
   12334:	bf28      	it	cs
   12336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1233a:	bd30      	pop	{r4, r5, pc}
   1233c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   12340:	bf3c      	itt	cc
   12342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   12346:	bd30      	popcc	{r4, r5, pc}
   12348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   1234c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   12350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   12354:	f04f 0000 	mov.w	r0, #0
   12358:	bd30      	pop	{r4, r5, pc}
   1235a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1235e:	bf1a      	itte	ne
   12360:	4619      	movne	r1, r3
   12362:	4610      	movne	r0, r2
   12364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   12368:	bf1c      	itt	ne
   1236a:	460b      	movne	r3, r1
   1236c:	4602      	movne	r2, r0
   1236e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   12372:	bf06      	itte	eq
   12374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   12378:	ea91 0f03 	teqeq	r1, r3
   1237c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   12380:	bd30      	pop	{r4, r5, pc}
   12382:	bf00      	nop

00012384 <__aeabi_ui2d>:
   12384:	f090 0f00 	teq	r0, #0
   12388:	bf04      	itt	eq
   1238a:	2100      	moveq	r1, #0
   1238c:	4770      	bxeq	lr
   1238e:	b530      	push	{r4, r5, lr}
   12390:	f44f 6480 	mov.w	r4, #1024	; 0x400
   12394:	f104 0432 	add.w	r4, r4, #50	; 0x32
   12398:	f04f 0500 	mov.w	r5, #0
   1239c:	f04f 0100 	mov.w	r1, #0
   123a0:	e750      	b.n	12244 <__adddf3+0x138>
   123a2:	bf00      	nop

000123a4 <__aeabi_i2d>:
   123a4:	f090 0f00 	teq	r0, #0
   123a8:	bf04      	itt	eq
   123aa:	2100      	moveq	r1, #0
   123ac:	4770      	bxeq	lr
   123ae:	b530      	push	{r4, r5, lr}
   123b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   123b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   123b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   123bc:	bf48      	it	mi
   123be:	4240      	negmi	r0, r0
   123c0:	f04f 0100 	mov.w	r1, #0
   123c4:	e73e      	b.n	12244 <__adddf3+0x138>
   123c6:	bf00      	nop

000123c8 <__aeabi_f2d>:
   123c8:	0042      	lsls	r2, r0, #1
   123ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
   123ce:	ea4f 0131 	mov.w	r1, r1, rrx
   123d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   123d6:	bf1f      	itttt	ne
   123d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   123dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   123e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   123e4:	4770      	bxne	lr
   123e6:	f092 0f00 	teq	r2, #0
   123ea:	bf14      	ite	ne
   123ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   123f0:	4770      	bxeq	lr
   123f2:	b530      	push	{r4, r5, lr}
   123f4:	f44f 7460 	mov.w	r4, #896	; 0x380
   123f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   123fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   12400:	e720      	b.n	12244 <__adddf3+0x138>
   12402:	bf00      	nop

00012404 <__aeabi_ul2d>:
   12404:	ea50 0201 	orrs.w	r2, r0, r1
   12408:	bf08      	it	eq
   1240a:	4770      	bxeq	lr
   1240c:	b530      	push	{r4, r5, lr}
   1240e:	f04f 0500 	mov.w	r5, #0
   12412:	e00a      	b.n	1242a <__aeabi_l2d+0x16>

00012414 <__aeabi_l2d>:
   12414:	ea50 0201 	orrs.w	r2, r0, r1
   12418:	bf08      	it	eq
   1241a:	4770      	bxeq	lr
   1241c:	b530      	push	{r4, r5, lr}
   1241e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   12422:	d502      	bpl.n	1242a <__aeabi_l2d+0x16>
   12424:	4240      	negs	r0, r0
   12426:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1242a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   1242e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   12432:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   12436:	f43f aedc 	beq.w	121f2 <__adddf3+0xe6>
   1243a:	f04f 0203 	mov.w	r2, #3
   1243e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   12442:	bf18      	it	ne
   12444:	3203      	addne	r2, #3
   12446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1244a:	bf18      	it	ne
   1244c:	3203      	addne	r2, #3
   1244e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   12452:	f1c2 0320 	rsb	r3, r2, #32
   12456:	fa00 fc03 	lsl.w	ip, r0, r3
   1245a:	fa20 f002 	lsr.w	r0, r0, r2
   1245e:	fa01 fe03 	lsl.w	lr, r1, r3
   12462:	ea40 000e 	orr.w	r0, r0, lr
   12466:	fa21 f102 	lsr.w	r1, r1, r2
   1246a:	4414      	add	r4, r2
   1246c:	e6c1      	b.n	121f2 <__adddf3+0xe6>
   1246e:	bf00      	nop

00012470 <__aeabi_dmul>:
   12470:	b570      	push	{r4, r5, r6, lr}
   12472:	f04f 0cff 	mov.w	ip, #255	; 0xff
   12476:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1247a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1247e:	bf1d      	ittte	ne
   12480:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   12484:	ea94 0f0c 	teqne	r4, ip
   12488:	ea95 0f0c 	teqne	r5, ip
   1248c:	f000 f8de 	bleq	1264c <__aeabi_dmul+0x1dc>
   12490:	442c      	add	r4, r5
   12492:	ea81 0603 	eor.w	r6, r1, r3
   12496:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   1249a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   1249e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   124a2:	bf18      	it	ne
   124a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   124a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   124ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   124b0:	d038      	beq.n	12524 <__aeabi_dmul+0xb4>
   124b2:	fba0 ce02 	umull	ip, lr, r0, r2
   124b6:	f04f 0500 	mov.w	r5, #0
   124ba:	fbe1 e502 	umlal	lr, r5, r1, r2
   124be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   124c2:	fbe0 e503 	umlal	lr, r5, r0, r3
   124c6:	f04f 0600 	mov.w	r6, #0
   124ca:	fbe1 5603 	umlal	r5, r6, r1, r3
   124ce:	f09c 0f00 	teq	ip, #0
   124d2:	bf18      	it	ne
   124d4:	f04e 0e01 	orrne.w	lr, lr, #1
   124d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   124dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   124e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   124e4:	d204      	bcs.n	124f0 <__aeabi_dmul+0x80>
   124e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   124ea:	416d      	adcs	r5, r5
   124ec:	eb46 0606 	adc.w	r6, r6, r6
   124f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   124f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   124f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   124fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   12500:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   12504:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   12508:	bf88      	it	hi
   1250a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1250e:	d81e      	bhi.n	1254e <__aeabi_dmul+0xde>
   12510:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   12514:	bf08      	it	eq
   12516:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   1251a:	f150 0000 	adcs.w	r0, r0, #0
   1251e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12522:	bd70      	pop	{r4, r5, r6, pc}
   12524:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   12528:	ea46 0101 	orr.w	r1, r6, r1
   1252c:	ea40 0002 	orr.w	r0, r0, r2
   12530:	ea81 0103 	eor.w	r1, r1, r3
   12534:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   12538:	bfc2      	ittt	gt
   1253a:	ebd4 050c 	rsbsgt	r5, r4, ip
   1253e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   12542:	bd70      	popgt	{r4, r5, r6, pc}
   12544:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12548:	f04f 0e00 	mov.w	lr, #0
   1254c:	3c01      	subs	r4, #1
   1254e:	f300 80ab 	bgt.w	126a8 <__aeabi_dmul+0x238>
   12552:	f114 0f36 	cmn.w	r4, #54	; 0x36
   12556:	bfde      	ittt	le
   12558:	2000      	movle	r0, #0
   1255a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   1255e:	bd70      	pople	{r4, r5, r6, pc}
   12560:	f1c4 0400 	rsb	r4, r4, #0
   12564:	3c20      	subs	r4, #32
   12566:	da35      	bge.n	125d4 <__aeabi_dmul+0x164>
   12568:	340c      	adds	r4, #12
   1256a:	dc1b      	bgt.n	125a4 <__aeabi_dmul+0x134>
   1256c:	f104 0414 	add.w	r4, r4, #20
   12570:	f1c4 0520 	rsb	r5, r4, #32
   12574:	fa00 f305 	lsl.w	r3, r0, r5
   12578:	fa20 f004 	lsr.w	r0, r0, r4
   1257c:	fa01 f205 	lsl.w	r2, r1, r5
   12580:	ea40 0002 	orr.w	r0, r0, r2
   12584:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   12588:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1258c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   12590:	fa21 f604 	lsr.w	r6, r1, r4
   12594:	eb42 0106 	adc.w	r1, r2, r6
   12598:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1259c:	bf08      	it	eq
   1259e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   125a2:	bd70      	pop	{r4, r5, r6, pc}
   125a4:	f1c4 040c 	rsb	r4, r4, #12
   125a8:	f1c4 0520 	rsb	r5, r4, #32
   125ac:	fa00 f304 	lsl.w	r3, r0, r4
   125b0:	fa20 f005 	lsr.w	r0, r0, r5
   125b4:	fa01 f204 	lsl.w	r2, r1, r4
   125b8:	ea40 0002 	orr.w	r0, r0, r2
   125bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   125c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   125c4:	f141 0100 	adc.w	r1, r1, #0
   125c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   125cc:	bf08      	it	eq
   125ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   125d2:	bd70      	pop	{r4, r5, r6, pc}
   125d4:	f1c4 0520 	rsb	r5, r4, #32
   125d8:	fa00 f205 	lsl.w	r2, r0, r5
   125dc:	ea4e 0e02 	orr.w	lr, lr, r2
   125e0:	fa20 f304 	lsr.w	r3, r0, r4
   125e4:	fa01 f205 	lsl.w	r2, r1, r5
   125e8:	ea43 0302 	orr.w	r3, r3, r2
   125ec:	fa21 f004 	lsr.w	r0, r1, r4
   125f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   125f4:	fa21 f204 	lsr.w	r2, r1, r4
   125f8:	ea20 0002 	bic.w	r0, r0, r2
   125fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   12600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12604:	bf08      	it	eq
   12606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1260a:	bd70      	pop	{r4, r5, r6, pc}
   1260c:	f094 0f00 	teq	r4, #0
   12610:	d10f      	bne.n	12632 <__aeabi_dmul+0x1c2>
   12612:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   12616:	0040      	lsls	r0, r0, #1
   12618:	eb41 0101 	adc.w	r1, r1, r1
   1261c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12620:	bf08      	it	eq
   12622:	3c01      	subeq	r4, #1
   12624:	d0f7      	beq.n	12616 <__aeabi_dmul+0x1a6>
   12626:	ea41 0106 	orr.w	r1, r1, r6
   1262a:	f095 0f00 	teq	r5, #0
   1262e:	bf18      	it	ne
   12630:	4770      	bxne	lr
   12632:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   12636:	0052      	lsls	r2, r2, #1
   12638:	eb43 0303 	adc.w	r3, r3, r3
   1263c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   12640:	bf08      	it	eq
   12642:	3d01      	subeq	r5, #1
   12644:	d0f7      	beq.n	12636 <__aeabi_dmul+0x1c6>
   12646:	ea43 0306 	orr.w	r3, r3, r6
   1264a:	4770      	bx	lr
   1264c:	ea94 0f0c 	teq	r4, ip
   12650:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   12654:	bf18      	it	ne
   12656:	ea95 0f0c 	teqne	r5, ip
   1265a:	d00c      	beq.n	12676 <__aeabi_dmul+0x206>
   1265c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   12660:	bf18      	it	ne
   12662:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   12666:	d1d1      	bne.n	1260c <__aeabi_dmul+0x19c>
   12668:	ea81 0103 	eor.w	r1, r1, r3
   1266c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12670:	f04f 0000 	mov.w	r0, #0
   12674:	bd70      	pop	{r4, r5, r6, pc}
   12676:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1267a:	bf06      	itte	eq
   1267c:	4610      	moveq	r0, r2
   1267e:	4619      	moveq	r1, r3
   12680:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   12684:	d019      	beq.n	126ba <__aeabi_dmul+0x24a>
   12686:	ea94 0f0c 	teq	r4, ip
   1268a:	d102      	bne.n	12692 <__aeabi_dmul+0x222>
   1268c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   12690:	d113      	bne.n	126ba <__aeabi_dmul+0x24a>
   12692:	ea95 0f0c 	teq	r5, ip
   12696:	d105      	bne.n	126a4 <__aeabi_dmul+0x234>
   12698:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   1269c:	bf1c      	itt	ne
   1269e:	4610      	movne	r0, r2
   126a0:	4619      	movne	r1, r3
   126a2:	d10a      	bne.n	126ba <__aeabi_dmul+0x24a>
   126a4:	ea81 0103 	eor.w	r1, r1, r3
   126a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   126ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   126b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   126b4:	f04f 0000 	mov.w	r0, #0
   126b8:	bd70      	pop	{r4, r5, r6, pc}
   126ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   126be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   126c2:	bd70      	pop	{r4, r5, r6, pc}

000126c4 <__aeabi_ddiv>:
   126c4:	b570      	push	{r4, r5, r6, lr}
   126c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   126ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   126ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   126d2:	bf1d      	ittte	ne
   126d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   126d8:	ea94 0f0c 	teqne	r4, ip
   126dc:	ea95 0f0c 	teqne	r5, ip
   126e0:	f000 f8a7 	bleq	12832 <__aeabi_ddiv+0x16e>
   126e4:	eba4 0405 	sub.w	r4, r4, r5
   126e8:	ea81 0e03 	eor.w	lr, r1, r3
   126ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   126f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   126f4:	f000 8088 	beq.w	12808 <__aeabi_ddiv+0x144>
   126f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   126fc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   12700:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   12704:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   12708:	ea4f 2202 	mov.w	r2, r2, lsl #8
   1270c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   12710:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   12714:	ea4f 2600 	mov.w	r6, r0, lsl #8
   12718:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   1271c:	429d      	cmp	r5, r3
   1271e:	bf08      	it	eq
   12720:	4296      	cmpeq	r6, r2
   12722:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   12726:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1272a:	d202      	bcs.n	12732 <__aeabi_ddiv+0x6e>
   1272c:	085b      	lsrs	r3, r3, #1
   1272e:	ea4f 0232 	mov.w	r2, r2, rrx
   12732:	1ab6      	subs	r6, r6, r2
   12734:	eb65 0503 	sbc.w	r5, r5, r3
   12738:	085b      	lsrs	r3, r3, #1
   1273a:	ea4f 0232 	mov.w	r2, r2, rrx
   1273e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   12742:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   12746:	ebb6 0e02 	subs.w	lr, r6, r2
   1274a:	eb75 0e03 	sbcs.w	lr, r5, r3
   1274e:	bf22      	ittt	cs
   12750:	1ab6      	subcs	r6, r6, r2
   12752:	4675      	movcs	r5, lr
   12754:	ea40 000c 	orrcs.w	r0, r0, ip
   12758:	085b      	lsrs	r3, r3, #1
   1275a:	ea4f 0232 	mov.w	r2, r2, rrx
   1275e:	ebb6 0e02 	subs.w	lr, r6, r2
   12762:	eb75 0e03 	sbcs.w	lr, r5, r3
   12766:	bf22      	ittt	cs
   12768:	1ab6      	subcs	r6, r6, r2
   1276a:	4675      	movcs	r5, lr
   1276c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   12770:	085b      	lsrs	r3, r3, #1
   12772:	ea4f 0232 	mov.w	r2, r2, rrx
   12776:	ebb6 0e02 	subs.w	lr, r6, r2
   1277a:	eb75 0e03 	sbcs.w	lr, r5, r3
   1277e:	bf22      	ittt	cs
   12780:	1ab6      	subcs	r6, r6, r2
   12782:	4675      	movcs	r5, lr
   12784:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   12788:	085b      	lsrs	r3, r3, #1
   1278a:	ea4f 0232 	mov.w	r2, r2, rrx
   1278e:	ebb6 0e02 	subs.w	lr, r6, r2
   12792:	eb75 0e03 	sbcs.w	lr, r5, r3
   12796:	bf22      	ittt	cs
   12798:	1ab6      	subcs	r6, r6, r2
   1279a:	4675      	movcs	r5, lr
   1279c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   127a0:	ea55 0e06 	orrs.w	lr, r5, r6
   127a4:	d018      	beq.n	127d8 <__aeabi_ddiv+0x114>
   127a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   127aa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   127ae:	ea4f 1606 	mov.w	r6, r6, lsl #4
   127b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   127b6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   127ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   127be:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   127c2:	d1c0      	bne.n	12746 <__aeabi_ddiv+0x82>
   127c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   127c8:	d10b      	bne.n	127e2 <__aeabi_ddiv+0x11e>
   127ca:	ea41 0100 	orr.w	r1, r1, r0
   127ce:	f04f 0000 	mov.w	r0, #0
   127d2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   127d6:	e7b6      	b.n	12746 <__aeabi_ddiv+0x82>
   127d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   127dc:	bf04      	itt	eq
   127de:	4301      	orreq	r1, r0
   127e0:	2000      	moveq	r0, #0
   127e2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   127e6:	bf88      	it	hi
   127e8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   127ec:	f63f aeaf 	bhi.w	1254e <__aeabi_dmul+0xde>
   127f0:	ebb5 0c03 	subs.w	ip, r5, r3
   127f4:	bf04      	itt	eq
   127f6:	ebb6 0c02 	subseq.w	ip, r6, r2
   127fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   127fe:	f150 0000 	adcs.w	r0, r0, #0
   12802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12806:	bd70      	pop	{r4, r5, r6, pc}
   12808:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   1280c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   12810:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   12814:	bfc2      	ittt	gt
   12816:	ebd4 050c 	rsbsgt	r5, r4, ip
   1281a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1281e:	bd70      	popgt	{r4, r5, r6, pc}
   12820:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12824:	f04f 0e00 	mov.w	lr, #0
   12828:	3c01      	subs	r4, #1
   1282a:	e690      	b.n	1254e <__aeabi_dmul+0xde>
   1282c:	ea45 0e06 	orr.w	lr, r5, r6
   12830:	e68d      	b.n	1254e <__aeabi_dmul+0xde>
   12832:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   12836:	ea94 0f0c 	teq	r4, ip
   1283a:	bf08      	it	eq
   1283c:	ea95 0f0c 	teqeq	r5, ip
   12840:	f43f af3b 	beq.w	126ba <__aeabi_dmul+0x24a>
   12844:	ea94 0f0c 	teq	r4, ip
   12848:	d10a      	bne.n	12860 <__aeabi_ddiv+0x19c>
   1284a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   1284e:	f47f af34 	bne.w	126ba <__aeabi_dmul+0x24a>
   12852:	ea95 0f0c 	teq	r5, ip
   12856:	f47f af25 	bne.w	126a4 <__aeabi_dmul+0x234>
   1285a:	4610      	mov	r0, r2
   1285c:	4619      	mov	r1, r3
   1285e:	e72c      	b.n	126ba <__aeabi_dmul+0x24a>
   12860:	ea95 0f0c 	teq	r5, ip
   12864:	d106      	bne.n	12874 <__aeabi_ddiv+0x1b0>
   12866:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1286a:	f43f aefd 	beq.w	12668 <__aeabi_dmul+0x1f8>
   1286e:	4610      	mov	r0, r2
   12870:	4619      	mov	r1, r3
   12872:	e722      	b.n	126ba <__aeabi_dmul+0x24a>
   12874:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   12878:	bf18      	it	ne
   1287a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1287e:	f47f aec5 	bne.w	1260c <__aeabi_dmul+0x19c>
   12882:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   12886:	f47f af0d 	bne.w	126a4 <__aeabi_dmul+0x234>
   1288a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   1288e:	f47f aeeb 	bne.w	12668 <__aeabi_dmul+0x1f8>
   12892:	e712      	b.n	126ba <__aeabi_dmul+0x24a>

00012894 <__aeabi_d2uiz>:
   12894:	004a      	lsls	r2, r1, #1
   12896:	d211      	bcs.n	128bc <__aeabi_d2uiz+0x28>
   12898:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1289c:	d211      	bcs.n	128c2 <__aeabi_d2uiz+0x2e>
   1289e:	d50d      	bpl.n	128bc <__aeabi_d2uiz+0x28>
   128a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   128a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   128a8:	d40e      	bmi.n	128c8 <__aeabi_d2uiz+0x34>
   128aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   128ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   128b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   128b6:	fa23 f002 	lsr.w	r0, r3, r2
   128ba:	4770      	bx	lr
   128bc:	f04f 0000 	mov.w	r0, #0
   128c0:	4770      	bx	lr
   128c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   128c6:	d102      	bne.n	128ce <__aeabi_d2uiz+0x3a>
   128c8:	f04f 30ff 	mov.w	r0, #4294967295
   128cc:	4770      	bx	lr
   128ce:	f04f 0000 	mov.w	r0, #0
   128d2:	4770      	bx	lr

000128d4 <__libc_init_array>:
   128d4:	b570      	push	{r4, r5, r6, lr}
   128d6:	4e0d      	ldr	r6, [pc, #52]	; (1290c <__libc_init_array+0x38>)
   128d8:	4c0d      	ldr	r4, [pc, #52]	; (12910 <__libc_init_array+0x3c>)
   128da:	1ba4      	subs	r4, r4, r6
   128dc:	10a4      	asrs	r4, r4, #2
   128de:	2500      	movs	r5, #0
   128e0:	42a5      	cmp	r5, r4
   128e2:	d109      	bne.n	128f8 <__libc_init_array+0x24>
   128e4:	4e0b      	ldr	r6, [pc, #44]	; (12914 <__libc_init_array+0x40>)
   128e6:	4c0c      	ldr	r4, [pc, #48]	; (12918 <__libc_init_array+0x44>)
   128e8:	f002 f846 	bl	14978 <_init>
   128ec:	1ba4      	subs	r4, r4, r6
   128ee:	10a4      	asrs	r4, r4, #2
   128f0:	2500      	movs	r5, #0
   128f2:	42a5      	cmp	r5, r4
   128f4:	d105      	bne.n	12902 <__libc_init_array+0x2e>
   128f6:	bd70      	pop	{r4, r5, r6, pc}
   128f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   128fc:	4798      	blx	r3
   128fe:	3501      	adds	r5, #1
   12900:	e7ee      	b.n	128e0 <__libc_init_array+0xc>
   12902:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   12906:	4798      	blx	r3
   12908:	3501      	adds	r5, #1
   1290a:	e7f2      	b.n	128f2 <__libc_init_array+0x1e>
   1290c:	00014984 	.word	0x00014984
   12910:	00014984 	.word	0x00014984
   12914:	00014984 	.word	0x00014984
   12918:	00014988 	.word	0x00014988

0001291c <malloc>:
   1291c:	4b02      	ldr	r3, [pc, #8]	; (12928 <malloc+0xc>)
   1291e:	4601      	mov	r1, r0
   12920:	6818      	ldr	r0, [r3, #0]
   12922:	f000 b865 	b.w	129f0 <_malloc_r>
   12926:	bf00      	nop
   12928:	20000548 	.word	0x20000548

0001292c <memcpy>:
   1292c:	b510      	push	{r4, lr}
   1292e:	1e43      	subs	r3, r0, #1
   12930:	440a      	add	r2, r1
   12932:	4291      	cmp	r1, r2
   12934:	d100      	bne.n	12938 <memcpy+0xc>
   12936:	bd10      	pop	{r4, pc}
   12938:	f811 4b01 	ldrb.w	r4, [r1], #1
   1293c:	f803 4f01 	strb.w	r4, [r3, #1]!
   12940:	e7f7      	b.n	12932 <memcpy+0x6>

00012942 <memset>:
   12942:	4402      	add	r2, r0
   12944:	4603      	mov	r3, r0
   12946:	4293      	cmp	r3, r2
   12948:	d100      	bne.n	1294c <memset+0xa>
   1294a:	4770      	bx	lr
   1294c:	f803 1b01 	strb.w	r1, [r3], #1
   12950:	e7f9      	b.n	12946 <memset+0x4>
	...

00012954 <_free_r>:
   12954:	b538      	push	{r3, r4, r5, lr}
   12956:	4605      	mov	r5, r0
   12958:	2900      	cmp	r1, #0
   1295a:	d045      	beq.n	129e8 <_free_r+0x94>
   1295c:	f851 3c04 	ldr.w	r3, [r1, #-4]
   12960:	1f0c      	subs	r4, r1, #4
   12962:	2b00      	cmp	r3, #0
   12964:	bfb8      	it	lt
   12966:	18e4      	addlt	r4, r4, r3
   12968:	f000 fce2 	bl	13330 <__malloc_lock>
   1296c:	4a1f      	ldr	r2, [pc, #124]	; (129ec <_free_r+0x98>)
   1296e:	6813      	ldr	r3, [r2, #0]
   12970:	4610      	mov	r0, r2
   12972:	b933      	cbnz	r3, 12982 <_free_r+0x2e>
   12974:	6063      	str	r3, [r4, #4]
   12976:	6014      	str	r4, [r2, #0]
   12978:	4628      	mov	r0, r5
   1297a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1297e:	f000 bcd8 	b.w	13332 <__malloc_unlock>
   12982:	42a3      	cmp	r3, r4
   12984:	d90c      	bls.n	129a0 <_free_r+0x4c>
   12986:	6821      	ldr	r1, [r4, #0]
   12988:	1862      	adds	r2, r4, r1
   1298a:	4293      	cmp	r3, r2
   1298c:	bf04      	itt	eq
   1298e:	681a      	ldreq	r2, [r3, #0]
   12990:	685b      	ldreq	r3, [r3, #4]
   12992:	6063      	str	r3, [r4, #4]
   12994:	bf04      	itt	eq
   12996:	1852      	addeq	r2, r2, r1
   12998:	6022      	streq	r2, [r4, #0]
   1299a:	6004      	str	r4, [r0, #0]
   1299c:	e7ec      	b.n	12978 <_free_r+0x24>
   1299e:	4613      	mov	r3, r2
   129a0:	685a      	ldr	r2, [r3, #4]
   129a2:	b10a      	cbz	r2, 129a8 <_free_r+0x54>
   129a4:	42a2      	cmp	r2, r4
   129a6:	d9fa      	bls.n	1299e <_free_r+0x4a>
   129a8:	6819      	ldr	r1, [r3, #0]
   129aa:	1858      	adds	r0, r3, r1
   129ac:	42a0      	cmp	r0, r4
   129ae:	d10b      	bne.n	129c8 <_free_r+0x74>
   129b0:	6820      	ldr	r0, [r4, #0]
   129b2:	4401      	add	r1, r0
   129b4:	1858      	adds	r0, r3, r1
   129b6:	4282      	cmp	r2, r0
   129b8:	6019      	str	r1, [r3, #0]
   129ba:	d1dd      	bne.n	12978 <_free_r+0x24>
   129bc:	6810      	ldr	r0, [r2, #0]
   129be:	6852      	ldr	r2, [r2, #4]
   129c0:	605a      	str	r2, [r3, #4]
   129c2:	4401      	add	r1, r0
   129c4:	6019      	str	r1, [r3, #0]
   129c6:	e7d7      	b.n	12978 <_free_r+0x24>
   129c8:	d902      	bls.n	129d0 <_free_r+0x7c>
   129ca:	230c      	movs	r3, #12
   129cc:	602b      	str	r3, [r5, #0]
   129ce:	e7d3      	b.n	12978 <_free_r+0x24>
   129d0:	6820      	ldr	r0, [r4, #0]
   129d2:	1821      	adds	r1, r4, r0
   129d4:	428a      	cmp	r2, r1
   129d6:	bf04      	itt	eq
   129d8:	6811      	ldreq	r1, [r2, #0]
   129da:	6852      	ldreq	r2, [r2, #4]
   129dc:	6062      	str	r2, [r4, #4]
   129de:	bf04      	itt	eq
   129e0:	1809      	addeq	r1, r1, r0
   129e2:	6021      	streq	r1, [r4, #0]
   129e4:	605c      	str	r4, [r3, #4]
   129e6:	e7c7      	b.n	12978 <_free_r+0x24>
   129e8:	bd38      	pop	{r3, r4, r5, pc}
   129ea:	bf00      	nop
   129ec:	20001040 	.word	0x20001040

000129f0 <_malloc_r>:
   129f0:	b570      	push	{r4, r5, r6, lr}
   129f2:	1ccd      	adds	r5, r1, #3
   129f4:	f025 0503 	bic.w	r5, r5, #3
   129f8:	3508      	adds	r5, #8
   129fa:	2d0c      	cmp	r5, #12
   129fc:	bf38      	it	cc
   129fe:	250c      	movcc	r5, #12
   12a00:	2d00      	cmp	r5, #0
   12a02:	4606      	mov	r6, r0
   12a04:	db01      	blt.n	12a0a <_malloc_r+0x1a>
   12a06:	42a9      	cmp	r1, r5
   12a08:	d903      	bls.n	12a12 <_malloc_r+0x22>
   12a0a:	230c      	movs	r3, #12
   12a0c:	6033      	str	r3, [r6, #0]
   12a0e:	2000      	movs	r0, #0
   12a10:	bd70      	pop	{r4, r5, r6, pc}
   12a12:	f000 fc8d 	bl	13330 <__malloc_lock>
   12a16:	4a23      	ldr	r2, [pc, #140]	; (12aa4 <_malloc_r+0xb4>)
   12a18:	6814      	ldr	r4, [r2, #0]
   12a1a:	4621      	mov	r1, r4
   12a1c:	b991      	cbnz	r1, 12a44 <_malloc_r+0x54>
   12a1e:	4c22      	ldr	r4, [pc, #136]	; (12aa8 <_malloc_r+0xb8>)
   12a20:	6823      	ldr	r3, [r4, #0]
   12a22:	b91b      	cbnz	r3, 12a2c <_malloc_r+0x3c>
   12a24:	4630      	mov	r0, r6
   12a26:	f000 f8bd 	bl	12ba4 <_sbrk_r>
   12a2a:	6020      	str	r0, [r4, #0]
   12a2c:	4629      	mov	r1, r5
   12a2e:	4630      	mov	r0, r6
   12a30:	f000 f8b8 	bl	12ba4 <_sbrk_r>
   12a34:	1c43      	adds	r3, r0, #1
   12a36:	d126      	bne.n	12a86 <_malloc_r+0x96>
   12a38:	230c      	movs	r3, #12
   12a3a:	6033      	str	r3, [r6, #0]
   12a3c:	4630      	mov	r0, r6
   12a3e:	f000 fc78 	bl	13332 <__malloc_unlock>
   12a42:	e7e4      	b.n	12a0e <_malloc_r+0x1e>
   12a44:	680b      	ldr	r3, [r1, #0]
   12a46:	1b5b      	subs	r3, r3, r5
   12a48:	d41a      	bmi.n	12a80 <_malloc_r+0x90>
   12a4a:	2b0b      	cmp	r3, #11
   12a4c:	d90f      	bls.n	12a6e <_malloc_r+0x7e>
   12a4e:	600b      	str	r3, [r1, #0]
   12a50:	50cd      	str	r5, [r1, r3]
   12a52:	18cc      	adds	r4, r1, r3
   12a54:	4630      	mov	r0, r6
   12a56:	f000 fc6c 	bl	13332 <__malloc_unlock>
   12a5a:	f104 000b 	add.w	r0, r4, #11
   12a5e:	1d23      	adds	r3, r4, #4
   12a60:	f020 0007 	bic.w	r0, r0, #7
   12a64:	1ac3      	subs	r3, r0, r3
   12a66:	d01b      	beq.n	12aa0 <_malloc_r+0xb0>
   12a68:	425a      	negs	r2, r3
   12a6a:	50e2      	str	r2, [r4, r3]
   12a6c:	bd70      	pop	{r4, r5, r6, pc}
   12a6e:	428c      	cmp	r4, r1
   12a70:	bf0d      	iteet	eq
   12a72:	6863      	ldreq	r3, [r4, #4]
   12a74:	684b      	ldrne	r3, [r1, #4]
   12a76:	6063      	strne	r3, [r4, #4]
   12a78:	6013      	streq	r3, [r2, #0]
   12a7a:	bf18      	it	ne
   12a7c:	460c      	movne	r4, r1
   12a7e:	e7e9      	b.n	12a54 <_malloc_r+0x64>
   12a80:	460c      	mov	r4, r1
   12a82:	6849      	ldr	r1, [r1, #4]
   12a84:	e7ca      	b.n	12a1c <_malloc_r+0x2c>
   12a86:	1cc4      	adds	r4, r0, #3
   12a88:	f024 0403 	bic.w	r4, r4, #3
   12a8c:	42a0      	cmp	r0, r4
   12a8e:	d005      	beq.n	12a9c <_malloc_r+0xac>
   12a90:	1a21      	subs	r1, r4, r0
   12a92:	4630      	mov	r0, r6
   12a94:	f000 f886 	bl	12ba4 <_sbrk_r>
   12a98:	3001      	adds	r0, #1
   12a9a:	d0cd      	beq.n	12a38 <_malloc_r+0x48>
   12a9c:	6025      	str	r5, [r4, #0]
   12a9e:	e7d9      	b.n	12a54 <_malloc_r+0x64>
   12aa0:	bd70      	pop	{r4, r5, r6, pc}
   12aa2:	bf00      	nop
   12aa4:	20001040 	.word	0x20001040
   12aa8:	20001044 	.word	0x20001044

00012aac <iprintf>:
   12aac:	b40f      	push	{r0, r1, r2, r3}
   12aae:	4b0a      	ldr	r3, [pc, #40]	; (12ad8 <iprintf+0x2c>)
   12ab0:	b513      	push	{r0, r1, r4, lr}
   12ab2:	681c      	ldr	r4, [r3, #0]
   12ab4:	b124      	cbz	r4, 12ac0 <iprintf+0x14>
   12ab6:	69a3      	ldr	r3, [r4, #24]
   12ab8:	b913      	cbnz	r3, 12ac0 <iprintf+0x14>
   12aba:	4620      	mov	r0, r4
   12abc:	f000 fb4a 	bl	13154 <__sinit>
   12ac0:	ab05      	add	r3, sp, #20
   12ac2:	9a04      	ldr	r2, [sp, #16]
   12ac4:	68a1      	ldr	r1, [r4, #8]
   12ac6:	9301      	str	r3, [sp, #4]
   12ac8:	4620      	mov	r0, r4
   12aca:	f000 fdab 	bl	13624 <_vfiprintf_r>
   12ace:	b002      	add	sp, #8
   12ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   12ad4:	b004      	add	sp, #16
   12ad6:	4770      	bx	lr
   12ad8:	20000548 	.word	0x20000548

00012adc <_puts_r>:
   12adc:	b570      	push	{r4, r5, r6, lr}
   12ade:	460e      	mov	r6, r1
   12ae0:	4605      	mov	r5, r0
   12ae2:	b118      	cbz	r0, 12aec <_puts_r+0x10>
   12ae4:	6983      	ldr	r3, [r0, #24]
   12ae6:	b90b      	cbnz	r3, 12aec <_puts_r+0x10>
   12ae8:	f000 fb34 	bl	13154 <__sinit>
   12aec:	69ab      	ldr	r3, [r5, #24]
   12aee:	68ac      	ldr	r4, [r5, #8]
   12af0:	b913      	cbnz	r3, 12af8 <_puts_r+0x1c>
   12af2:	4628      	mov	r0, r5
   12af4:	f000 fb2e 	bl	13154 <__sinit>
   12af8:	4b23      	ldr	r3, [pc, #140]	; (12b88 <_puts_r+0xac>)
   12afa:	429c      	cmp	r4, r3
   12afc:	d117      	bne.n	12b2e <_puts_r+0x52>
   12afe:	686c      	ldr	r4, [r5, #4]
   12b00:	89a3      	ldrh	r3, [r4, #12]
   12b02:	071b      	lsls	r3, r3, #28
   12b04:	d51d      	bpl.n	12b42 <_puts_r+0x66>
   12b06:	6923      	ldr	r3, [r4, #16]
   12b08:	b1db      	cbz	r3, 12b42 <_puts_r+0x66>
   12b0a:	3e01      	subs	r6, #1
   12b0c:	68a3      	ldr	r3, [r4, #8]
   12b0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
   12b12:	3b01      	subs	r3, #1
   12b14:	60a3      	str	r3, [r4, #8]
   12b16:	b9e9      	cbnz	r1, 12b54 <_puts_r+0x78>
   12b18:	2b00      	cmp	r3, #0
   12b1a:	da2e      	bge.n	12b7a <_puts_r+0x9e>
   12b1c:	4622      	mov	r2, r4
   12b1e:	210a      	movs	r1, #10
   12b20:	4628      	mov	r0, r5
   12b22:	f000 f965 	bl	12df0 <__swbuf_r>
   12b26:	3001      	adds	r0, #1
   12b28:	d011      	beq.n	12b4e <_puts_r+0x72>
   12b2a:	200a      	movs	r0, #10
   12b2c:	bd70      	pop	{r4, r5, r6, pc}
   12b2e:	4b17      	ldr	r3, [pc, #92]	; (12b8c <_puts_r+0xb0>)
   12b30:	429c      	cmp	r4, r3
   12b32:	d101      	bne.n	12b38 <_puts_r+0x5c>
   12b34:	68ac      	ldr	r4, [r5, #8]
   12b36:	e7e3      	b.n	12b00 <_puts_r+0x24>
   12b38:	4b15      	ldr	r3, [pc, #84]	; (12b90 <_puts_r+0xb4>)
   12b3a:	429c      	cmp	r4, r3
   12b3c:	bf08      	it	eq
   12b3e:	68ec      	ldreq	r4, [r5, #12]
   12b40:	e7de      	b.n	12b00 <_puts_r+0x24>
   12b42:	4621      	mov	r1, r4
   12b44:	4628      	mov	r0, r5
   12b46:	f000 f9a5 	bl	12e94 <__swsetup_r>
   12b4a:	2800      	cmp	r0, #0
   12b4c:	d0dd      	beq.n	12b0a <_puts_r+0x2e>
   12b4e:	f04f 30ff 	mov.w	r0, #4294967295
   12b52:	bd70      	pop	{r4, r5, r6, pc}
   12b54:	2b00      	cmp	r3, #0
   12b56:	da04      	bge.n	12b62 <_puts_r+0x86>
   12b58:	69a2      	ldr	r2, [r4, #24]
   12b5a:	4293      	cmp	r3, r2
   12b5c:	db06      	blt.n	12b6c <_puts_r+0x90>
   12b5e:	290a      	cmp	r1, #10
   12b60:	d004      	beq.n	12b6c <_puts_r+0x90>
   12b62:	6823      	ldr	r3, [r4, #0]
   12b64:	1c5a      	adds	r2, r3, #1
   12b66:	6022      	str	r2, [r4, #0]
   12b68:	7019      	strb	r1, [r3, #0]
   12b6a:	e7cf      	b.n	12b0c <_puts_r+0x30>
   12b6c:	4622      	mov	r2, r4
   12b6e:	4628      	mov	r0, r5
   12b70:	f000 f93e 	bl	12df0 <__swbuf_r>
   12b74:	3001      	adds	r0, #1
   12b76:	d1c9      	bne.n	12b0c <_puts_r+0x30>
   12b78:	e7e9      	b.n	12b4e <_puts_r+0x72>
   12b7a:	6823      	ldr	r3, [r4, #0]
   12b7c:	200a      	movs	r0, #10
   12b7e:	1c5a      	adds	r2, r3, #1
   12b80:	6022      	str	r2, [r4, #0]
   12b82:	7018      	strb	r0, [r3, #0]
   12b84:	bd70      	pop	{r4, r5, r6, pc}
   12b86:	bf00      	nop
   12b88:	00014904 	.word	0x00014904
   12b8c:	00014924 	.word	0x00014924
   12b90:	000148e4 	.word	0x000148e4

00012b94 <puts>:
   12b94:	4b02      	ldr	r3, [pc, #8]	; (12ba0 <puts+0xc>)
   12b96:	4601      	mov	r1, r0
   12b98:	6818      	ldr	r0, [r3, #0]
   12b9a:	f7ff bf9f 	b.w	12adc <_puts_r>
   12b9e:	bf00      	nop
   12ba0:	20000548 	.word	0x20000548

00012ba4 <_sbrk_r>:
   12ba4:	b538      	push	{r3, r4, r5, lr}
   12ba6:	4c06      	ldr	r4, [pc, #24]	; (12bc0 <_sbrk_r+0x1c>)
   12ba8:	2300      	movs	r3, #0
   12baa:	4605      	mov	r5, r0
   12bac:	4608      	mov	r0, r1
   12bae:	6023      	str	r3, [r4, #0]
   12bb0:	f7fa f8cc 	bl	cd4c <_sbrk>
   12bb4:	1c43      	adds	r3, r0, #1
   12bb6:	d102      	bne.n	12bbe <_sbrk_r+0x1a>
   12bb8:	6823      	ldr	r3, [r4, #0]
   12bba:	b103      	cbz	r3, 12bbe <_sbrk_r+0x1a>
   12bbc:	602b      	str	r3, [r5, #0]
   12bbe:	bd38      	pop	{r3, r4, r5, pc}
   12bc0:	2001433c 	.word	0x2001433c

00012bc4 <setbuf>:
   12bc4:	2900      	cmp	r1, #0
   12bc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   12bca:	bf0c      	ite	eq
   12bcc:	2202      	moveq	r2, #2
   12bce:	2200      	movne	r2, #0
   12bd0:	f000 b800 	b.w	12bd4 <setvbuf>

00012bd4 <setvbuf>:
   12bd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   12bd8:	461d      	mov	r5, r3
   12bda:	4b51      	ldr	r3, [pc, #324]	; (12d20 <setvbuf+0x14c>)
   12bdc:	681e      	ldr	r6, [r3, #0]
   12bde:	4604      	mov	r4, r0
   12be0:	460f      	mov	r7, r1
   12be2:	4690      	mov	r8, r2
   12be4:	b126      	cbz	r6, 12bf0 <setvbuf+0x1c>
   12be6:	69b3      	ldr	r3, [r6, #24]
   12be8:	b913      	cbnz	r3, 12bf0 <setvbuf+0x1c>
   12bea:	4630      	mov	r0, r6
   12bec:	f000 fab2 	bl	13154 <__sinit>
   12bf0:	4b4c      	ldr	r3, [pc, #304]	; (12d24 <setvbuf+0x150>)
   12bf2:	429c      	cmp	r4, r3
   12bf4:	d152      	bne.n	12c9c <setvbuf+0xc8>
   12bf6:	6874      	ldr	r4, [r6, #4]
   12bf8:	f1b8 0f02 	cmp.w	r8, #2
   12bfc:	d006      	beq.n	12c0c <setvbuf+0x38>
   12bfe:	f1b8 0f01 	cmp.w	r8, #1
   12c02:	f200 8089 	bhi.w	12d18 <setvbuf+0x144>
   12c06:	2d00      	cmp	r5, #0
   12c08:	f2c0 8086 	blt.w	12d18 <setvbuf+0x144>
   12c0c:	4621      	mov	r1, r4
   12c0e:	4630      	mov	r0, r6
   12c10:	f000 fa36 	bl	13080 <_fflush_r>
   12c14:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12c16:	b141      	cbz	r1, 12c2a <setvbuf+0x56>
   12c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
   12c1c:	4299      	cmp	r1, r3
   12c1e:	d002      	beq.n	12c26 <setvbuf+0x52>
   12c20:	4630      	mov	r0, r6
   12c22:	f7ff fe97 	bl	12954 <_free_r>
   12c26:	2300      	movs	r3, #0
   12c28:	6363      	str	r3, [r4, #52]	; 0x34
   12c2a:	2300      	movs	r3, #0
   12c2c:	61a3      	str	r3, [r4, #24]
   12c2e:	6063      	str	r3, [r4, #4]
   12c30:	89a3      	ldrh	r3, [r4, #12]
   12c32:	061b      	lsls	r3, r3, #24
   12c34:	d503      	bpl.n	12c3e <setvbuf+0x6a>
   12c36:	6921      	ldr	r1, [r4, #16]
   12c38:	4630      	mov	r0, r6
   12c3a:	f7ff fe8b 	bl	12954 <_free_r>
   12c3e:	89a3      	ldrh	r3, [r4, #12]
   12c40:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   12c44:	f023 0303 	bic.w	r3, r3, #3
   12c48:	f1b8 0f02 	cmp.w	r8, #2
   12c4c:	81a3      	strh	r3, [r4, #12]
   12c4e:	d05d      	beq.n	12d0c <setvbuf+0x138>
   12c50:	ab01      	add	r3, sp, #4
   12c52:	466a      	mov	r2, sp
   12c54:	4621      	mov	r1, r4
   12c56:	4630      	mov	r0, r6
   12c58:	f000 fb06 	bl	13268 <__swhatbuf_r>
   12c5c:	89a3      	ldrh	r3, [r4, #12]
   12c5e:	4318      	orrs	r0, r3
   12c60:	81a0      	strh	r0, [r4, #12]
   12c62:	bb2d      	cbnz	r5, 12cb0 <setvbuf+0xdc>
   12c64:	9d00      	ldr	r5, [sp, #0]
   12c66:	4628      	mov	r0, r5
   12c68:	f7ff fe58 	bl	1291c <malloc>
   12c6c:	4607      	mov	r7, r0
   12c6e:	2800      	cmp	r0, #0
   12c70:	d14e      	bne.n	12d10 <setvbuf+0x13c>
   12c72:	f8dd 9000 	ldr.w	r9, [sp]
   12c76:	45a9      	cmp	r9, r5
   12c78:	d13c      	bne.n	12cf4 <setvbuf+0x120>
   12c7a:	f04f 30ff 	mov.w	r0, #4294967295
   12c7e:	89a3      	ldrh	r3, [r4, #12]
   12c80:	f043 0302 	orr.w	r3, r3, #2
   12c84:	81a3      	strh	r3, [r4, #12]
   12c86:	2300      	movs	r3, #0
   12c88:	60a3      	str	r3, [r4, #8]
   12c8a:	f104 0347 	add.w	r3, r4, #71	; 0x47
   12c8e:	6023      	str	r3, [r4, #0]
   12c90:	6123      	str	r3, [r4, #16]
   12c92:	2301      	movs	r3, #1
   12c94:	6163      	str	r3, [r4, #20]
   12c96:	b003      	add	sp, #12
   12c98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12c9c:	4b22      	ldr	r3, [pc, #136]	; (12d28 <setvbuf+0x154>)
   12c9e:	429c      	cmp	r4, r3
   12ca0:	d101      	bne.n	12ca6 <setvbuf+0xd2>
   12ca2:	68b4      	ldr	r4, [r6, #8]
   12ca4:	e7a8      	b.n	12bf8 <setvbuf+0x24>
   12ca6:	4b21      	ldr	r3, [pc, #132]	; (12d2c <setvbuf+0x158>)
   12ca8:	429c      	cmp	r4, r3
   12caa:	bf08      	it	eq
   12cac:	68f4      	ldreq	r4, [r6, #12]
   12cae:	e7a3      	b.n	12bf8 <setvbuf+0x24>
   12cb0:	2f00      	cmp	r7, #0
   12cb2:	d0d8      	beq.n	12c66 <setvbuf+0x92>
   12cb4:	69b3      	ldr	r3, [r6, #24]
   12cb6:	b913      	cbnz	r3, 12cbe <setvbuf+0xea>
   12cb8:	4630      	mov	r0, r6
   12cba:	f000 fa4b 	bl	13154 <__sinit>
   12cbe:	f1b8 0f01 	cmp.w	r8, #1
   12cc2:	bf08      	it	eq
   12cc4:	89a3      	ldrheq	r3, [r4, #12]
   12cc6:	6027      	str	r7, [r4, #0]
   12cc8:	bf04      	itt	eq
   12cca:	f043 0301 	orreq.w	r3, r3, #1
   12cce:	81a3      	strheq	r3, [r4, #12]
   12cd0:	89a3      	ldrh	r3, [r4, #12]
   12cd2:	6127      	str	r7, [r4, #16]
   12cd4:	f013 0008 	ands.w	r0, r3, #8
   12cd8:	6165      	str	r5, [r4, #20]
   12cda:	d01b      	beq.n	12d14 <setvbuf+0x140>
   12cdc:	f013 0001 	ands.w	r0, r3, #1
   12ce0:	bf18      	it	ne
   12ce2:	426d      	negne	r5, r5
   12ce4:	f04f 0300 	mov.w	r3, #0
   12ce8:	bf1d      	ittte	ne
   12cea:	60a3      	strne	r3, [r4, #8]
   12cec:	61a5      	strne	r5, [r4, #24]
   12cee:	4618      	movne	r0, r3
   12cf0:	60a5      	streq	r5, [r4, #8]
   12cf2:	e7d0      	b.n	12c96 <setvbuf+0xc2>
   12cf4:	4648      	mov	r0, r9
   12cf6:	f7ff fe11 	bl	1291c <malloc>
   12cfa:	4607      	mov	r7, r0
   12cfc:	2800      	cmp	r0, #0
   12cfe:	d0bc      	beq.n	12c7a <setvbuf+0xa6>
   12d00:	89a3      	ldrh	r3, [r4, #12]
   12d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   12d06:	81a3      	strh	r3, [r4, #12]
   12d08:	464d      	mov	r5, r9
   12d0a:	e7d3      	b.n	12cb4 <setvbuf+0xe0>
   12d0c:	2000      	movs	r0, #0
   12d0e:	e7b6      	b.n	12c7e <setvbuf+0xaa>
   12d10:	46a9      	mov	r9, r5
   12d12:	e7f5      	b.n	12d00 <setvbuf+0x12c>
   12d14:	60a0      	str	r0, [r4, #8]
   12d16:	e7be      	b.n	12c96 <setvbuf+0xc2>
   12d18:	f04f 30ff 	mov.w	r0, #4294967295
   12d1c:	e7bb      	b.n	12c96 <setvbuf+0xc2>
   12d1e:	bf00      	nop
   12d20:	20000548 	.word	0x20000548
   12d24:	00014904 	.word	0x00014904
   12d28:	00014924 	.word	0x00014924
   12d2c:	000148e4 	.word	0x000148e4

00012d30 <sniprintf>:
   12d30:	b40c      	push	{r2, r3}
   12d32:	b530      	push	{r4, r5, lr}
   12d34:	4b17      	ldr	r3, [pc, #92]	; (12d94 <sniprintf+0x64>)
   12d36:	1e0c      	subs	r4, r1, #0
   12d38:	b09d      	sub	sp, #116	; 0x74
   12d3a:	681d      	ldr	r5, [r3, #0]
   12d3c:	da08      	bge.n	12d50 <sniprintf+0x20>
   12d3e:	238b      	movs	r3, #139	; 0x8b
   12d40:	602b      	str	r3, [r5, #0]
   12d42:	f04f 30ff 	mov.w	r0, #4294967295
   12d46:	b01d      	add	sp, #116	; 0x74
   12d48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   12d4c:	b002      	add	sp, #8
   12d4e:	4770      	bx	lr
   12d50:	f44f 7302 	mov.w	r3, #520	; 0x208
   12d54:	f8ad 3014 	strh.w	r3, [sp, #20]
   12d58:	bf14      	ite	ne
   12d5a:	f104 33ff 	addne.w	r3, r4, #4294967295
   12d5e:	4623      	moveq	r3, r4
   12d60:	9304      	str	r3, [sp, #16]
   12d62:	9307      	str	r3, [sp, #28]
   12d64:	f64f 73ff 	movw	r3, #65535	; 0xffff
   12d68:	9002      	str	r0, [sp, #8]
   12d6a:	9006      	str	r0, [sp, #24]
   12d6c:	f8ad 3016 	strh.w	r3, [sp, #22]
   12d70:	9a20      	ldr	r2, [sp, #128]	; 0x80
   12d72:	ab21      	add	r3, sp, #132	; 0x84
   12d74:	a902      	add	r1, sp, #8
   12d76:	4628      	mov	r0, r5
   12d78:	9301      	str	r3, [sp, #4]
   12d7a:	f000 fb37 	bl	133ec <_svfiprintf_r>
   12d7e:	1c43      	adds	r3, r0, #1
   12d80:	bfbc      	itt	lt
   12d82:	238b      	movlt	r3, #139	; 0x8b
   12d84:	602b      	strlt	r3, [r5, #0]
   12d86:	2c00      	cmp	r4, #0
   12d88:	d0dd      	beq.n	12d46 <sniprintf+0x16>
   12d8a:	9b02      	ldr	r3, [sp, #8]
   12d8c:	2200      	movs	r2, #0
   12d8e:	701a      	strb	r2, [r3, #0]
   12d90:	e7d9      	b.n	12d46 <sniprintf+0x16>
   12d92:	bf00      	nop
   12d94:	20000548 	.word	0x20000548

00012d98 <siprintf>:
   12d98:	b40e      	push	{r1, r2, r3}
   12d9a:	b500      	push	{lr}
   12d9c:	b09c      	sub	sp, #112	; 0x70
   12d9e:	f44f 7102 	mov.w	r1, #520	; 0x208
   12da2:	ab1d      	add	r3, sp, #116	; 0x74
   12da4:	f8ad 1014 	strh.w	r1, [sp, #20]
   12da8:	9002      	str	r0, [sp, #8]
   12daa:	9006      	str	r0, [sp, #24]
   12dac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
   12db0:	480a      	ldr	r0, [pc, #40]	; (12ddc <siprintf+0x44>)
   12db2:	9104      	str	r1, [sp, #16]
   12db4:	9107      	str	r1, [sp, #28]
   12db6:	f64f 71ff 	movw	r1, #65535	; 0xffff
   12dba:	f853 2b04 	ldr.w	r2, [r3], #4
   12dbe:	f8ad 1016 	strh.w	r1, [sp, #22]
   12dc2:	6800      	ldr	r0, [r0, #0]
   12dc4:	9301      	str	r3, [sp, #4]
   12dc6:	a902      	add	r1, sp, #8
   12dc8:	f000 fb10 	bl	133ec <_svfiprintf_r>
   12dcc:	9b02      	ldr	r3, [sp, #8]
   12dce:	2200      	movs	r2, #0
   12dd0:	701a      	strb	r2, [r3, #0]
   12dd2:	b01c      	add	sp, #112	; 0x70
   12dd4:	f85d eb04 	ldr.w	lr, [sp], #4
   12dd8:	b003      	add	sp, #12
   12dda:	4770      	bx	lr
   12ddc:	20000548 	.word	0x20000548

00012de0 <strlen>:
   12de0:	4603      	mov	r3, r0
   12de2:	f813 2b01 	ldrb.w	r2, [r3], #1
   12de6:	2a00      	cmp	r2, #0
   12de8:	d1fb      	bne.n	12de2 <strlen+0x2>
   12dea:	1a18      	subs	r0, r3, r0
   12dec:	3801      	subs	r0, #1
   12dee:	4770      	bx	lr

00012df0 <__swbuf_r>:
   12df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12df2:	460e      	mov	r6, r1
   12df4:	4614      	mov	r4, r2
   12df6:	4605      	mov	r5, r0
   12df8:	b118      	cbz	r0, 12e02 <__swbuf_r+0x12>
   12dfa:	6983      	ldr	r3, [r0, #24]
   12dfc:	b90b      	cbnz	r3, 12e02 <__swbuf_r+0x12>
   12dfe:	f000 f9a9 	bl	13154 <__sinit>
   12e02:	4b21      	ldr	r3, [pc, #132]	; (12e88 <__swbuf_r+0x98>)
   12e04:	429c      	cmp	r4, r3
   12e06:	d12a      	bne.n	12e5e <__swbuf_r+0x6e>
   12e08:	686c      	ldr	r4, [r5, #4]
   12e0a:	69a3      	ldr	r3, [r4, #24]
   12e0c:	60a3      	str	r3, [r4, #8]
   12e0e:	89a3      	ldrh	r3, [r4, #12]
   12e10:	071a      	lsls	r2, r3, #28
   12e12:	d52e      	bpl.n	12e72 <__swbuf_r+0x82>
   12e14:	6923      	ldr	r3, [r4, #16]
   12e16:	b363      	cbz	r3, 12e72 <__swbuf_r+0x82>
   12e18:	6923      	ldr	r3, [r4, #16]
   12e1a:	6820      	ldr	r0, [r4, #0]
   12e1c:	1ac0      	subs	r0, r0, r3
   12e1e:	6963      	ldr	r3, [r4, #20]
   12e20:	b2f6      	uxtb	r6, r6
   12e22:	4298      	cmp	r0, r3
   12e24:	4637      	mov	r7, r6
   12e26:	db04      	blt.n	12e32 <__swbuf_r+0x42>
   12e28:	4621      	mov	r1, r4
   12e2a:	4628      	mov	r0, r5
   12e2c:	f000 f928 	bl	13080 <_fflush_r>
   12e30:	bb28      	cbnz	r0, 12e7e <__swbuf_r+0x8e>
   12e32:	68a3      	ldr	r3, [r4, #8]
   12e34:	3b01      	subs	r3, #1
   12e36:	60a3      	str	r3, [r4, #8]
   12e38:	6823      	ldr	r3, [r4, #0]
   12e3a:	1c5a      	adds	r2, r3, #1
   12e3c:	6022      	str	r2, [r4, #0]
   12e3e:	701e      	strb	r6, [r3, #0]
   12e40:	6963      	ldr	r3, [r4, #20]
   12e42:	3001      	adds	r0, #1
   12e44:	4298      	cmp	r0, r3
   12e46:	d004      	beq.n	12e52 <__swbuf_r+0x62>
   12e48:	89a3      	ldrh	r3, [r4, #12]
   12e4a:	07db      	lsls	r3, r3, #31
   12e4c:	d519      	bpl.n	12e82 <__swbuf_r+0x92>
   12e4e:	2e0a      	cmp	r6, #10
   12e50:	d117      	bne.n	12e82 <__swbuf_r+0x92>
   12e52:	4621      	mov	r1, r4
   12e54:	4628      	mov	r0, r5
   12e56:	f000 f913 	bl	13080 <_fflush_r>
   12e5a:	b190      	cbz	r0, 12e82 <__swbuf_r+0x92>
   12e5c:	e00f      	b.n	12e7e <__swbuf_r+0x8e>
   12e5e:	4b0b      	ldr	r3, [pc, #44]	; (12e8c <__swbuf_r+0x9c>)
   12e60:	429c      	cmp	r4, r3
   12e62:	d101      	bne.n	12e68 <__swbuf_r+0x78>
   12e64:	68ac      	ldr	r4, [r5, #8]
   12e66:	e7d0      	b.n	12e0a <__swbuf_r+0x1a>
   12e68:	4b09      	ldr	r3, [pc, #36]	; (12e90 <__swbuf_r+0xa0>)
   12e6a:	429c      	cmp	r4, r3
   12e6c:	bf08      	it	eq
   12e6e:	68ec      	ldreq	r4, [r5, #12]
   12e70:	e7cb      	b.n	12e0a <__swbuf_r+0x1a>
   12e72:	4621      	mov	r1, r4
   12e74:	4628      	mov	r0, r5
   12e76:	f000 f80d 	bl	12e94 <__swsetup_r>
   12e7a:	2800      	cmp	r0, #0
   12e7c:	d0cc      	beq.n	12e18 <__swbuf_r+0x28>
   12e7e:	f04f 37ff 	mov.w	r7, #4294967295
   12e82:	4638      	mov	r0, r7
   12e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12e86:	bf00      	nop
   12e88:	00014904 	.word	0x00014904
   12e8c:	00014924 	.word	0x00014924
   12e90:	000148e4 	.word	0x000148e4

00012e94 <__swsetup_r>:
   12e94:	4b32      	ldr	r3, [pc, #200]	; (12f60 <__swsetup_r+0xcc>)
   12e96:	b570      	push	{r4, r5, r6, lr}
   12e98:	681d      	ldr	r5, [r3, #0]
   12e9a:	4606      	mov	r6, r0
   12e9c:	460c      	mov	r4, r1
   12e9e:	b125      	cbz	r5, 12eaa <__swsetup_r+0x16>
   12ea0:	69ab      	ldr	r3, [r5, #24]
   12ea2:	b913      	cbnz	r3, 12eaa <__swsetup_r+0x16>
   12ea4:	4628      	mov	r0, r5
   12ea6:	f000 f955 	bl	13154 <__sinit>
   12eaa:	4b2e      	ldr	r3, [pc, #184]	; (12f64 <__swsetup_r+0xd0>)
   12eac:	429c      	cmp	r4, r3
   12eae:	d10f      	bne.n	12ed0 <__swsetup_r+0x3c>
   12eb0:	686c      	ldr	r4, [r5, #4]
   12eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12eb6:	b29a      	uxth	r2, r3
   12eb8:	0715      	lsls	r5, r2, #28
   12eba:	d42c      	bmi.n	12f16 <__swsetup_r+0x82>
   12ebc:	06d0      	lsls	r0, r2, #27
   12ebe:	d411      	bmi.n	12ee4 <__swsetup_r+0x50>
   12ec0:	2209      	movs	r2, #9
   12ec2:	6032      	str	r2, [r6, #0]
   12ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   12ec8:	81a3      	strh	r3, [r4, #12]
   12eca:	f04f 30ff 	mov.w	r0, #4294967295
   12ece:	bd70      	pop	{r4, r5, r6, pc}
   12ed0:	4b25      	ldr	r3, [pc, #148]	; (12f68 <__swsetup_r+0xd4>)
   12ed2:	429c      	cmp	r4, r3
   12ed4:	d101      	bne.n	12eda <__swsetup_r+0x46>
   12ed6:	68ac      	ldr	r4, [r5, #8]
   12ed8:	e7eb      	b.n	12eb2 <__swsetup_r+0x1e>
   12eda:	4b24      	ldr	r3, [pc, #144]	; (12f6c <__swsetup_r+0xd8>)
   12edc:	429c      	cmp	r4, r3
   12ede:	bf08      	it	eq
   12ee0:	68ec      	ldreq	r4, [r5, #12]
   12ee2:	e7e6      	b.n	12eb2 <__swsetup_r+0x1e>
   12ee4:	0751      	lsls	r1, r2, #29
   12ee6:	d512      	bpl.n	12f0e <__swsetup_r+0x7a>
   12ee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12eea:	b141      	cbz	r1, 12efe <__swsetup_r+0x6a>
   12eec:	f104 0344 	add.w	r3, r4, #68	; 0x44
   12ef0:	4299      	cmp	r1, r3
   12ef2:	d002      	beq.n	12efa <__swsetup_r+0x66>
   12ef4:	4630      	mov	r0, r6
   12ef6:	f7ff fd2d 	bl	12954 <_free_r>
   12efa:	2300      	movs	r3, #0
   12efc:	6363      	str	r3, [r4, #52]	; 0x34
   12efe:	89a3      	ldrh	r3, [r4, #12]
   12f00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   12f04:	81a3      	strh	r3, [r4, #12]
   12f06:	2300      	movs	r3, #0
   12f08:	6063      	str	r3, [r4, #4]
   12f0a:	6923      	ldr	r3, [r4, #16]
   12f0c:	6023      	str	r3, [r4, #0]
   12f0e:	89a3      	ldrh	r3, [r4, #12]
   12f10:	f043 0308 	orr.w	r3, r3, #8
   12f14:	81a3      	strh	r3, [r4, #12]
   12f16:	6923      	ldr	r3, [r4, #16]
   12f18:	b94b      	cbnz	r3, 12f2e <__swsetup_r+0x9a>
   12f1a:	89a3      	ldrh	r3, [r4, #12]
   12f1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
   12f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   12f24:	d003      	beq.n	12f2e <__swsetup_r+0x9a>
   12f26:	4621      	mov	r1, r4
   12f28:	4630      	mov	r0, r6
   12f2a:	f000 f9c1 	bl	132b0 <__smakebuf_r>
   12f2e:	89a2      	ldrh	r2, [r4, #12]
   12f30:	f012 0301 	ands.w	r3, r2, #1
   12f34:	d00c      	beq.n	12f50 <__swsetup_r+0xbc>
   12f36:	2300      	movs	r3, #0
   12f38:	60a3      	str	r3, [r4, #8]
   12f3a:	6963      	ldr	r3, [r4, #20]
   12f3c:	425b      	negs	r3, r3
   12f3e:	61a3      	str	r3, [r4, #24]
   12f40:	6923      	ldr	r3, [r4, #16]
   12f42:	b953      	cbnz	r3, 12f5a <__swsetup_r+0xc6>
   12f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12f48:	f013 0080 	ands.w	r0, r3, #128	; 0x80
   12f4c:	d1ba      	bne.n	12ec4 <__swsetup_r+0x30>
   12f4e:	bd70      	pop	{r4, r5, r6, pc}
   12f50:	0792      	lsls	r2, r2, #30
   12f52:	bf58      	it	pl
   12f54:	6963      	ldrpl	r3, [r4, #20]
   12f56:	60a3      	str	r3, [r4, #8]
   12f58:	e7f2      	b.n	12f40 <__swsetup_r+0xac>
   12f5a:	2000      	movs	r0, #0
   12f5c:	e7f7      	b.n	12f4e <__swsetup_r+0xba>
   12f5e:	bf00      	nop
   12f60:	20000548 	.word	0x20000548
   12f64:	00014904 	.word	0x00014904
   12f68:	00014924 	.word	0x00014924
   12f6c:	000148e4 	.word	0x000148e4

00012f70 <__sflush_r>:
   12f70:	898a      	ldrh	r2, [r1, #12]
   12f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12f76:	4605      	mov	r5, r0
   12f78:	0710      	lsls	r0, r2, #28
   12f7a:	460c      	mov	r4, r1
   12f7c:	d45a      	bmi.n	13034 <__sflush_r+0xc4>
   12f7e:	684b      	ldr	r3, [r1, #4]
   12f80:	2b00      	cmp	r3, #0
   12f82:	dc05      	bgt.n	12f90 <__sflush_r+0x20>
   12f84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   12f86:	2b00      	cmp	r3, #0
   12f88:	dc02      	bgt.n	12f90 <__sflush_r+0x20>
   12f8a:	2000      	movs	r0, #0
   12f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12f90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   12f92:	2e00      	cmp	r6, #0
   12f94:	d0f9      	beq.n	12f8a <__sflush_r+0x1a>
   12f96:	2300      	movs	r3, #0
   12f98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   12f9c:	682f      	ldr	r7, [r5, #0]
   12f9e:	602b      	str	r3, [r5, #0]
   12fa0:	d033      	beq.n	1300a <__sflush_r+0x9a>
   12fa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
   12fa4:	89a3      	ldrh	r3, [r4, #12]
   12fa6:	075a      	lsls	r2, r3, #29
   12fa8:	d505      	bpl.n	12fb6 <__sflush_r+0x46>
   12faa:	6863      	ldr	r3, [r4, #4]
   12fac:	1ac0      	subs	r0, r0, r3
   12fae:	6b63      	ldr	r3, [r4, #52]	; 0x34
   12fb0:	b10b      	cbz	r3, 12fb6 <__sflush_r+0x46>
   12fb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
   12fb4:	1ac0      	subs	r0, r0, r3
   12fb6:	2300      	movs	r3, #0
   12fb8:	4602      	mov	r2, r0
   12fba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   12fbc:	6a21      	ldr	r1, [r4, #32]
   12fbe:	4628      	mov	r0, r5
   12fc0:	47b0      	blx	r6
   12fc2:	1c43      	adds	r3, r0, #1
   12fc4:	89a3      	ldrh	r3, [r4, #12]
   12fc6:	d106      	bne.n	12fd6 <__sflush_r+0x66>
   12fc8:	6829      	ldr	r1, [r5, #0]
   12fca:	291d      	cmp	r1, #29
   12fcc:	d84b      	bhi.n	13066 <__sflush_r+0xf6>
   12fce:	4a2b      	ldr	r2, [pc, #172]	; (1307c <__sflush_r+0x10c>)
   12fd0:	40ca      	lsrs	r2, r1
   12fd2:	07d6      	lsls	r6, r2, #31
   12fd4:	d547      	bpl.n	13066 <__sflush_r+0xf6>
   12fd6:	2200      	movs	r2, #0
   12fd8:	6062      	str	r2, [r4, #4]
   12fda:	04d9      	lsls	r1, r3, #19
   12fdc:	6922      	ldr	r2, [r4, #16]
   12fde:	6022      	str	r2, [r4, #0]
   12fe0:	d504      	bpl.n	12fec <__sflush_r+0x7c>
   12fe2:	1c42      	adds	r2, r0, #1
   12fe4:	d101      	bne.n	12fea <__sflush_r+0x7a>
   12fe6:	682b      	ldr	r3, [r5, #0]
   12fe8:	b903      	cbnz	r3, 12fec <__sflush_r+0x7c>
   12fea:	6560      	str	r0, [r4, #84]	; 0x54
   12fec:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12fee:	602f      	str	r7, [r5, #0]
   12ff0:	2900      	cmp	r1, #0
   12ff2:	d0ca      	beq.n	12f8a <__sflush_r+0x1a>
   12ff4:	f104 0344 	add.w	r3, r4, #68	; 0x44
   12ff8:	4299      	cmp	r1, r3
   12ffa:	d002      	beq.n	13002 <__sflush_r+0x92>
   12ffc:	4628      	mov	r0, r5
   12ffe:	f7ff fca9 	bl	12954 <_free_r>
   13002:	2000      	movs	r0, #0
   13004:	6360      	str	r0, [r4, #52]	; 0x34
   13006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1300a:	6a21      	ldr	r1, [r4, #32]
   1300c:	2301      	movs	r3, #1
   1300e:	4628      	mov	r0, r5
   13010:	47b0      	blx	r6
   13012:	1c41      	adds	r1, r0, #1
   13014:	d1c6      	bne.n	12fa4 <__sflush_r+0x34>
   13016:	682b      	ldr	r3, [r5, #0]
   13018:	2b00      	cmp	r3, #0
   1301a:	d0c3      	beq.n	12fa4 <__sflush_r+0x34>
   1301c:	2b1d      	cmp	r3, #29
   1301e:	d001      	beq.n	13024 <__sflush_r+0xb4>
   13020:	2b16      	cmp	r3, #22
   13022:	d101      	bne.n	13028 <__sflush_r+0xb8>
   13024:	602f      	str	r7, [r5, #0]
   13026:	e7b0      	b.n	12f8a <__sflush_r+0x1a>
   13028:	89a3      	ldrh	r3, [r4, #12]
   1302a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1302e:	81a3      	strh	r3, [r4, #12]
   13030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13034:	690f      	ldr	r7, [r1, #16]
   13036:	2f00      	cmp	r7, #0
   13038:	d0a7      	beq.n	12f8a <__sflush_r+0x1a>
   1303a:	0793      	lsls	r3, r2, #30
   1303c:	680e      	ldr	r6, [r1, #0]
   1303e:	bf08      	it	eq
   13040:	694b      	ldreq	r3, [r1, #20]
   13042:	600f      	str	r7, [r1, #0]
   13044:	bf18      	it	ne
   13046:	2300      	movne	r3, #0
   13048:	eba6 0807 	sub.w	r8, r6, r7
   1304c:	608b      	str	r3, [r1, #8]
   1304e:	f1b8 0f00 	cmp.w	r8, #0
   13052:	dd9a      	ble.n	12f8a <__sflush_r+0x1a>
   13054:	4643      	mov	r3, r8
   13056:	463a      	mov	r2, r7
   13058:	6a21      	ldr	r1, [r4, #32]
   1305a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1305c:	4628      	mov	r0, r5
   1305e:	47b0      	blx	r6
   13060:	2800      	cmp	r0, #0
   13062:	dc07      	bgt.n	13074 <__sflush_r+0x104>
   13064:	89a3      	ldrh	r3, [r4, #12]
   13066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1306a:	81a3      	strh	r3, [r4, #12]
   1306c:	f04f 30ff 	mov.w	r0, #4294967295
   13070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13074:	4407      	add	r7, r0
   13076:	eba8 0800 	sub.w	r8, r8, r0
   1307a:	e7e8      	b.n	1304e <__sflush_r+0xde>
   1307c:	20400001 	.word	0x20400001

00013080 <_fflush_r>:
   13080:	b538      	push	{r3, r4, r5, lr}
   13082:	690b      	ldr	r3, [r1, #16]
   13084:	4605      	mov	r5, r0
   13086:	460c      	mov	r4, r1
   13088:	b1db      	cbz	r3, 130c2 <_fflush_r+0x42>
   1308a:	b118      	cbz	r0, 13094 <_fflush_r+0x14>
   1308c:	6983      	ldr	r3, [r0, #24]
   1308e:	b90b      	cbnz	r3, 13094 <_fflush_r+0x14>
   13090:	f000 f860 	bl	13154 <__sinit>
   13094:	4b0c      	ldr	r3, [pc, #48]	; (130c8 <_fflush_r+0x48>)
   13096:	429c      	cmp	r4, r3
   13098:	d109      	bne.n	130ae <_fflush_r+0x2e>
   1309a:	686c      	ldr	r4, [r5, #4]
   1309c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   130a0:	b17b      	cbz	r3, 130c2 <_fflush_r+0x42>
   130a2:	4621      	mov	r1, r4
   130a4:	4628      	mov	r0, r5
   130a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   130aa:	f7ff bf61 	b.w	12f70 <__sflush_r>
   130ae:	4b07      	ldr	r3, [pc, #28]	; (130cc <_fflush_r+0x4c>)
   130b0:	429c      	cmp	r4, r3
   130b2:	d101      	bne.n	130b8 <_fflush_r+0x38>
   130b4:	68ac      	ldr	r4, [r5, #8]
   130b6:	e7f1      	b.n	1309c <_fflush_r+0x1c>
   130b8:	4b05      	ldr	r3, [pc, #20]	; (130d0 <_fflush_r+0x50>)
   130ba:	429c      	cmp	r4, r3
   130bc:	bf08      	it	eq
   130be:	68ec      	ldreq	r4, [r5, #12]
   130c0:	e7ec      	b.n	1309c <_fflush_r+0x1c>
   130c2:	2000      	movs	r0, #0
   130c4:	bd38      	pop	{r3, r4, r5, pc}
   130c6:	bf00      	nop
   130c8:	00014904 	.word	0x00014904
   130cc:	00014924 	.word	0x00014924
   130d0:	000148e4 	.word	0x000148e4

000130d4 <_cleanup_r>:
   130d4:	4901      	ldr	r1, [pc, #4]	; (130dc <_cleanup_r+0x8>)
   130d6:	f000 b8a9 	b.w	1322c <_fwalk_reent>
   130da:	bf00      	nop
   130dc:	00013081 	.word	0x00013081

000130e0 <std.isra.0>:
   130e0:	2300      	movs	r3, #0
   130e2:	b510      	push	{r4, lr}
   130e4:	4604      	mov	r4, r0
   130e6:	6003      	str	r3, [r0, #0]
   130e8:	6043      	str	r3, [r0, #4]
   130ea:	6083      	str	r3, [r0, #8]
   130ec:	8181      	strh	r1, [r0, #12]
   130ee:	6643      	str	r3, [r0, #100]	; 0x64
   130f0:	81c2      	strh	r2, [r0, #14]
   130f2:	6103      	str	r3, [r0, #16]
   130f4:	6143      	str	r3, [r0, #20]
   130f6:	6183      	str	r3, [r0, #24]
   130f8:	4619      	mov	r1, r3
   130fa:	2208      	movs	r2, #8
   130fc:	305c      	adds	r0, #92	; 0x5c
   130fe:	f7ff fc20 	bl	12942 <memset>
   13102:	4b05      	ldr	r3, [pc, #20]	; (13118 <std.isra.0+0x38>)
   13104:	6263      	str	r3, [r4, #36]	; 0x24
   13106:	4b05      	ldr	r3, [pc, #20]	; (1311c <std.isra.0+0x3c>)
   13108:	62a3      	str	r3, [r4, #40]	; 0x28
   1310a:	4b05      	ldr	r3, [pc, #20]	; (13120 <std.isra.0+0x40>)
   1310c:	62e3      	str	r3, [r4, #44]	; 0x2c
   1310e:	4b05      	ldr	r3, [pc, #20]	; (13124 <std.isra.0+0x44>)
   13110:	6224      	str	r4, [r4, #32]
   13112:	6323      	str	r3, [r4, #48]	; 0x30
   13114:	bd10      	pop	{r4, pc}
   13116:	bf00      	nop
   13118:	00013b7d 	.word	0x00013b7d
   1311c:	00013b9f 	.word	0x00013b9f
   13120:	00013bd7 	.word	0x00013bd7
   13124:	00013bfb 	.word	0x00013bfb

00013128 <__sfmoreglue>:
   13128:	b570      	push	{r4, r5, r6, lr}
   1312a:	1e4a      	subs	r2, r1, #1
   1312c:	2568      	movs	r5, #104	; 0x68
   1312e:	4355      	muls	r5, r2
   13130:	460e      	mov	r6, r1
   13132:	f105 0174 	add.w	r1, r5, #116	; 0x74
   13136:	f7ff fc5b 	bl	129f0 <_malloc_r>
   1313a:	4604      	mov	r4, r0
   1313c:	b140      	cbz	r0, 13150 <__sfmoreglue+0x28>
   1313e:	2100      	movs	r1, #0
   13140:	e880 0042 	stmia.w	r0, {r1, r6}
   13144:	300c      	adds	r0, #12
   13146:	60a0      	str	r0, [r4, #8]
   13148:	f105 0268 	add.w	r2, r5, #104	; 0x68
   1314c:	f7ff fbf9 	bl	12942 <memset>
   13150:	4620      	mov	r0, r4
   13152:	bd70      	pop	{r4, r5, r6, pc}

00013154 <__sinit>:
   13154:	6983      	ldr	r3, [r0, #24]
   13156:	b510      	push	{r4, lr}
   13158:	4604      	mov	r4, r0
   1315a:	bb33      	cbnz	r3, 131aa <__sinit+0x56>
   1315c:	6483      	str	r3, [r0, #72]	; 0x48
   1315e:	64c3      	str	r3, [r0, #76]	; 0x4c
   13160:	6503      	str	r3, [r0, #80]	; 0x50
   13162:	4b12      	ldr	r3, [pc, #72]	; (131ac <__sinit+0x58>)
   13164:	4a12      	ldr	r2, [pc, #72]	; (131b0 <__sinit+0x5c>)
   13166:	681b      	ldr	r3, [r3, #0]
   13168:	6282      	str	r2, [r0, #40]	; 0x28
   1316a:	4298      	cmp	r0, r3
   1316c:	bf04      	itt	eq
   1316e:	2301      	moveq	r3, #1
   13170:	6183      	streq	r3, [r0, #24]
   13172:	f000 f81f 	bl	131b4 <__sfp>
   13176:	6060      	str	r0, [r4, #4]
   13178:	4620      	mov	r0, r4
   1317a:	f000 f81b 	bl	131b4 <__sfp>
   1317e:	60a0      	str	r0, [r4, #8]
   13180:	4620      	mov	r0, r4
   13182:	f000 f817 	bl	131b4 <__sfp>
   13186:	2200      	movs	r2, #0
   13188:	60e0      	str	r0, [r4, #12]
   1318a:	2104      	movs	r1, #4
   1318c:	6860      	ldr	r0, [r4, #4]
   1318e:	f7ff ffa7 	bl	130e0 <std.isra.0>
   13192:	2201      	movs	r2, #1
   13194:	2109      	movs	r1, #9
   13196:	68a0      	ldr	r0, [r4, #8]
   13198:	f7ff ffa2 	bl	130e0 <std.isra.0>
   1319c:	2202      	movs	r2, #2
   1319e:	2112      	movs	r1, #18
   131a0:	68e0      	ldr	r0, [r4, #12]
   131a2:	f7ff ff9d 	bl	130e0 <std.isra.0>
   131a6:	2301      	movs	r3, #1
   131a8:	61a3      	str	r3, [r4, #24]
   131aa:	bd10      	pop	{r4, pc}
   131ac:	000148e0 	.word	0x000148e0
   131b0:	000130d5 	.word	0x000130d5

000131b4 <__sfp>:
   131b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   131b6:	4b1c      	ldr	r3, [pc, #112]	; (13228 <__sfp+0x74>)
   131b8:	681e      	ldr	r6, [r3, #0]
   131ba:	69b3      	ldr	r3, [r6, #24]
   131bc:	4607      	mov	r7, r0
   131be:	b913      	cbnz	r3, 131c6 <__sfp+0x12>
   131c0:	4630      	mov	r0, r6
   131c2:	f7ff ffc7 	bl	13154 <__sinit>
   131c6:	3648      	adds	r6, #72	; 0x48
   131c8:	68b4      	ldr	r4, [r6, #8]
   131ca:	6873      	ldr	r3, [r6, #4]
   131cc:	3b01      	subs	r3, #1
   131ce:	d503      	bpl.n	131d8 <__sfp+0x24>
   131d0:	6833      	ldr	r3, [r6, #0]
   131d2:	b133      	cbz	r3, 131e2 <__sfp+0x2e>
   131d4:	6836      	ldr	r6, [r6, #0]
   131d6:	e7f7      	b.n	131c8 <__sfp+0x14>
   131d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   131dc:	b16d      	cbz	r5, 131fa <__sfp+0x46>
   131de:	3468      	adds	r4, #104	; 0x68
   131e0:	e7f4      	b.n	131cc <__sfp+0x18>
   131e2:	2104      	movs	r1, #4
   131e4:	4638      	mov	r0, r7
   131e6:	f7ff ff9f 	bl	13128 <__sfmoreglue>
   131ea:	6030      	str	r0, [r6, #0]
   131ec:	2800      	cmp	r0, #0
   131ee:	d1f1      	bne.n	131d4 <__sfp+0x20>
   131f0:	230c      	movs	r3, #12
   131f2:	603b      	str	r3, [r7, #0]
   131f4:	4604      	mov	r4, r0
   131f6:	4620      	mov	r0, r4
   131f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   131fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
   131fe:	81e3      	strh	r3, [r4, #14]
   13200:	2301      	movs	r3, #1
   13202:	81a3      	strh	r3, [r4, #12]
   13204:	6665      	str	r5, [r4, #100]	; 0x64
   13206:	6025      	str	r5, [r4, #0]
   13208:	60a5      	str	r5, [r4, #8]
   1320a:	6065      	str	r5, [r4, #4]
   1320c:	6125      	str	r5, [r4, #16]
   1320e:	6165      	str	r5, [r4, #20]
   13210:	61a5      	str	r5, [r4, #24]
   13212:	2208      	movs	r2, #8
   13214:	4629      	mov	r1, r5
   13216:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   1321a:	f7ff fb92 	bl	12942 <memset>
   1321e:	6365      	str	r5, [r4, #52]	; 0x34
   13220:	63a5      	str	r5, [r4, #56]	; 0x38
   13222:	64a5      	str	r5, [r4, #72]	; 0x48
   13224:	64e5      	str	r5, [r4, #76]	; 0x4c
   13226:	e7e6      	b.n	131f6 <__sfp+0x42>
   13228:	000148e0 	.word	0x000148e0

0001322c <_fwalk_reent>:
   1322c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   13230:	4680      	mov	r8, r0
   13232:	4689      	mov	r9, r1
   13234:	f100 0448 	add.w	r4, r0, #72	; 0x48
   13238:	2600      	movs	r6, #0
   1323a:	b914      	cbnz	r4, 13242 <_fwalk_reent+0x16>
   1323c:	4630      	mov	r0, r6
   1323e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13242:	68a5      	ldr	r5, [r4, #8]
   13244:	6867      	ldr	r7, [r4, #4]
   13246:	3f01      	subs	r7, #1
   13248:	d501      	bpl.n	1324e <_fwalk_reent+0x22>
   1324a:	6824      	ldr	r4, [r4, #0]
   1324c:	e7f5      	b.n	1323a <_fwalk_reent+0xe>
   1324e:	89ab      	ldrh	r3, [r5, #12]
   13250:	2b01      	cmp	r3, #1
   13252:	d907      	bls.n	13264 <_fwalk_reent+0x38>
   13254:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   13258:	3301      	adds	r3, #1
   1325a:	d003      	beq.n	13264 <_fwalk_reent+0x38>
   1325c:	4629      	mov	r1, r5
   1325e:	4640      	mov	r0, r8
   13260:	47c8      	blx	r9
   13262:	4306      	orrs	r6, r0
   13264:	3568      	adds	r5, #104	; 0x68
   13266:	e7ee      	b.n	13246 <_fwalk_reent+0x1a>

00013268 <__swhatbuf_r>:
   13268:	b570      	push	{r4, r5, r6, lr}
   1326a:	460e      	mov	r6, r1
   1326c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13270:	2900      	cmp	r1, #0
   13272:	b090      	sub	sp, #64	; 0x40
   13274:	4614      	mov	r4, r2
   13276:	461d      	mov	r5, r3
   13278:	da07      	bge.n	1328a <__swhatbuf_r+0x22>
   1327a:	2300      	movs	r3, #0
   1327c:	602b      	str	r3, [r5, #0]
   1327e:	89b3      	ldrh	r3, [r6, #12]
   13280:	061a      	lsls	r2, r3, #24
   13282:	d410      	bmi.n	132a6 <__swhatbuf_r+0x3e>
   13284:	f44f 6380 	mov.w	r3, #1024	; 0x400
   13288:	e00e      	b.n	132a8 <__swhatbuf_r+0x40>
   1328a:	aa01      	add	r2, sp, #4
   1328c:	f000 fcdc 	bl	13c48 <_fstat_r>
   13290:	2800      	cmp	r0, #0
   13292:	dbf2      	blt.n	1327a <__swhatbuf_r+0x12>
   13294:	9a02      	ldr	r2, [sp, #8]
   13296:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   1329a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   1329e:	425a      	negs	r2, r3
   132a0:	415a      	adcs	r2, r3
   132a2:	602a      	str	r2, [r5, #0]
   132a4:	e7ee      	b.n	13284 <__swhatbuf_r+0x1c>
   132a6:	2340      	movs	r3, #64	; 0x40
   132a8:	2000      	movs	r0, #0
   132aa:	6023      	str	r3, [r4, #0]
   132ac:	b010      	add	sp, #64	; 0x40
   132ae:	bd70      	pop	{r4, r5, r6, pc}

000132b0 <__smakebuf_r>:
   132b0:	898b      	ldrh	r3, [r1, #12]
   132b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
   132b4:	079d      	lsls	r5, r3, #30
   132b6:	4606      	mov	r6, r0
   132b8:	460c      	mov	r4, r1
   132ba:	d507      	bpl.n	132cc <__smakebuf_r+0x1c>
   132bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
   132c0:	6023      	str	r3, [r4, #0]
   132c2:	6123      	str	r3, [r4, #16]
   132c4:	2301      	movs	r3, #1
   132c6:	6163      	str	r3, [r4, #20]
   132c8:	b002      	add	sp, #8
   132ca:	bd70      	pop	{r4, r5, r6, pc}
   132cc:	ab01      	add	r3, sp, #4
   132ce:	466a      	mov	r2, sp
   132d0:	f7ff ffca 	bl	13268 <__swhatbuf_r>
   132d4:	9900      	ldr	r1, [sp, #0]
   132d6:	4605      	mov	r5, r0
   132d8:	4630      	mov	r0, r6
   132da:	f7ff fb89 	bl	129f0 <_malloc_r>
   132de:	b948      	cbnz	r0, 132f4 <__smakebuf_r+0x44>
   132e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   132e4:	059a      	lsls	r2, r3, #22
   132e6:	d4ef      	bmi.n	132c8 <__smakebuf_r+0x18>
   132e8:	f023 0303 	bic.w	r3, r3, #3
   132ec:	f043 0302 	orr.w	r3, r3, #2
   132f0:	81a3      	strh	r3, [r4, #12]
   132f2:	e7e3      	b.n	132bc <__smakebuf_r+0xc>
   132f4:	4b0d      	ldr	r3, [pc, #52]	; (1332c <__smakebuf_r+0x7c>)
   132f6:	62b3      	str	r3, [r6, #40]	; 0x28
   132f8:	89a3      	ldrh	r3, [r4, #12]
   132fa:	6020      	str	r0, [r4, #0]
   132fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   13300:	81a3      	strh	r3, [r4, #12]
   13302:	9b00      	ldr	r3, [sp, #0]
   13304:	6163      	str	r3, [r4, #20]
   13306:	9b01      	ldr	r3, [sp, #4]
   13308:	6120      	str	r0, [r4, #16]
   1330a:	b15b      	cbz	r3, 13324 <__smakebuf_r+0x74>
   1330c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   13310:	4630      	mov	r0, r6
   13312:	f000 fcab 	bl	13c6c <_isatty_r>
   13316:	b128      	cbz	r0, 13324 <__smakebuf_r+0x74>
   13318:	89a3      	ldrh	r3, [r4, #12]
   1331a:	f023 0303 	bic.w	r3, r3, #3
   1331e:	f043 0301 	orr.w	r3, r3, #1
   13322:	81a3      	strh	r3, [r4, #12]
   13324:	89a3      	ldrh	r3, [r4, #12]
   13326:	431d      	orrs	r5, r3
   13328:	81a5      	strh	r5, [r4, #12]
   1332a:	e7cd      	b.n	132c8 <__smakebuf_r+0x18>
   1332c:	000130d5 	.word	0x000130d5

00013330 <__malloc_lock>:
   13330:	4770      	bx	lr

00013332 <__malloc_unlock>:
   13332:	4770      	bx	lr

00013334 <__ssputs_r>:
   13334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13338:	688e      	ldr	r6, [r1, #8]
   1333a:	429e      	cmp	r6, r3
   1333c:	4682      	mov	sl, r0
   1333e:	460c      	mov	r4, r1
   13340:	4691      	mov	r9, r2
   13342:	4698      	mov	r8, r3
   13344:	d835      	bhi.n	133b2 <__ssputs_r+0x7e>
   13346:	898a      	ldrh	r2, [r1, #12]
   13348:	f412 6f90 	tst.w	r2, #1152	; 0x480
   1334c:	d031      	beq.n	133b2 <__ssputs_r+0x7e>
   1334e:	6825      	ldr	r5, [r4, #0]
   13350:	6909      	ldr	r1, [r1, #16]
   13352:	1a6f      	subs	r7, r5, r1
   13354:	6965      	ldr	r5, [r4, #20]
   13356:	2302      	movs	r3, #2
   13358:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   1335c:	fb95 f5f3 	sdiv	r5, r5, r3
   13360:	f108 0301 	add.w	r3, r8, #1
   13364:	443b      	add	r3, r7
   13366:	429d      	cmp	r5, r3
   13368:	bf38      	it	cc
   1336a:	461d      	movcc	r5, r3
   1336c:	0553      	lsls	r3, r2, #21
   1336e:	d531      	bpl.n	133d4 <__ssputs_r+0xa0>
   13370:	4629      	mov	r1, r5
   13372:	f7ff fb3d 	bl	129f0 <_malloc_r>
   13376:	4606      	mov	r6, r0
   13378:	b950      	cbnz	r0, 13390 <__ssputs_r+0x5c>
   1337a:	230c      	movs	r3, #12
   1337c:	f8ca 3000 	str.w	r3, [sl]
   13380:	89a3      	ldrh	r3, [r4, #12]
   13382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13386:	81a3      	strh	r3, [r4, #12]
   13388:	f04f 30ff 	mov.w	r0, #4294967295
   1338c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13390:	463a      	mov	r2, r7
   13392:	6921      	ldr	r1, [r4, #16]
   13394:	f7ff faca 	bl	1292c <memcpy>
   13398:	89a3      	ldrh	r3, [r4, #12]
   1339a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   1339e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   133a2:	81a3      	strh	r3, [r4, #12]
   133a4:	6126      	str	r6, [r4, #16]
   133a6:	6165      	str	r5, [r4, #20]
   133a8:	443e      	add	r6, r7
   133aa:	1bed      	subs	r5, r5, r7
   133ac:	6026      	str	r6, [r4, #0]
   133ae:	60a5      	str	r5, [r4, #8]
   133b0:	4646      	mov	r6, r8
   133b2:	4546      	cmp	r6, r8
   133b4:	bf28      	it	cs
   133b6:	4646      	movcs	r6, r8
   133b8:	4632      	mov	r2, r6
   133ba:	4649      	mov	r1, r9
   133bc:	6820      	ldr	r0, [r4, #0]
   133be:	f000 fcc7 	bl	13d50 <memmove>
   133c2:	68a3      	ldr	r3, [r4, #8]
   133c4:	1b9b      	subs	r3, r3, r6
   133c6:	60a3      	str	r3, [r4, #8]
   133c8:	6823      	ldr	r3, [r4, #0]
   133ca:	441e      	add	r6, r3
   133cc:	6026      	str	r6, [r4, #0]
   133ce:	2000      	movs	r0, #0
   133d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   133d4:	462a      	mov	r2, r5
   133d6:	f000 fcd5 	bl	13d84 <_realloc_r>
   133da:	4606      	mov	r6, r0
   133dc:	2800      	cmp	r0, #0
   133de:	d1e1      	bne.n	133a4 <__ssputs_r+0x70>
   133e0:	6921      	ldr	r1, [r4, #16]
   133e2:	4650      	mov	r0, sl
   133e4:	f7ff fab6 	bl	12954 <_free_r>
   133e8:	e7c7      	b.n	1337a <__ssputs_r+0x46>
	...

000133ec <_svfiprintf_r>:
   133ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   133f0:	b09d      	sub	sp, #116	; 0x74
   133f2:	4680      	mov	r8, r0
   133f4:	9303      	str	r3, [sp, #12]
   133f6:	898b      	ldrh	r3, [r1, #12]
   133f8:	061c      	lsls	r4, r3, #24
   133fa:	460d      	mov	r5, r1
   133fc:	4616      	mov	r6, r2
   133fe:	d50f      	bpl.n	13420 <_svfiprintf_r+0x34>
   13400:	690b      	ldr	r3, [r1, #16]
   13402:	b96b      	cbnz	r3, 13420 <_svfiprintf_r+0x34>
   13404:	2140      	movs	r1, #64	; 0x40
   13406:	f7ff faf3 	bl	129f0 <_malloc_r>
   1340a:	6028      	str	r0, [r5, #0]
   1340c:	6128      	str	r0, [r5, #16]
   1340e:	b928      	cbnz	r0, 1341c <_svfiprintf_r+0x30>
   13410:	230c      	movs	r3, #12
   13412:	f8c8 3000 	str.w	r3, [r8]
   13416:	f04f 30ff 	mov.w	r0, #4294967295
   1341a:	e0c5      	b.n	135a8 <_svfiprintf_r+0x1bc>
   1341c:	2340      	movs	r3, #64	; 0x40
   1341e:	616b      	str	r3, [r5, #20]
   13420:	2300      	movs	r3, #0
   13422:	9309      	str	r3, [sp, #36]	; 0x24
   13424:	2320      	movs	r3, #32
   13426:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   1342a:	2330      	movs	r3, #48	; 0x30
   1342c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   13430:	f04f 0b01 	mov.w	fp, #1
   13434:	4637      	mov	r7, r6
   13436:	463c      	mov	r4, r7
   13438:	f814 3b01 	ldrb.w	r3, [r4], #1
   1343c:	2b00      	cmp	r3, #0
   1343e:	d13c      	bne.n	134ba <_svfiprintf_r+0xce>
   13440:	ebb7 0a06 	subs.w	sl, r7, r6
   13444:	d00b      	beq.n	1345e <_svfiprintf_r+0x72>
   13446:	4653      	mov	r3, sl
   13448:	4632      	mov	r2, r6
   1344a:	4629      	mov	r1, r5
   1344c:	4640      	mov	r0, r8
   1344e:	f7ff ff71 	bl	13334 <__ssputs_r>
   13452:	3001      	adds	r0, #1
   13454:	f000 80a3 	beq.w	1359e <_svfiprintf_r+0x1b2>
   13458:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1345a:	4453      	add	r3, sl
   1345c:	9309      	str	r3, [sp, #36]	; 0x24
   1345e:	783b      	ldrb	r3, [r7, #0]
   13460:	2b00      	cmp	r3, #0
   13462:	f000 809c 	beq.w	1359e <_svfiprintf_r+0x1b2>
   13466:	2300      	movs	r3, #0
   13468:	f04f 32ff 	mov.w	r2, #4294967295
   1346c:	9304      	str	r3, [sp, #16]
   1346e:	9307      	str	r3, [sp, #28]
   13470:	9205      	str	r2, [sp, #20]
   13472:	9306      	str	r3, [sp, #24]
   13474:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   13478:	931a      	str	r3, [sp, #104]	; 0x68
   1347a:	2205      	movs	r2, #5
   1347c:	7821      	ldrb	r1, [r4, #0]
   1347e:	4850      	ldr	r0, [pc, #320]	; (135c0 <_svfiprintf_r+0x1d4>)
   13480:	f000 fc16 	bl	13cb0 <memchr>
   13484:	1c67      	adds	r7, r4, #1
   13486:	9b04      	ldr	r3, [sp, #16]
   13488:	b9d8      	cbnz	r0, 134c2 <_svfiprintf_r+0xd6>
   1348a:	06d9      	lsls	r1, r3, #27
   1348c:	bf44      	itt	mi
   1348e:	2220      	movmi	r2, #32
   13490:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   13494:	071a      	lsls	r2, r3, #28
   13496:	bf44      	itt	mi
   13498:	222b      	movmi	r2, #43	; 0x2b
   1349a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   1349e:	7822      	ldrb	r2, [r4, #0]
   134a0:	2a2a      	cmp	r2, #42	; 0x2a
   134a2:	d016      	beq.n	134d2 <_svfiprintf_r+0xe6>
   134a4:	9a07      	ldr	r2, [sp, #28]
   134a6:	2100      	movs	r1, #0
   134a8:	200a      	movs	r0, #10
   134aa:	4627      	mov	r7, r4
   134ac:	3401      	adds	r4, #1
   134ae:	783b      	ldrb	r3, [r7, #0]
   134b0:	3b30      	subs	r3, #48	; 0x30
   134b2:	2b09      	cmp	r3, #9
   134b4:	d951      	bls.n	1355a <_svfiprintf_r+0x16e>
   134b6:	b1c9      	cbz	r1, 134ec <_svfiprintf_r+0x100>
   134b8:	e011      	b.n	134de <_svfiprintf_r+0xf2>
   134ba:	2b25      	cmp	r3, #37	; 0x25
   134bc:	d0c0      	beq.n	13440 <_svfiprintf_r+0x54>
   134be:	4627      	mov	r7, r4
   134c0:	e7b9      	b.n	13436 <_svfiprintf_r+0x4a>
   134c2:	4a3f      	ldr	r2, [pc, #252]	; (135c0 <_svfiprintf_r+0x1d4>)
   134c4:	1a80      	subs	r0, r0, r2
   134c6:	fa0b f000 	lsl.w	r0, fp, r0
   134ca:	4318      	orrs	r0, r3
   134cc:	9004      	str	r0, [sp, #16]
   134ce:	463c      	mov	r4, r7
   134d0:	e7d3      	b.n	1347a <_svfiprintf_r+0x8e>
   134d2:	9a03      	ldr	r2, [sp, #12]
   134d4:	1d11      	adds	r1, r2, #4
   134d6:	6812      	ldr	r2, [r2, #0]
   134d8:	9103      	str	r1, [sp, #12]
   134da:	2a00      	cmp	r2, #0
   134dc:	db01      	blt.n	134e2 <_svfiprintf_r+0xf6>
   134de:	9207      	str	r2, [sp, #28]
   134e0:	e004      	b.n	134ec <_svfiprintf_r+0x100>
   134e2:	4252      	negs	r2, r2
   134e4:	f043 0302 	orr.w	r3, r3, #2
   134e8:	9207      	str	r2, [sp, #28]
   134ea:	9304      	str	r3, [sp, #16]
   134ec:	783b      	ldrb	r3, [r7, #0]
   134ee:	2b2e      	cmp	r3, #46	; 0x2e
   134f0:	d10e      	bne.n	13510 <_svfiprintf_r+0x124>
   134f2:	787b      	ldrb	r3, [r7, #1]
   134f4:	2b2a      	cmp	r3, #42	; 0x2a
   134f6:	f107 0101 	add.w	r1, r7, #1
   134fa:	d132      	bne.n	13562 <_svfiprintf_r+0x176>
   134fc:	9b03      	ldr	r3, [sp, #12]
   134fe:	1d1a      	adds	r2, r3, #4
   13500:	681b      	ldr	r3, [r3, #0]
   13502:	9203      	str	r2, [sp, #12]
   13504:	2b00      	cmp	r3, #0
   13506:	bfb8      	it	lt
   13508:	f04f 33ff 	movlt.w	r3, #4294967295
   1350c:	3702      	adds	r7, #2
   1350e:	9305      	str	r3, [sp, #20]
   13510:	4c2c      	ldr	r4, [pc, #176]	; (135c4 <_svfiprintf_r+0x1d8>)
   13512:	7839      	ldrb	r1, [r7, #0]
   13514:	2203      	movs	r2, #3
   13516:	4620      	mov	r0, r4
   13518:	f000 fbca 	bl	13cb0 <memchr>
   1351c:	b138      	cbz	r0, 1352e <_svfiprintf_r+0x142>
   1351e:	2340      	movs	r3, #64	; 0x40
   13520:	1b00      	subs	r0, r0, r4
   13522:	fa03 f000 	lsl.w	r0, r3, r0
   13526:	9b04      	ldr	r3, [sp, #16]
   13528:	4303      	orrs	r3, r0
   1352a:	9304      	str	r3, [sp, #16]
   1352c:	3701      	adds	r7, #1
   1352e:	7839      	ldrb	r1, [r7, #0]
   13530:	4825      	ldr	r0, [pc, #148]	; (135c8 <_svfiprintf_r+0x1dc>)
   13532:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   13536:	2206      	movs	r2, #6
   13538:	1c7e      	adds	r6, r7, #1
   1353a:	f000 fbb9 	bl	13cb0 <memchr>
   1353e:	2800      	cmp	r0, #0
   13540:	d035      	beq.n	135ae <_svfiprintf_r+0x1c2>
   13542:	4b22      	ldr	r3, [pc, #136]	; (135cc <_svfiprintf_r+0x1e0>)
   13544:	b9fb      	cbnz	r3, 13586 <_svfiprintf_r+0x19a>
   13546:	9b03      	ldr	r3, [sp, #12]
   13548:	3307      	adds	r3, #7
   1354a:	f023 0307 	bic.w	r3, r3, #7
   1354e:	3308      	adds	r3, #8
   13550:	9303      	str	r3, [sp, #12]
   13552:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13554:	444b      	add	r3, r9
   13556:	9309      	str	r3, [sp, #36]	; 0x24
   13558:	e76c      	b.n	13434 <_svfiprintf_r+0x48>
   1355a:	fb00 3202 	mla	r2, r0, r2, r3
   1355e:	2101      	movs	r1, #1
   13560:	e7a3      	b.n	134aa <_svfiprintf_r+0xbe>
   13562:	2300      	movs	r3, #0
   13564:	9305      	str	r3, [sp, #20]
   13566:	4618      	mov	r0, r3
   13568:	240a      	movs	r4, #10
   1356a:	460f      	mov	r7, r1
   1356c:	3101      	adds	r1, #1
   1356e:	783a      	ldrb	r2, [r7, #0]
   13570:	3a30      	subs	r2, #48	; 0x30
   13572:	2a09      	cmp	r2, #9
   13574:	d903      	bls.n	1357e <_svfiprintf_r+0x192>
   13576:	2b00      	cmp	r3, #0
   13578:	d0ca      	beq.n	13510 <_svfiprintf_r+0x124>
   1357a:	9005      	str	r0, [sp, #20]
   1357c:	e7c8      	b.n	13510 <_svfiprintf_r+0x124>
   1357e:	fb04 2000 	mla	r0, r4, r0, r2
   13582:	2301      	movs	r3, #1
   13584:	e7f1      	b.n	1356a <_svfiprintf_r+0x17e>
   13586:	ab03      	add	r3, sp, #12
   13588:	9300      	str	r3, [sp, #0]
   1358a:	462a      	mov	r2, r5
   1358c:	4b10      	ldr	r3, [pc, #64]	; (135d0 <_svfiprintf_r+0x1e4>)
   1358e:	a904      	add	r1, sp, #16
   13590:	4640      	mov	r0, r8
   13592:	f3af 8000 	nop.w
   13596:	f1b0 3fff 	cmp.w	r0, #4294967295
   1359a:	4681      	mov	r9, r0
   1359c:	d1d9      	bne.n	13552 <_svfiprintf_r+0x166>
   1359e:	89ab      	ldrh	r3, [r5, #12]
   135a0:	065b      	lsls	r3, r3, #25
   135a2:	f53f af38 	bmi.w	13416 <_svfiprintf_r+0x2a>
   135a6:	9809      	ldr	r0, [sp, #36]	; 0x24
   135a8:	b01d      	add	sp, #116	; 0x74
   135aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   135ae:	ab03      	add	r3, sp, #12
   135b0:	9300      	str	r3, [sp, #0]
   135b2:	462a      	mov	r2, r5
   135b4:	4b06      	ldr	r3, [pc, #24]	; (135d0 <_svfiprintf_r+0x1e4>)
   135b6:	a904      	add	r1, sp, #16
   135b8:	4640      	mov	r0, r8
   135ba:	f000 f9bf 	bl	1393c <_printf_i>
   135be:	e7ea      	b.n	13596 <_svfiprintf_r+0x1aa>
   135c0:	00014944 	.word	0x00014944
   135c4:	0001494a 	.word	0x0001494a
   135c8:	0001494e 	.word	0x0001494e
   135cc:	00000000 	.word	0x00000000
   135d0:	00013335 	.word	0x00013335

000135d4 <__sfputc_r>:
   135d4:	6893      	ldr	r3, [r2, #8]
   135d6:	3b01      	subs	r3, #1
   135d8:	2b00      	cmp	r3, #0
   135da:	b410      	push	{r4}
   135dc:	6093      	str	r3, [r2, #8]
   135de:	da08      	bge.n	135f2 <__sfputc_r+0x1e>
   135e0:	6994      	ldr	r4, [r2, #24]
   135e2:	42a3      	cmp	r3, r4
   135e4:	db02      	blt.n	135ec <__sfputc_r+0x18>
   135e6:	b2cb      	uxtb	r3, r1
   135e8:	2b0a      	cmp	r3, #10
   135ea:	d102      	bne.n	135f2 <__sfputc_r+0x1e>
   135ec:	bc10      	pop	{r4}
   135ee:	f7ff bbff 	b.w	12df0 <__swbuf_r>
   135f2:	6813      	ldr	r3, [r2, #0]
   135f4:	1c58      	adds	r0, r3, #1
   135f6:	6010      	str	r0, [r2, #0]
   135f8:	7019      	strb	r1, [r3, #0]
   135fa:	b2c8      	uxtb	r0, r1
   135fc:	bc10      	pop	{r4}
   135fe:	4770      	bx	lr

00013600 <__sfputs_r>:
   13600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13602:	4606      	mov	r6, r0
   13604:	460f      	mov	r7, r1
   13606:	4614      	mov	r4, r2
   13608:	18d5      	adds	r5, r2, r3
   1360a:	42ac      	cmp	r4, r5
   1360c:	d101      	bne.n	13612 <__sfputs_r+0x12>
   1360e:	2000      	movs	r0, #0
   13610:	e007      	b.n	13622 <__sfputs_r+0x22>
   13612:	463a      	mov	r2, r7
   13614:	f814 1b01 	ldrb.w	r1, [r4], #1
   13618:	4630      	mov	r0, r6
   1361a:	f7ff ffdb 	bl	135d4 <__sfputc_r>
   1361e:	1c43      	adds	r3, r0, #1
   13620:	d1f3      	bne.n	1360a <__sfputs_r+0xa>
   13622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00013624 <_vfiprintf_r>:
   13624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13628:	b09d      	sub	sp, #116	; 0x74
   1362a:	460c      	mov	r4, r1
   1362c:	4617      	mov	r7, r2
   1362e:	9303      	str	r3, [sp, #12]
   13630:	4606      	mov	r6, r0
   13632:	b118      	cbz	r0, 1363c <_vfiprintf_r+0x18>
   13634:	6983      	ldr	r3, [r0, #24]
   13636:	b90b      	cbnz	r3, 1363c <_vfiprintf_r+0x18>
   13638:	f7ff fd8c 	bl	13154 <__sinit>
   1363c:	4b7c      	ldr	r3, [pc, #496]	; (13830 <_vfiprintf_r+0x20c>)
   1363e:	429c      	cmp	r4, r3
   13640:	d157      	bne.n	136f2 <_vfiprintf_r+0xce>
   13642:	6874      	ldr	r4, [r6, #4]
   13644:	89a3      	ldrh	r3, [r4, #12]
   13646:	0718      	lsls	r0, r3, #28
   13648:	d55d      	bpl.n	13706 <_vfiprintf_r+0xe2>
   1364a:	6923      	ldr	r3, [r4, #16]
   1364c:	2b00      	cmp	r3, #0
   1364e:	d05a      	beq.n	13706 <_vfiprintf_r+0xe2>
   13650:	2300      	movs	r3, #0
   13652:	9309      	str	r3, [sp, #36]	; 0x24
   13654:	2320      	movs	r3, #32
   13656:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   1365a:	2330      	movs	r3, #48	; 0x30
   1365c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   13660:	f04f 0b01 	mov.w	fp, #1
   13664:	46b8      	mov	r8, r7
   13666:	4645      	mov	r5, r8
   13668:	f815 3b01 	ldrb.w	r3, [r5], #1
   1366c:	2b00      	cmp	r3, #0
   1366e:	d155      	bne.n	1371c <_vfiprintf_r+0xf8>
   13670:	ebb8 0a07 	subs.w	sl, r8, r7
   13674:	d00b      	beq.n	1368e <_vfiprintf_r+0x6a>
   13676:	4653      	mov	r3, sl
   13678:	463a      	mov	r2, r7
   1367a:	4621      	mov	r1, r4
   1367c:	4630      	mov	r0, r6
   1367e:	f7ff ffbf 	bl	13600 <__sfputs_r>
   13682:	3001      	adds	r0, #1
   13684:	f000 80c4 	beq.w	13810 <_vfiprintf_r+0x1ec>
   13688:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1368a:	4453      	add	r3, sl
   1368c:	9309      	str	r3, [sp, #36]	; 0x24
   1368e:	f898 3000 	ldrb.w	r3, [r8]
   13692:	2b00      	cmp	r3, #0
   13694:	f000 80bc 	beq.w	13810 <_vfiprintf_r+0x1ec>
   13698:	2300      	movs	r3, #0
   1369a:	f04f 32ff 	mov.w	r2, #4294967295
   1369e:	9304      	str	r3, [sp, #16]
   136a0:	9307      	str	r3, [sp, #28]
   136a2:	9205      	str	r2, [sp, #20]
   136a4:	9306      	str	r3, [sp, #24]
   136a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   136aa:	931a      	str	r3, [sp, #104]	; 0x68
   136ac:	2205      	movs	r2, #5
   136ae:	7829      	ldrb	r1, [r5, #0]
   136b0:	4860      	ldr	r0, [pc, #384]	; (13834 <_vfiprintf_r+0x210>)
   136b2:	f000 fafd 	bl	13cb0 <memchr>
   136b6:	f105 0801 	add.w	r8, r5, #1
   136ba:	9b04      	ldr	r3, [sp, #16]
   136bc:	2800      	cmp	r0, #0
   136be:	d131      	bne.n	13724 <_vfiprintf_r+0x100>
   136c0:	06d9      	lsls	r1, r3, #27
   136c2:	bf44      	itt	mi
   136c4:	2220      	movmi	r2, #32
   136c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   136ca:	071a      	lsls	r2, r3, #28
   136cc:	bf44      	itt	mi
   136ce:	222b      	movmi	r2, #43	; 0x2b
   136d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   136d4:	782a      	ldrb	r2, [r5, #0]
   136d6:	2a2a      	cmp	r2, #42	; 0x2a
   136d8:	d02c      	beq.n	13734 <_vfiprintf_r+0x110>
   136da:	9a07      	ldr	r2, [sp, #28]
   136dc:	2100      	movs	r1, #0
   136de:	200a      	movs	r0, #10
   136e0:	46a8      	mov	r8, r5
   136e2:	3501      	adds	r5, #1
   136e4:	f898 3000 	ldrb.w	r3, [r8]
   136e8:	3b30      	subs	r3, #48	; 0x30
   136ea:	2b09      	cmp	r3, #9
   136ec:	d96d      	bls.n	137ca <_vfiprintf_r+0x1a6>
   136ee:	b371      	cbz	r1, 1374e <_vfiprintf_r+0x12a>
   136f0:	e026      	b.n	13740 <_vfiprintf_r+0x11c>
   136f2:	4b51      	ldr	r3, [pc, #324]	; (13838 <_vfiprintf_r+0x214>)
   136f4:	429c      	cmp	r4, r3
   136f6:	d101      	bne.n	136fc <_vfiprintf_r+0xd8>
   136f8:	68b4      	ldr	r4, [r6, #8]
   136fa:	e7a3      	b.n	13644 <_vfiprintf_r+0x20>
   136fc:	4b4f      	ldr	r3, [pc, #316]	; (1383c <_vfiprintf_r+0x218>)
   136fe:	429c      	cmp	r4, r3
   13700:	bf08      	it	eq
   13702:	68f4      	ldreq	r4, [r6, #12]
   13704:	e79e      	b.n	13644 <_vfiprintf_r+0x20>
   13706:	4621      	mov	r1, r4
   13708:	4630      	mov	r0, r6
   1370a:	f7ff fbc3 	bl	12e94 <__swsetup_r>
   1370e:	2800      	cmp	r0, #0
   13710:	d09e      	beq.n	13650 <_vfiprintf_r+0x2c>
   13712:	f04f 30ff 	mov.w	r0, #4294967295
   13716:	b01d      	add	sp, #116	; 0x74
   13718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1371c:	2b25      	cmp	r3, #37	; 0x25
   1371e:	d0a7      	beq.n	13670 <_vfiprintf_r+0x4c>
   13720:	46a8      	mov	r8, r5
   13722:	e7a0      	b.n	13666 <_vfiprintf_r+0x42>
   13724:	4a43      	ldr	r2, [pc, #268]	; (13834 <_vfiprintf_r+0x210>)
   13726:	1a80      	subs	r0, r0, r2
   13728:	fa0b f000 	lsl.w	r0, fp, r0
   1372c:	4318      	orrs	r0, r3
   1372e:	9004      	str	r0, [sp, #16]
   13730:	4645      	mov	r5, r8
   13732:	e7bb      	b.n	136ac <_vfiprintf_r+0x88>
   13734:	9a03      	ldr	r2, [sp, #12]
   13736:	1d11      	adds	r1, r2, #4
   13738:	6812      	ldr	r2, [r2, #0]
   1373a:	9103      	str	r1, [sp, #12]
   1373c:	2a00      	cmp	r2, #0
   1373e:	db01      	blt.n	13744 <_vfiprintf_r+0x120>
   13740:	9207      	str	r2, [sp, #28]
   13742:	e004      	b.n	1374e <_vfiprintf_r+0x12a>
   13744:	4252      	negs	r2, r2
   13746:	f043 0302 	orr.w	r3, r3, #2
   1374a:	9207      	str	r2, [sp, #28]
   1374c:	9304      	str	r3, [sp, #16]
   1374e:	f898 3000 	ldrb.w	r3, [r8]
   13752:	2b2e      	cmp	r3, #46	; 0x2e
   13754:	d110      	bne.n	13778 <_vfiprintf_r+0x154>
   13756:	f898 3001 	ldrb.w	r3, [r8, #1]
   1375a:	2b2a      	cmp	r3, #42	; 0x2a
   1375c:	f108 0101 	add.w	r1, r8, #1
   13760:	d137      	bne.n	137d2 <_vfiprintf_r+0x1ae>
   13762:	9b03      	ldr	r3, [sp, #12]
   13764:	1d1a      	adds	r2, r3, #4
   13766:	681b      	ldr	r3, [r3, #0]
   13768:	9203      	str	r2, [sp, #12]
   1376a:	2b00      	cmp	r3, #0
   1376c:	bfb8      	it	lt
   1376e:	f04f 33ff 	movlt.w	r3, #4294967295
   13772:	f108 0802 	add.w	r8, r8, #2
   13776:	9305      	str	r3, [sp, #20]
   13778:	4d31      	ldr	r5, [pc, #196]	; (13840 <_vfiprintf_r+0x21c>)
   1377a:	f898 1000 	ldrb.w	r1, [r8]
   1377e:	2203      	movs	r2, #3
   13780:	4628      	mov	r0, r5
   13782:	f000 fa95 	bl	13cb0 <memchr>
   13786:	b140      	cbz	r0, 1379a <_vfiprintf_r+0x176>
   13788:	2340      	movs	r3, #64	; 0x40
   1378a:	1b40      	subs	r0, r0, r5
   1378c:	fa03 f000 	lsl.w	r0, r3, r0
   13790:	9b04      	ldr	r3, [sp, #16]
   13792:	4303      	orrs	r3, r0
   13794:	9304      	str	r3, [sp, #16]
   13796:	f108 0801 	add.w	r8, r8, #1
   1379a:	f898 1000 	ldrb.w	r1, [r8]
   1379e:	4829      	ldr	r0, [pc, #164]	; (13844 <_vfiprintf_r+0x220>)
   137a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   137a4:	2206      	movs	r2, #6
   137a6:	f108 0701 	add.w	r7, r8, #1
   137aa:	f000 fa81 	bl	13cb0 <memchr>
   137ae:	2800      	cmp	r0, #0
   137b0:	d034      	beq.n	1381c <_vfiprintf_r+0x1f8>
   137b2:	4b25      	ldr	r3, [pc, #148]	; (13848 <_vfiprintf_r+0x224>)
   137b4:	bb03      	cbnz	r3, 137f8 <_vfiprintf_r+0x1d4>
   137b6:	9b03      	ldr	r3, [sp, #12]
   137b8:	3307      	adds	r3, #7
   137ba:	f023 0307 	bic.w	r3, r3, #7
   137be:	3308      	adds	r3, #8
   137c0:	9303      	str	r3, [sp, #12]
   137c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   137c4:	444b      	add	r3, r9
   137c6:	9309      	str	r3, [sp, #36]	; 0x24
   137c8:	e74c      	b.n	13664 <_vfiprintf_r+0x40>
   137ca:	fb00 3202 	mla	r2, r0, r2, r3
   137ce:	2101      	movs	r1, #1
   137d0:	e786      	b.n	136e0 <_vfiprintf_r+0xbc>
   137d2:	2300      	movs	r3, #0
   137d4:	9305      	str	r3, [sp, #20]
   137d6:	4618      	mov	r0, r3
   137d8:	250a      	movs	r5, #10
   137da:	4688      	mov	r8, r1
   137dc:	3101      	adds	r1, #1
   137de:	f898 2000 	ldrb.w	r2, [r8]
   137e2:	3a30      	subs	r2, #48	; 0x30
   137e4:	2a09      	cmp	r2, #9
   137e6:	d903      	bls.n	137f0 <_vfiprintf_r+0x1cc>
   137e8:	2b00      	cmp	r3, #0
   137ea:	d0c5      	beq.n	13778 <_vfiprintf_r+0x154>
   137ec:	9005      	str	r0, [sp, #20]
   137ee:	e7c3      	b.n	13778 <_vfiprintf_r+0x154>
   137f0:	fb05 2000 	mla	r0, r5, r0, r2
   137f4:	2301      	movs	r3, #1
   137f6:	e7f0      	b.n	137da <_vfiprintf_r+0x1b6>
   137f8:	ab03      	add	r3, sp, #12
   137fa:	9300      	str	r3, [sp, #0]
   137fc:	4622      	mov	r2, r4
   137fe:	4b13      	ldr	r3, [pc, #76]	; (1384c <_vfiprintf_r+0x228>)
   13800:	a904      	add	r1, sp, #16
   13802:	4630      	mov	r0, r6
   13804:	f3af 8000 	nop.w
   13808:	f1b0 3fff 	cmp.w	r0, #4294967295
   1380c:	4681      	mov	r9, r0
   1380e:	d1d8      	bne.n	137c2 <_vfiprintf_r+0x19e>
   13810:	89a3      	ldrh	r3, [r4, #12]
   13812:	065b      	lsls	r3, r3, #25
   13814:	f53f af7d 	bmi.w	13712 <_vfiprintf_r+0xee>
   13818:	9809      	ldr	r0, [sp, #36]	; 0x24
   1381a:	e77c      	b.n	13716 <_vfiprintf_r+0xf2>
   1381c:	ab03      	add	r3, sp, #12
   1381e:	9300      	str	r3, [sp, #0]
   13820:	4622      	mov	r2, r4
   13822:	4b0a      	ldr	r3, [pc, #40]	; (1384c <_vfiprintf_r+0x228>)
   13824:	a904      	add	r1, sp, #16
   13826:	4630      	mov	r0, r6
   13828:	f000 f888 	bl	1393c <_printf_i>
   1382c:	e7ec      	b.n	13808 <_vfiprintf_r+0x1e4>
   1382e:	bf00      	nop
   13830:	00014904 	.word	0x00014904
   13834:	00014944 	.word	0x00014944
   13838:	00014924 	.word	0x00014924
   1383c:	000148e4 	.word	0x000148e4
   13840:	0001494a 	.word	0x0001494a
   13844:	0001494e 	.word	0x0001494e
   13848:	00000000 	.word	0x00000000
   1384c:	00013601 	.word	0x00013601

00013850 <_printf_common>:
   13850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13854:	4691      	mov	r9, r2
   13856:	461f      	mov	r7, r3
   13858:	688a      	ldr	r2, [r1, #8]
   1385a:	690b      	ldr	r3, [r1, #16]
   1385c:	f8dd 8020 	ldr.w	r8, [sp, #32]
   13860:	4293      	cmp	r3, r2
   13862:	bfb8      	it	lt
   13864:	4613      	movlt	r3, r2
   13866:	f8c9 3000 	str.w	r3, [r9]
   1386a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   1386e:	4606      	mov	r6, r0
   13870:	460c      	mov	r4, r1
   13872:	b112      	cbz	r2, 1387a <_printf_common+0x2a>
   13874:	3301      	adds	r3, #1
   13876:	f8c9 3000 	str.w	r3, [r9]
   1387a:	6823      	ldr	r3, [r4, #0]
   1387c:	0699      	lsls	r1, r3, #26
   1387e:	bf42      	ittt	mi
   13880:	f8d9 3000 	ldrmi.w	r3, [r9]
   13884:	3302      	addmi	r3, #2
   13886:	f8c9 3000 	strmi.w	r3, [r9]
   1388a:	6825      	ldr	r5, [r4, #0]
   1388c:	f015 0506 	ands.w	r5, r5, #6
   13890:	d107      	bne.n	138a2 <_printf_common+0x52>
   13892:	f104 0a19 	add.w	sl, r4, #25
   13896:	68e3      	ldr	r3, [r4, #12]
   13898:	f8d9 2000 	ldr.w	r2, [r9]
   1389c:	1a9b      	subs	r3, r3, r2
   1389e:	429d      	cmp	r5, r3
   138a0:	db29      	blt.n	138f6 <_printf_common+0xa6>
   138a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   138a6:	6822      	ldr	r2, [r4, #0]
   138a8:	3300      	adds	r3, #0
   138aa:	bf18      	it	ne
   138ac:	2301      	movne	r3, #1
   138ae:	0692      	lsls	r2, r2, #26
   138b0:	d42e      	bmi.n	13910 <_printf_common+0xc0>
   138b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   138b6:	4639      	mov	r1, r7
   138b8:	4630      	mov	r0, r6
   138ba:	47c0      	blx	r8
   138bc:	3001      	adds	r0, #1
   138be:	d021      	beq.n	13904 <_printf_common+0xb4>
   138c0:	6823      	ldr	r3, [r4, #0]
   138c2:	68e5      	ldr	r5, [r4, #12]
   138c4:	f8d9 2000 	ldr.w	r2, [r9]
   138c8:	f003 0306 	and.w	r3, r3, #6
   138cc:	2b04      	cmp	r3, #4
   138ce:	bf08      	it	eq
   138d0:	1aad      	subeq	r5, r5, r2
   138d2:	68a3      	ldr	r3, [r4, #8]
   138d4:	6922      	ldr	r2, [r4, #16]
   138d6:	bf0c      	ite	eq
   138d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   138dc:	2500      	movne	r5, #0
   138de:	4293      	cmp	r3, r2
   138e0:	bfc4      	itt	gt
   138e2:	1a9b      	subgt	r3, r3, r2
   138e4:	18ed      	addgt	r5, r5, r3
   138e6:	f04f 0900 	mov.w	r9, #0
   138ea:	341a      	adds	r4, #26
   138ec:	454d      	cmp	r5, r9
   138ee:	d11b      	bne.n	13928 <_printf_common+0xd8>
   138f0:	2000      	movs	r0, #0
   138f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   138f6:	2301      	movs	r3, #1
   138f8:	4652      	mov	r2, sl
   138fa:	4639      	mov	r1, r7
   138fc:	4630      	mov	r0, r6
   138fe:	47c0      	blx	r8
   13900:	3001      	adds	r0, #1
   13902:	d103      	bne.n	1390c <_printf_common+0xbc>
   13904:	f04f 30ff 	mov.w	r0, #4294967295
   13908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1390c:	3501      	adds	r5, #1
   1390e:	e7c2      	b.n	13896 <_printf_common+0x46>
   13910:	18e1      	adds	r1, r4, r3
   13912:	1c5a      	adds	r2, r3, #1
   13914:	2030      	movs	r0, #48	; 0x30
   13916:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   1391a:	4422      	add	r2, r4
   1391c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   13920:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   13924:	3302      	adds	r3, #2
   13926:	e7c4      	b.n	138b2 <_printf_common+0x62>
   13928:	2301      	movs	r3, #1
   1392a:	4622      	mov	r2, r4
   1392c:	4639      	mov	r1, r7
   1392e:	4630      	mov	r0, r6
   13930:	47c0      	blx	r8
   13932:	3001      	adds	r0, #1
   13934:	d0e6      	beq.n	13904 <_printf_common+0xb4>
   13936:	f109 0901 	add.w	r9, r9, #1
   1393a:	e7d7      	b.n	138ec <_printf_common+0x9c>

0001393c <_printf_i>:
   1393c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13940:	4617      	mov	r7, r2
   13942:	7e0a      	ldrb	r2, [r1, #24]
   13944:	b085      	sub	sp, #20
   13946:	2a6e      	cmp	r2, #110	; 0x6e
   13948:	4698      	mov	r8, r3
   1394a:	4606      	mov	r6, r0
   1394c:	460c      	mov	r4, r1
   1394e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   13950:	f101 0e43 	add.w	lr, r1, #67	; 0x43
   13954:	f000 80bc 	beq.w	13ad0 <_printf_i+0x194>
   13958:	d81a      	bhi.n	13990 <_printf_i+0x54>
   1395a:	2a63      	cmp	r2, #99	; 0x63
   1395c:	d02e      	beq.n	139bc <_printf_i+0x80>
   1395e:	d80a      	bhi.n	13976 <_printf_i+0x3a>
   13960:	2a00      	cmp	r2, #0
   13962:	f000 80c8 	beq.w	13af6 <_printf_i+0x1ba>
   13966:	2a58      	cmp	r2, #88	; 0x58
   13968:	f000 808a 	beq.w	13a80 <_printf_i+0x144>
   1396c:	f104 0542 	add.w	r5, r4, #66	; 0x42
   13970:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
   13974:	e02a      	b.n	139cc <_printf_i+0x90>
   13976:	2a64      	cmp	r2, #100	; 0x64
   13978:	d001      	beq.n	1397e <_printf_i+0x42>
   1397a:	2a69      	cmp	r2, #105	; 0x69
   1397c:	d1f6      	bne.n	1396c <_printf_i+0x30>
   1397e:	6821      	ldr	r1, [r4, #0]
   13980:	681a      	ldr	r2, [r3, #0]
   13982:	f011 0f80 	tst.w	r1, #128	; 0x80
   13986:	d023      	beq.n	139d0 <_printf_i+0x94>
   13988:	1d11      	adds	r1, r2, #4
   1398a:	6019      	str	r1, [r3, #0]
   1398c:	6813      	ldr	r3, [r2, #0]
   1398e:	e027      	b.n	139e0 <_printf_i+0xa4>
   13990:	2a73      	cmp	r2, #115	; 0x73
   13992:	f000 80b4 	beq.w	13afe <_printf_i+0x1c2>
   13996:	d808      	bhi.n	139aa <_printf_i+0x6e>
   13998:	2a6f      	cmp	r2, #111	; 0x6f
   1399a:	d02a      	beq.n	139f2 <_printf_i+0xb6>
   1399c:	2a70      	cmp	r2, #112	; 0x70
   1399e:	d1e5      	bne.n	1396c <_printf_i+0x30>
   139a0:	680a      	ldr	r2, [r1, #0]
   139a2:	f042 0220 	orr.w	r2, r2, #32
   139a6:	600a      	str	r2, [r1, #0]
   139a8:	e003      	b.n	139b2 <_printf_i+0x76>
   139aa:	2a75      	cmp	r2, #117	; 0x75
   139ac:	d021      	beq.n	139f2 <_printf_i+0xb6>
   139ae:	2a78      	cmp	r2, #120	; 0x78
   139b0:	d1dc      	bne.n	1396c <_printf_i+0x30>
   139b2:	2278      	movs	r2, #120	; 0x78
   139b4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
   139b8:	496e      	ldr	r1, [pc, #440]	; (13b74 <_printf_i+0x238>)
   139ba:	e064      	b.n	13a86 <_printf_i+0x14a>
   139bc:	681a      	ldr	r2, [r3, #0]
   139be:	f101 0542 	add.w	r5, r1, #66	; 0x42
   139c2:	1d11      	adds	r1, r2, #4
   139c4:	6019      	str	r1, [r3, #0]
   139c6:	6813      	ldr	r3, [r2, #0]
   139c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   139cc:	2301      	movs	r3, #1
   139ce:	e0a3      	b.n	13b18 <_printf_i+0x1dc>
   139d0:	f011 0f40 	tst.w	r1, #64	; 0x40
   139d4:	f102 0104 	add.w	r1, r2, #4
   139d8:	6019      	str	r1, [r3, #0]
   139da:	d0d7      	beq.n	1398c <_printf_i+0x50>
   139dc:	f9b2 3000 	ldrsh.w	r3, [r2]
   139e0:	2b00      	cmp	r3, #0
   139e2:	da03      	bge.n	139ec <_printf_i+0xb0>
   139e4:	222d      	movs	r2, #45	; 0x2d
   139e6:	425b      	negs	r3, r3
   139e8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
   139ec:	4962      	ldr	r1, [pc, #392]	; (13b78 <_printf_i+0x23c>)
   139ee:	220a      	movs	r2, #10
   139f0:	e017      	b.n	13a22 <_printf_i+0xe6>
   139f2:	6820      	ldr	r0, [r4, #0]
   139f4:	6819      	ldr	r1, [r3, #0]
   139f6:	f010 0f80 	tst.w	r0, #128	; 0x80
   139fa:	d003      	beq.n	13a04 <_printf_i+0xc8>
   139fc:	1d08      	adds	r0, r1, #4
   139fe:	6018      	str	r0, [r3, #0]
   13a00:	680b      	ldr	r3, [r1, #0]
   13a02:	e006      	b.n	13a12 <_printf_i+0xd6>
   13a04:	f010 0f40 	tst.w	r0, #64	; 0x40
   13a08:	f101 0004 	add.w	r0, r1, #4
   13a0c:	6018      	str	r0, [r3, #0]
   13a0e:	d0f7      	beq.n	13a00 <_printf_i+0xc4>
   13a10:	880b      	ldrh	r3, [r1, #0]
   13a12:	4959      	ldr	r1, [pc, #356]	; (13b78 <_printf_i+0x23c>)
   13a14:	2a6f      	cmp	r2, #111	; 0x6f
   13a16:	bf14      	ite	ne
   13a18:	220a      	movne	r2, #10
   13a1a:	2208      	moveq	r2, #8
   13a1c:	2000      	movs	r0, #0
   13a1e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   13a22:	6865      	ldr	r5, [r4, #4]
   13a24:	60a5      	str	r5, [r4, #8]
   13a26:	2d00      	cmp	r5, #0
   13a28:	f2c0 809c 	blt.w	13b64 <_printf_i+0x228>
   13a2c:	6820      	ldr	r0, [r4, #0]
   13a2e:	f020 0004 	bic.w	r0, r0, #4
   13a32:	6020      	str	r0, [r4, #0]
   13a34:	2b00      	cmp	r3, #0
   13a36:	d13f      	bne.n	13ab8 <_printf_i+0x17c>
   13a38:	2d00      	cmp	r5, #0
   13a3a:	f040 8095 	bne.w	13b68 <_printf_i+0x22c>
   13a3e:	4675      	mov	r5, lr
   13a40:	2a08      	cmp	r2, #8
   13a42:	d10b      	bne.n	13a5c <_printf_i+0x120>
   13a44:	6823      	ldr	r3, [r4, #0]
   13a46:	07da      	lsls	r2, r3, #31
   13a48:	d508      	bpl.n	13a5c <_printf_i+0x120>
   13a4a:	6923      	ldr	r3, [r4, #16]
   13a4c:	6862      	ldr	r2, [r4, #4]
   13a4e:	429a      	cmp	r2, r3
   13a50:	bfde      	ittt	le
   13a52:	2330      	movle	r3, #48	; 0x30
   13a54:	f805 3c01 	strble.w	r3, [r5, #-1]
   13a58:	f105 35ff 	addle.w	r5, r5, #4294967295
   13a5c:	ebae 0305 	sub.w	r3, lr, r5
   13a60:	6123      	str	r3, [r4, #16]
   13a62:	f8cd 8000 	str.w	r8, [sp]
   13a66:	463b      	mov	r3, r7
   13a68:	aa03      	add	r2, sp, #12
   13a6a:	4621      	mov	r1, r4
   13a6c:	4630      	mov	r0, r6
   13a6e:	f7ff feef 	bl	13850 <_printf_common>
   13a72:	3001      	adds	r0, #1
   13a74:	d155      	bne.n	13b22 <_printf_i+0x1e6>
   13a76:	f04f 30ff 	mov.w	r0, #4294967295
   13a7a:	b005      	add	sp, #20
   13a7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13a80:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
   13a84:	493c      	ldr	r1, [pc, #240]	; (13b78 <_printf_i+0x23c>)
   13a86:	6822      	ldr	r2, [r4, #0]
   13a88:	6818      	ldr	r0, [r3, #0]
   13a8a:	f012 0f80 	tst.w	r2, #128	; 0x80
   13a8e:	f100 0504 	add.w	r5, r0, #4
   13a92:	601d      	str	r5, [r3, #0]
   13a94:	d001      	beq.n	13a9a <_printf_i+0x15e>
   13a96:	6803      	ldr	r3, [r0, #0]
   13a98:	e002      	b.n	13aa0 <_printf_i+0x164>
   13a9a:	0655      	lsls	r5, r2, #25
   13a9c:	d5fb      	bpl.n	13a96 <_printf_i+0x15a>
   13a9e:	8803      	ldrh	r3, [r0, #0]
   13aa0:	07d0      	lsls	r0, r2, #31
   13aa2:	bf44      	itt	mi
   13aa4:	f042 0220 	orrmi.w	r2, r2, #32
   13aa8:	6022      	strmi	r2, [r4, #0]
   13aaa:	b91b      	cbnz	r3, 13ab4 <_printf_i+0x178>
   13aac:	6822      	ldr	r2, [r4, #0]
   13aae:	f022 0220 	bic.w	r2, r2, #32
   13ab2:	6022      	str	r2, [r4, #0]
   13ab4:	2210      	movs	r2, #16
   13ab6:	e7b1      	b.n	13a1c <_printf_i+0xe0>
   13ab8:	4675      	mov	r5, lr
   13aba:	fbb3 f0f2 	udiv	r0, r3, r2
   13abe:	fb02 3310 	mls	r3, r2, r0, r3
   13ac2:	5ccb      	ldrb	r3, [r1, r3]
   13ac4:	f805 3d01 	strb.w	r3, [r5, #-1]!
   13ac8:	4603      	mov	r3, r0
   13aca:	2800      	cmp	r0, #0
   13acc:	d1f5      	bne.n	13aba <_printf_i+0x17e>
   13ace:	e7b7      	b.n	13a40 <_printf_i+0x104>
   13ad0:	6808      	ldr	r0, [r1, #0]
   13ad2:	681a      	ldr	r2, [r3, #0]
   13ad4:	6949      	ldr	r1, [r1, #20]
   13ad6:	f010 0f80 	tst.w	r0, #128	; 0x80
   13ada:	d004      	beq.n	13ae6 <_printf_i+0x1aa>
   13adc:	1d10      	adds	r0, r2, #4
   13ade:	6018      	str	r0, [r3, #0]
   13ae0:	6813      	ldr	r3, [r2, #0]
   13ae2:	6019      	str	r1, [r3, #0]
   13ae4:	e007      	b.n	13af6 <_printf_i+0x1ba>
   13ae6:	f010 0f40 	tst.w	r0, #64	; 0x40
   13aea:	f102 0004 	add.w	r0, r2, #4
   13aee:	6018      	str	r0, [r3, #0]
   13af0:	6813      	ldr	r3, [r2, #0]
   13af2:	d0f6      	beq.n	13ae2 <_printf_i+0x1a6>
   13af4:	8019      	strh	r1, [r3, #0]
   13af6:	2300      	movs	r3, #0
   13af8:	6123      	str	r3, [r4, #16]
   13afa:	4675      	mov	r5, lr
   13afc:	e7b1      	b.n	13a62 <_printf_i+0x126>
   13afe:	681a      	ldr	r2, [r3, #0]
   13b00:	1d11      	adds	r1, r2, #4
   13b02:	6019      	str	r1, [r3, #0]
   13b04:	6815      	ldr	r5, [r2, #0]
   13b06:	6862      	ldr	r2, [r4, #4]
   13b08:	2100      	movs	r1, #0
   13b0a:	4628      	mov	r0, r5
   13b0c:	f000 f8d0 	bl	13cb0 <memchr>
   13b10:	b108      	cbz	r0, 13b16 <_printf_i+0x1da>
   13b12:	1b40      	subs	r0, r0, r5
   13b14:	6060      	str	r0, [r4, #4]
   13b16:	6863      	ldr	r3, [r4, #4]
   13b18:	6123      	str	r3, [r4, #16]
   13b1a:	2300      	movs	r3, #0
   13b1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   13b20:	e79f      	b.n	13a62 <_printf_i+0x126>
   13b22:	6923      	ldr	r3, [r4, #16]
   13b24:	462a      	mov	r2, r5
   13b26:	4639      	mov	r1, r7
   13b28:	4630      	mov	r0, r6
   13b2a:	47c0      	blx	r8
   13b2c:	3001      	adds	r0, #1
   13b2e:	d0a2      	beq.n	13a76 <_printf_i+0x13a>
   13b30:	6823      	ldr	r3, [r4, #0]
   13b32:	079b      	lsls	r3, r3, #30
   13b34:	d507      	bpl.n	13b46 <_printf_i+0x20a>
   13b36:	2500      	movs	r5, #0
   13b38:	f104 0919 	add.w	r9, r4, #25
   13b3c:	68e3      	ldr	r3, [r4, #12]
   13b3e:	9a03      	ldr	r2, [sp, #12]
   13b40:	1a9b      	subs	r3, r3, r2
   13b42:	429d      	cmp	r5, r3
   13b44:	db05      	blt.n	13b52 <_printf_i+0x216>
   13b46:	68e0      	ldr	r0, [r4, #12]
   13b48:	9b03      	ldr	r3, [sp, #12]
   13b4a:	4298      	cmp	r0, r3
   13b4c:	bfb8      	it	lt
   13b4e:	4618      	movlt	r0, r3
   13b50:	e793      	b.n	13a7a <_printf_i+0x13e>
   13b52:	2301      	movs	r3, #1
   13b54:	464a      	mov	r2, r9
   13b56:	4639      	mov	r1, r7
   13b58:	4630      	mov	r0, r6
   13b5a:	47c0      	blx	r8
   13b5c:	3001      	adds	r0, #1
   13b5e:	d08a      	beq.n	13a76 <_printf_i+0x13a>
   13b60:	3501      	adds	r5, #1
   13b62:	e7eb      	b.n	13b3c <_printf_i+0x200>
   13b64:	2b00      	cmp	r3, #0
   13b66:	d1a7      	bne.n	13ab8 <_printf_i+0x17c>
   13b68:	780b      	ldrb	r3, [r1, #0]
   13b6a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   13b6e:	f104 0542 	add.w	r5, r4, #66	; 0x42
   13b72:	e765      	b.n	13a40 <_printf_i+0x104>
   13b74:	00014966 	.word	0x00014966
   13b78:	00014955 	.word	0x00014955

00013b7c <__sread>:
   13b7c:	b510      	push	{r4, lr}
   13b7e:	460c      	mov	r4, r1
   13b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13b84:	f000 f924 	bl	13dd0 <_read_r>
   13b88:	2800      	cmp	r0, #0
   13b8a:	bfab      	itete	ge
   13b8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   13b8e:	89a3      	ldrhlt	r3, [r4, #12]
   13b90:	181b      	addge	r3, r3, r0
   13b92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   13b96:	bfac      	ite	ge
   13b98:	6563      	strge	r3, [r4, #84]	; 0x54
   13b9a:	81a3      	strhlt	r3, [r4, #12]
   13b9c:	bd10      	pop	{r4, pc}

00013b9e <__swrite>:
   13b9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13ba2:	461f      	mov	r7, r3
   13ba4:	898b      	ldrh	r3, [r1, #12]
   13ba6:	05db      	lsls	r3, r3, #23
   13ba8:	4605      	mov	r5, r0
   13baa:	460c      	mov	r4, r1
   13bac:	4616      	mov	r6, r2
   13bae:	d505      	bpl.n	13bbc <__swrite+0x1e>
   13bb0:	2302      	movs	r3, #2
   13bb2:	2200      	movs	r2, #0
   13bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13bb8:	f000 f868 	bl	13c8c <_lseek_r>
   13bbc:	89a3      	ldrh	r3, [r4, #12]
   13bbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   13bc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   13bc6:	81a3      	strh	r3, [r4, #12]
   13bc8:	4632      	mov	r2, r6
   13bca:	463b      	mov	r3, r7
   13bcc:	4628      	mov	r0, r5
   13bce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   13bd2:	f000 b817 	b.w	13c04 <_write_r>

00013bd6 <__sseek>:
   13bd6:	b510      	push	{r4, lr}
   13bd8:	460c      	mov	r4, r1
   13bda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13bde:	f000 f855 	bl	13c8c <_lseek_r>
   13be2:	1c43      	adds	r3, r0, #1
   13be4:	89a3      	ldrh	r3, [r4, #12]
   13be6:	bf15      	itete	ne
   13be8:	6560      	strne	r0, [r4, #84]	; 0x54
   13bea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   13bee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   13bf2:	81a3      	strheq	r3, [r4, #12]
   13bf4:	bf18      	it	ne
   13bf6:	81a3      	strhne	r3, [r4, #12]
   13bf8:	bd10      	pop	{r4, pc}

00013bfa <__sclose>:
   13bfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13bfe:	f000 b813 	b.w	13c28 <_close_r>
	...

00013c04 <_write_r>:
   13c04:	b538      	push	{r3, r4, r5, lr}
   13c06:	4c07      	ldr	r4, [pc, #28]	; (13c24 <_write_r+0x20>)
   13c08:	4605      	mov	r5, r0
   13c0a:	4608      	mov	r0, r1
   13c0c:	4611      	mov	r1, r2
   13c0e:	2200      	movs	r2, #0
   13c10:	6022      	str	r2, [r4, #0]
   13c12:	461a      	mov	r2, r3
   13c14:	f7fc ffd4 	bl	10bc0 <_write>
   13c18:	1c43      	adds	r3, r0, #1
   13c1a:	d102      	bne.n	13c22 <_write_r+0x1e>
   13c1c:	6823      	ldr	r3, [r4, #0]
   13c1e:	b103      	cbz	r3, 13c22 <_write_r+0x1e>
   13c20:	602b      	str	r3, [r5, #0]
   13c22:	bd38      	pop	{r3, r4, r5, pc}
   13c24:	2001433c 	.word	0x2001433c

00013c28 <_close_r>:
   13c28:	b538      	push	{r3, r4, r5, lr}
   13c2a:	4c06      	ldr	r4, [pc, #24]	; (13c44 <_close_r+0x1c>)
   13c2c:	2300      	movs	r3, #0
   13c2e:	4605      	mov	r5, r0
   13c30:	4608      	mov	r0, r1
   13c32:	6023      	str	r3, [r4, #0]
   13c34:	f7f9 f89c 	bl	cd70 <_close>
   13c38:	1c43      	adds	r3, r0, #1
   13c3a:	d102      	bne.n	13c42 <_close_r+0x1a>
   13c3c:	6823      	ldr	r3, [r4, #0]
   13c3e:	b103      	cbz	r3, 13c42 <_close_r+0x1a>
   13c40:	602b      	str	r3, [r5, #0]
   13c42:	bd38      	pop	{r3, r4, r5, pc}
   13c44:	2001433c 	.word	0x2001433c

00013c48 <_fstat_r>:
   13c48:	b538      	push	{r3, r4, r5, lr}
   13c4a:	4c07      	ldr	r4, [pc, #28]	; (13c68 <_fstat_r+0x20>)
   13c4c:	2300      	movs	r3, #0
   13c4e:	4605      	mov	r5, r0
   13c50:	4608      	mov	r0, r1
   13c52:	4611      	mov	r1, r2
   13c54:	6023      	str	r3, [r4, #0]
   13c56:	f7f9 f88e 	bl	cd76 <_fstat>
   13c5a:	1c43      	adds	r3, r0, #1
   13c5c:	d102      	bne.n	13c64 <_fstat_r+0x1c>
   13c5e:	6823      	ldr	r3, [r4, #0]
   13c60:	b103      	cbz	r3, 13c64 <_fstat_r+0x1c>
   13c62:	602b      	str	r3, [r5, #0]
   13c64:	bd38      	pop	{r3, r4, r5, pc}
   13c66:	bf00      	nop
   13c68:	2001433c 	.word	0x2001433c

00013c6c <_isatty_r>:
   13c6c:	b538      	push	{r3, r4, r5, lr}
   13c6e:	4c06      	ldr	r4, [pc, #24]	; (13c88 <_isatty_r+0x1c>)
   13c70:	2300      	movs	r3, #0
   13c72:	4605      	mov	r5, r0
   13c74:	4608      	mov	r0, r1
   13c76:	6023      	str	r3, [r4, #0]
   13c78:	f7f9 f882 	bl	cd80 <_isatty>
   13c7c:	1c43      	adds	r3, r0, #1
   13c7e:	d102      	bne.n	13c86 <_isatty_r+0x1a>
   13c80:	6823      	ldr	r3, [r4, #0]
   13c82:	b103      	cbz	r3, 13c86 <_isatty_r+0x1a>
   13c84:	602b      	str	r3, [r5, #0]
   13c86:	bd38      	pop	{r3, r4, r5, pc}
   13c88:	2001433c 	.word	0x2001433c

00013c8c <_lseek_r>:
   13c8c:	b538      	push	{r3, r4, r5, lr}
   13c8e:	4c07      	ldr	r4, [pc, #28]	; (13cac <_lseek_r+0x20>)
   13c90:	4605      	mov	r5, r0
   13c92:	4608      	mov	r0, r1
   13c94:	4611      	mov	r1, r2
   13c96:	2200      	movs	r2, #0
   13c98:	6022      	str	r2, [r4, #0]
   13c9a:	461a      	mov	r2, r3
   13c9c:	f7f9 f872 	bl	cd84 <_lseek>
   13ca0:	1c43      	adds	r3, r0, #1
   13ca2:	d102      	bne.n	13caa <_lseek_r+0x1e>
   13ca4:	6823      	ldr	r3, [r4, #0]
   13ca6:	b103      	cbz	r3, 13caa <_lseek_r+0x1e>
   13ca8:	602b      	str	r3, [r5, #0]
   13caa:	bd38      	pop	{r3, r4, r5, pc}
   13cac:	2001433c 	.word	0x2001433c

00013cb0 <memchr>:
   13cb0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   13cb4:	2a10      	cmp	r2, #16
   13cb6:	db2b      	blt.n	13d10 <memchr+0x60>
   13cb8:	f010 0f07 	tst.w	r0, #7
   13cbc:	d008      	beq.n	13cd0 <memchr+0x20>
   13cbe:	f810 3b01 	ldrb.w	r3, [r0], #1
   13cc2:	3a01      	subs	r2, #1
   13cc4:	428b      	cmp	r3, r1
   13cc6:	d02d      	beq.n	13d24 <memchr+0x74>
   13cc8:	f010 0f07 	tst.w	r0, #7
   13ccc:	b342      	cbz	r2, 13d20 <memchr+0x70>
   13cce:	d1f6      	bne.n	13cbe <memchr+0xe>
   13cd0:	b4f0      	push	{r4, r5, r6, r7}
   13cd2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   13cd6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   13cda:	f022 0407 	bic.w	r4, r2, #7
   13cde:	f07f 0700 	mvns.w	r7, #0
   13ce2:	2300      	movs	r3, #0
   13ce4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
   13ce8:	3c08      	subs	r4, #8
   13cea:	ea85 0501 	eor.w	r5, r5, r1
   13cee:	ea86 0601 	eor.w	r6, r6, r1
   13cf2:	fa85 f547 	uadd8	r5, r5, r7
   13cf6:	faa3 f587 	sel	r5, r3, r7
   13cfa:	fa86 f647 	uadd8	r6, r6, r7
   13cfe:	faa5 f687 	sel	r6, r5, r7
   13d02:	b98e      	cbnz	r6, 13d28 <memchr+0x78>
   13d04:	d1ee      	bne.n	13ce4 <memchr+0x34>
   13d06:	bcf0      	pop	{r4, r5, r6, r7}
   13d08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   13d0c:	f002 0207 	and.w	r2, r2, #7
   13d10:	b132      	cbz	r2, 13d20 <memchr+0x70>
   13d12:	f810 3b01 	ldrb.w	r3, [r0], #1
   13d16:	3a01      	subs	r2, #1
   13d18:	ea83 0301 	eor.w	r3, r3, r1
   13d1c:	b113      	cbz	r3, 13d24 <memchr+0x74>
   13d1e:	d1f8      	bne.n	13d12 <memchr+0x62>
   13d20:	2000      	movs	r0, #0
   13d22:	4770      	bx	lr
   13d24:	3801      	subs	r0, #1
   13d26:	4770      	bx	lr
   13d28:	2d00      	cmp	r5, #0
   13d2a:	bf06      	itte	eq
   13d2c:	4635      	moveq	r5, r6
   13d2e:	3803      	subeq	r0, #3
   13d30:	3807      	subne	r0, #7
   13d32:	f015 0f01 	tst.w	r5, #1
   13d36:	d107      	bne.n	13d48 <memchr+0x98>
   13d38:	3001      	adds	r0, #1
   13d3a:	f415 7f80 	tst.w	r5, #256	; 0x100
   13d3e:	bf02      	ittt	eq
   13d40:	3001      	addeq	r0, #1
   13d42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
   13d46:	3001      	addeq	r0, #1
   13d48:	bcf0      	pop	{r4, r5, r6, r7}
   13d4a:	3801      	subs	r0, #1
   13d4c:	4770      	bx	lr
   13d4e:	bf00      	nop

00013d50 <memmove>:
   13d50:	4288      	cmp	r0, r1
   13d52:	b510      	push	{r4, lr}
   13d54:	eb01 0302 	add.w	r3, r1, r2
   13d58:	d803      	bhi.n	13d62 <memmove+0x12>
   13d5a:	1e42      	subs	r2, r0, #1
   13d5c:	4299      	cmp	r1, r3
   13d5e:	d10c      	bne.n	13d7a <memmove+0x2a>
   13d60:	bd10      	pop	{r4, pc}
   13d62:	4298      	cmp	r0, r3
   13d64:	d2f9      	bcs.n	13d5a <memmove+0xa>
   13d66:	1881      	adds	r1, r0, r2
   13d68:	1ad2      	subs	r2, r2, r3
   13d6a:	42d3      	cmn	r3, r2
   13d6c:	d100      	bne.n	13d70 <memmove+0x20>
   13d6e:	bd10      	pop	{r4, pc}
   13d70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   13d74:	f801 4d01 	strb.w	r4, [r1, #-1]!
   13d78:	e7f7      	b.n	13d6a <memmove+0x1a>
   13d7a:	f811 4b01 	ldrb.w	r4, [r1], #1
   13d7e:	f802 4f01 	strb.w	r4, [r2, #1]!
   13d82:	e7eb      	b.n	13d5c <memmove+0xc>

00013d84 <_realloc_r>:
   13d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13d86:	4607      	mov	r7, r0
   13d88:	4614      	mov	r4, r2
   13d8a:	460e      	mov	r6, r1
   13d8c:	b921      	cbnz	r1, 13d98 <_realloc_r+0x14>
   13d8e:	4611      	mov	r1, r2
   13d90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   13d94:	f7fe be2c 	b.w	129f0 <_malloc_r>
   13d98:	b922      	cbnz	r2, 13da4 <_realloc_r+0x20>
   13d9a:	f7fe fddb 	bl	12954 <_free_r>
   13d9e:	4625      	mov	r5, r4
   13da0:	4628      	mov	r0, r5
   13da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13da4:	f000 f826 	bl	13df4 <_malloc_usable_size_r>
   13da8:	4284      	cmp	r4, r0
   13daa:	d90f      	bls.n	13dcc <_realloc_r+0x48>
   13dac:	4621      	mov	r1, r4
   13dae:	4638      	mov	r0, r7
   13db0:	f7fe fe1e 	bl	129f0 <_malloc_r>
   13db4:	4605      	mov	r5, r0
   13db6:	2800      	cmp	r0, #0
   13db8:	d0f2      	beq.n	13da0 <_realloc_r+0x1c>
   13dba:	4631      	mov	r1, r6
   13dbc:	4622      	mov	r2, r4
   13dbe:	f7fe fdb5 	bl	1292c <memcpy>
   13dc2:	4631      	mov	r1, r6
   13dc4:	4638      	mov	r0, r7
   13dc6:	f7fe fdc5 	bl	12954 <_free_r>
   13dca:	e7e9      	b.n	13da0 <_realloc_r+0x1c>
   13dcc:	4635      	mov	r5, r6
   13dce:	e7e7      	b.n	13da0 <_realloc_r+0x1c>

00013dd0 <_read_r>:
   13dd0:	b538      	push	{r3, r4, r5, lr}
   13dd2:	4c07      	ldr	r4, [pc, #28]	; (13df0 <_read_r+0x20>)
   13dd4:	4605      	mov	r5, r0
   13dd6:	4608      	mov	r0, r1
   13dd8:	4611      	mov	r1, r2
   13dda:	2200      	movs	r2, #0
   13ddc:	6022      	str	r2, [r4, #0]
   13dde:	461a      	mov	r2, r3
   13de0:	f7fc fede 	bl	10ba0 <_read>
   13de4:	1c43      	adds	r3, r0, #1
   13de6:	d102      	bne.n	13dee <_read_r+0x1e>
   13de8:	6823      	ldr	r3, [r4, #0]
   13dea:	b103      	cbz	r3, 13dee <_read_r+0x1e>
   13dec:	602b      	str	r3, [r5, #0]
   13dee:	bd38      	pop	{r3, r4, r5, pc}
   13df0:	2001433c 	.word	0x2001433c

00013df4 <_malloc_usable_size_r>:
   13df4:	f851 0c04 	ldr.w	r0, [r1, #-4]
   13df8:	2800      	cmp	r0, #0
   13dfa:	f1a0 0004 	sub.w	r0, r0, #4
   13dfe:	bfbc      	itt	lt
   13e00:	580b      	ldrlt	r3, [r1, r0]
   13e02:	18c0      	addlt	r0, r0, r3
   13e04:	4770      	bx	lr
   13e06:	0000      	movs	r0, r0
   13e08:	7974227b 	.word	0x7974227b
   13e0c:	3a226570 	.word	0x3a226570
   13e10:	43574822 	.word	0x43574822
   13e14:	2c224746 	.word	0x2c224746
   13e18:	61642220 	.word	0x61642220
   13e1c:	3a226174 	.word	0x3a226174
   13e20:	64252220 	.word	0x64252220
   13e24:	0a0d7d22 	.word	0x0a0d7d22
   13e28:	00000000 	.word	0x00000000
   13e2c:	55204f4e 	.word	0x55204f4e
   13e30:	20524553 	.word	0x20524553
   13e34:	20574f52 	.word	0x20574f52
   13e38:	43454843 	.word	0x43454843
   13e3c:	0000214b 	.word	0x0000214b
   13e40:	7974227b 	.word	0x7974227b
   13e44:	3a226570 	.word	0x3a226570
   13e48:	52415722 	.word	0x52415722
   13e4c:	474e494e 	.word	0x474e494e
   13e50:	22202c22 	.word	0x22202c22
   13e54:	61746164 	.word	0x61746164
   13e58:	5b203a22 	.word	0x5b203a22
   13e5c:	22732522 	.word	0x22732522
   13e60:	0a0d7d5d 	.word	0x0a0d7d5d
   13e64:	00000000 	.word	0x00000000
   13e68:	55206f4e 	.word	0x55206f4e
   13e6c:	2074696e 	.word	0x2074696e
   13e70:	74736554 	.word	0x74736554
   13e74:	00000000 	.word	0x00000000
   13e78:	64616552 	.word	0x64616552
   13e7c:	20676e69 	.word	0x20676e69
   13e80:	72657355 	.word	0x72657355
   13e84:	776f5220 	.word	0x776f5220
   13e88:	00000000 	.word	0x00000000
   13e8c:	7974227b 	.word	0x7974227b
   13e90:	3a226570 	.word	0x3a226570
   13e94:	474f4c22 	.word	0x474f4c22
   13e98:	22202c22 	.word	0x22202c22
   13e9c:	61746164 	.word	0x61746164
   13ea0:	5b203a22 	.word	0x5b203a22
   13ea4:	22732522 	.word	0x22732522
   13ea8:	0a0d7d5d 	.word	0x0a0d7d5d
   13eac:	00000000 	.word	0x00000000
   13eb0:	69726556 	.word	0x69726556
   13eb4:	6e697966 	.word	0x6e697966
   13eb8:	73552067 	.word	0x73552067
   13ebc:	52207265 	.word	0x52207265
   13ec0:	0000776f 	.word	0x0000776f
   13ec4:	61647055 	.word	0x61647055
   13ec8:	676e6974 	.word	0x676e6974
   13ecc:	65735520 	.word	0x65735520
   13ed0:	6f522072 	.word	0x6f522072
   13ed4:	00000077 	.word	0x00000077
   13ed8:	74737953 	.word	0x74737953
   13edc:	52206d65 	.word	0x52206d65
   13ee0:	74657365 	.word	0x74657365
   13ee4:	00000000 	.word	0x00000000
   13ee8:	68636e55 	.word	0x68636e55
   13eec:	65676e61 	.word	0x65676e61
   13ef0:	73552064 	.word	0x73552064
   13ef4:	52207265 	.word	0x52207265
   13ef8:	0000776f 	.word	0x0000776f
   13efc:	63256325 	.word	0x63256325
   13f00:	2e2e2e2e 	.word	0x2e2e2e2e
   13f04:	2e2e2e2e 	.word	0x2e2e2e2e
   13f08:	2e2e2e2e 	.word	0x2e2e2e2e
   13f0c:	00006325 	.word	0x00006325
   13f10:	78323025 	.word	0x78323025
   13f14:	0000000a 	.word	0x0000000a
   13f18:	30256325 	.word	0x30256325
   13f1c:	25657833 	.word	0x25657833
   13f20:	00000063 	.word	0x00000063
   13f24:	6d617246 	.word	0x6d617246
   13f28:	74532065 	.word	0x74532065
   13f2c:	20747261 	.word	0x20747261
   13f30:	7366664f 	.word	0x7366664f
   13f34:	00007465 	.word	0x00007465
   13f38:	6e6e6f43 	.word	0x6e6e6f43
   13f3c:	00746365 	.word	0x00746365
   13f40:	7974227b 	.word	0x7974227b
   13f44:	3a226570 	.word	0x3a226570
   13f48:	41572220 	.word	0x41572220
   13f4c:	4e494e52 	.word	0x4e494e52
   13f50:	202c2247 	.word	0x202c2247
   13f54:	74616422 	.word	0x74616422
   13f58:	203a2261 	.word	0x203a2261
   13f5c:	6e55225b 	.word	0x6e55225b
   13f60:	776f6e6b 	.word	0x776f6e6b
   13f64:	73654d20 	.word	0x73654d20
   13f68:	65676173 	.word	0x65676173
   13f6c:	70795420 	.word	0x70795420
   13f70:	7d5d2265 	.word	0x7d5d2265
   13f74:	0000000d 	.word	0x0000000d
   13f78:	7974227b 	.word	0x7974227b
   13f7c:	3a226570 	.word	0x3a226570
   13f80:	41572220 	.word	0x41572220
   13f84:	4e494e52 	.word	0x4e494e52
   13f88:	202c2247 	.word	0x202c2247
   13f8c:	74616422 	.word	0x74616422
   13f90:	203a2261 	.word	0x203a2261
   13f94:	6e49225b 	.word	0x6e49225b
   13f98:	696c6176 	.word	0x696c6176
   13f9c:	68432064 	.word	0x68432064
   13fa0:	736b6365 	.word	0x736b6365
   13fa4:	5d226d75 	.word	0x5d226d75
   13fa8:	00000d7d 	.word	0x00000d7d
   13fac:	656d6954 	.word	0x656d6954
   13fb0:	2074756f 	.word	0x2074756f
   13fb4:	63736944 	.word	0x63736944
   13fb8:	656e6e6f 	.word	0x656e6e6f
   13fbc:	26207463 	.word	0x26207463
   13fc0:	73655220 	.word	0x73655220
   13fc4:	52207465 	.word	0x52207465
   13fc8:	69656365 	.word	0x69656365
   13fcc:	00726576 	.word	0x00726576
   13fd0:	656d6954 	.word	0x656d6954
   13fd4:	2074756f 	.word	0x2074756f
   13fd8:	65522026 	.word	0x65522026
   13fdc:	20746573 	.word	0x20746573
   13fe0:	65636552 	.word	0x65636552
   13fe4:	72657669 	.word	0x72657669
   13fe8:	00000000 	.word	0x00000000
   13fec:	645f7872 	.word	0x645f7872
   13ff0:	6c62756f 	.word	0x6c62756f
   13ff4:	75625f65 	.word	0x75625f65
   13ff8:	72656666 	.word	0x72656666
   13ffc:	65766f20 	.word	0x65766f20
   14000:	6e757272 	.word	0x6e757272
   14004:	00000000 	.word	0x00000000
   14008:	63256325 	.word	0x63256325
   1400c:	63256325 	.word	0x63256325
   14010:	78323025 	.word	0x78323025
   14014:	78323025 	.word	0x78323025
   14018:	78323025 	.word	0x78323025
   1401c:	30306325 	.word	0x30306325
   14020:	0000000a 	.word	0x0000000a
   14024:	30256325 	.word	0x30256325
   14028:	2e5f7833 	.word	0x2e5f7833
   1402c:	2e2e2e2e 	.word	0x2e2e2e2e
   14030:	2e2e2e2e 	.word	0x2e2e2e2e
   14034:	2e2e2e2e 	.word	0x2e2e2e2e
   14038:	2e2e2e2e 	.word	0x2e2e2e2e
   1403c:	2e2e2e2e 	.word	0x2e2e2e2e
   14040:	2e2e2e2e 	.word	0x2e2e2e2e
   14044:	2e2e2e2e 	.word	0x2e2e2e2e
   14048:	252e2e2e 	.word	0x252e2e2e
   1404c:	00000063 	.word	0x00000063
   14050:	30256325 	.word	0x30256325
   14054:	2e5f7833 	.word	0x2e5f7833
   14058:	2e2e2e2e 	.word	0x2e2e2e2e
   1405c:	252e2e2e 	.word	0x252e2e2e
   14060:	00000063 	.word	0x00000063
   14064:	30256325 	.word	0x30256325
   14068:	2e5f7833 	.word	0x2e5f7833
   1406c:	0063252e 	.word	0x0063252e
   14070:	30256325 	.word	0x30256325
   14074:	2e5f7833 	.word	0x2e5f7833
   14078:	2e2e2e2e 	.word	0x2e2e2e2e
   1407c:	0063252e 	.word	0x0063252e
   14080:	30353002 	.word	0x30353002
   14084:	30305a65 	.word	0x30305a65
   14088:	30633030 	.word	0x30633030
   1408c:	00000330 	.word	0x00000330
   14090:	30353002 	.word	0x30353002
   14094:	30305a65 	.word	0x30305a65
   14098:	5a383030 	.word	0x5a383030
   1409c:	30020334 	.word	0x30020334
   140a0:	5a653033 	.word	0x5a653033
   140a4:	00000335 	.word	0x00000335
   140a8:	30353002 	.word	0x30353002
   140ac:	30305a65 	.word	0x30305a65
   140b0:	5a393030 	.word	0x5a393030
   140b4:	00000334 	.word	0x00000334
   140b8:	30353002 	.word	0x30353002
   140bc:	30305a65 	.word	0x30305a65
   140c0:	5a613030 	.word	0x5a613030
   140c4:	30020334 	.word	0x30020334
   140c8:	5a653033 	.word	0x5a653033
   140cc:	00000330 	.word	0x00000330
   140d0:	30353002 	.word	0x30353002
   140d4:	30305a65 	.word	0x30305a65
   140d8:	5a623030 	.word	0x5a623030
   140dc:	30020334 	.word	0x30020334
   140e0:	5a663033 	.word	0x5a663033
   140e4:	00000330 	.word	0x00000330
   140e8:	50204955 	.word	0x50204955
   140ec:	7265776f 	.word	0x7265776f
   140f0:	616e4520 	.word	0x616e4520
   140f4:	00656c62 	.word	0x00656c62
   140f8:	74696e49 	.word	0x74696e49
   140fc:	646f4d20 	.word	0x646f4d20
   14100:	3a656c75 	.word	0x3a656c75
   14104:	314f5020 	.word	0x314f5020
   14108:	00000036 	.word	0x00000036
   1410c:	74696e49 	.word	0x74696e49
   14110:	646f4d20 	.word	0x646f4d20
   14114:	3a656c75 	.word	0x3a656c75
   14118:	31554220 	.word	0x31554220
   1411c:	00000036 	.word	0x00000036
   14120:	74696e49 	.word	0x74696e49
   14124:	646f4d20 	.word	0x646f4d20
   14128:	3a656c75 	.word	0x3a656c75
   1412c:	46425020 	.word	0x46425020
   14130:	00000034 	.word	0x00000034
   14134:	74696e49 	.word	0x74696e49
   14138:	646f4d20 	.word	0x646f4d20
   1413c:	3a656c75 	.word	0x3a656c75
   14140:	314e4520 	.word	0x314e4520
   14144:	00000036 	.word	0x00000036
   14148:	74696e49 	.word	0x74696e49
   1414c:	646f4d20 	.word	0x646f4d20
   14150:	3a656c75 	.word	0x3a656c75
   14154:	6b6e5520 	.word	0x6b6e5520
   14158:	6e776f6e 	.word	0x6e776f6e
   1415c:	646f4d20 	.word	0x646f4d20
   14160:	00656c75 	.word	0x00656c75
   14164:	46435748 	.word	0x46435748
   14168:	694d2047 	.word	0x694d2047
   1416c:	74616d73 	.word	0x74616d73
   14170:	00006863 	.word	0x00006863
   14174:	0f0e0d0c 	.word	0x0f0e0d0c
   14178:	0b0a0908 	.word	0x0b0a0908
   1417c:	07060504 	.word	0x07060504
   14180:	03020100 	.word	0x03020100
   14184:	0f0e0d0c 	.word	0x0f0e0d0c
   14188:	0b0a0908 	.word	0x0b0a0908
   1418c:	07060504 	.word	0x07060504
   14190:	03020100 	.word	0x03020100
   14194:	0f0e0d0c 	.word	0x0f0e0d0c
   14198:	0b0a0908 	.word	0x0b0a0908
   1419c:	07060504 	.word	0x07060504
   141a0:	03020100 	.word	0x03020100
   141a4:	0f0e0d0c 	.word	0x0f0e0d0c
   141a8:	0b0a0908 	.word	0x0b0a0908
   141ac:	07060504 	.word	0x07060504
   141b0:	03020100 	.word	0x03020100
   141b4:	30256325 	.word	0x30256325
   141b8:	2e5f7833 	.word	0x2e5f7833
   141bc:	252e2e2e 	.word	0x252e2e2e
   141c0:	00000063 	.word	0x00000063
   141c4:	30256325 	.word	0x30256325
   141c8:	00657833 	.word	0x00657833
   141cc:	00002023 	.word	0x00002023
   141d0:	00002320 	.word	0x00002320
   141d4:	78383025 	.word	0x78383025
   141d8:	00000000 	.word	0x00000000
   141dc:	64697267 	.word	0x64697267
   141e0:	7379735f 	.word	0x7379735f
   141e4:	68633a3a 	.word	0x68633a3a
   141e8:	736b6365 	.word	0x736b6365
   141ec:	00006d75 	.word	0x00006d75
   141f0:	63656843 	.word	0x63656843
   141f4:	6d75736b 	.word	0x6d75736b
   141f8:	61655220 	.word	0x61655220
   141fc:	61432f64 	.word	0x61432f64
   14200:	6c75636c 	.word	0x6c75636c
   14204:	00657461 	.word	0x00657461
   14208:	6b636170 	.word	0x6b636170
   1420c:	257b7465 	.word	0x257b7465
   14210:	25202c64 	.word	0x25202c64
   14214:	25202c64 	.word	0x25202c64
   14218:	25202c64 	.word	0x25202c64
   1421c:	25202c64 	.word	0x25202c64
   14220:	25202c64 	.word	0x25202c64
   14224:	25202c64 	.word	0x25202c64
   14228:	25202c64 	.word	0x25202c64
   1422c:	52207d64 	.word	0x52207d64
   14230:	3a646165 	.word	0x3a646165
   14234:	2c642520 	.word	0x2c642520
   14238:	6c614320 	.word	0x6c614320
   1423c:	616c7563 	.word	0x616c7563
   14240:	203a6574 	.word	0x203a6574
   14244:	00006425 	.word	0x00006425
   14248:	63656843 	.word	0x63656843
   1424c:	6d75736b 	.word	0x6d75736b
   14250:	69725720 	.word	0x69725720
   14254:	432f6574 	.word	0x432f6574
   14258:	75636c61 	.word	0x75636c61
   1425c:	6574616c 	.word	0x6574616c
   14260:	00000000 	.word	0x00000000
   14264:	63656843 	.word	0x63656843
   14268:	6d75736b 	.word	0x6d75736b
   1426c:	65764f20 	.word	0x65764f20
   14270:	69727772 	.word	0x69727772
   14274:	00006574 	.word	0x00006574
   14278:	61726150 	.word	0x61726150
   1427c:	72706170 	.word	0x72706170
   14280:	73616b69 	.word	0x73616b69
   14284:	00000000 	.word	0x00000000
   14288:	200013a8 	.word	0x200013a8
   1428c:	20010f38 	.word	0x20010f38
   14290:	2000af9c 	.word	0x2000af9c
   14294:	20007b9c 	.word	0x20007b9c
   14298:	30256325 	.word	0x30256325
   1429c:	2e5f7833 	.word	0x2e5f7833
   142a0:	2e2e2e2e 	.word	0x2e2e2e2e
   142a4:	0000002e 	.word	0x0000002e
   142a8:	31343002 	.word	0x31343002
   142ac:	30304265 	.word	0x30304265
   142b0:	5a315a31 	.word	0x5a315a31
   142b4:	03335a32 	.word	0x03335a32
   142b8:	00000000 	.word	0x00000000
   142bc:	30303002 	.word	0x30303002
   142c0:	39303065 	.word	0x39303065
   142c4:	42304230 	.word	0x42304230
   142c8:	30020332 	.word	0x30020332
   142cc:	42653034 	.word	0x42653034
   142d0:	42313030 	.word	0x42313030
   142d4:	00000332 	.word	0x00000332
   142d8:	30303002 	.word	0x30303002
   142dc:	38303065 	.word	0x38303065
   142e0:	42304230 	.word	0x42304230
   142e4:	30020332 	.word	0x30020332
   142e8:	42653034 	.word	0x42653034
   142ec:	42313030 	.word	0x42313030
   142f0:	00000332 	.word	0x00000332
   142f4:	30303002 	.word	0x30303002
   142f8:	62303065 	.word	0x62303065
   142fc:	50305030 	.word	0x50305030
   14300:	30020332 	.word	0x30020332
   14304:	50653034 	.word	0x50653034
   14308:	50313030 	.word	0x50313030
   1430c:	00000332 	.word	0x00000332
   14310:	31343002 	.word	0x31343002
   14314:	30304565 	.word	0x30304565
   14318:	5a315a31 	.word	0x5a315a31
   1431c:	03335a32 	.word	0x03335a32
   14320:	31343002 	.word	0x31343002
   14324:	30304265 	.word	0x30304265
   14328:	5a315a32 	.word	0x5a315a32
   1432c:	03335a32 	.word	0x03335a32
   14330:	30343002 	.word	0x30343002
   14334:	30304565 	.word	0x30304565
   14338:	03324531 	.word	0x03324531
   1433c:	00000000 	.word	0x00000000
   14340:	30303002 	.word	0x30303002
   14344:	62303065 	.word	0x62303065
   14348:	45304530 	.word	0x45304530
   1434c:	30020332 	.word	0x30020332
   14350:	45653034 	.word	0x45653034
   14354:	45313030 	.word	0x45313030
   14358:	00000332 	.word	0x00000332
   1435c:	30303002 	.word	0x30303002
   14360:	39303065 	.word	0x39303065
   14364:	42304230 	.word	0x42304230
   14368:	30020332 	.word	0x30020332
   1436c:	42653034 	.word	0x42653034
   14370:	42323030 	.word	0x42323030
   14374:	00000332 	.word	0x00000332
   14378:	30303002 	.word	0x30303002
   1437c:	38303065 	.word	0x38303065
   14380:	42304230 	.word	0x42304230
   14384:	30020332 	.word	0x30020332
   14388:	42653034 	.word	0x42653034
   1438c:	42323030 	.word	0x42323030
   14390:	00000332 	.word	0x00000332
   14394:	69676552 	.word	0x69676552
   14398:	72657473 	.word	0x72657473
   1439c:	74634120 	.word	0x74634120
   143a0:	006e6f69 	.word	0x006e6f69
   143a4:	6e657645 	.word	0x6e657645
   143a8:	6f4e2074 	.word	0x6f4e2074
   143ac:	6f462074 	.word	0x6f462074
   143b0:	00646e75 	.word	0x00646e75
   143b4:	63734520 	.word	0x63734520
   143b8:	64657061 	.word	0x64657061
   143bc:	61684320 	.word	0x61684320
   143c0:	6f462072 	.word	0x6f462072
   143c4:	20646e75 	.word	0x20646e75
   143c8:	00000000 	.word	0x00000000
   143cc:	30353002 	.word	0x30353002
   143d0:	42305a65 	.word	0x42305a65
   143d4:	30303030 	.word	0x30303030
   143d8:	00000330 	.word	0x00000330
   143dc:	30353002 	.word	0x30353002
   143e0:	42305a65 	.word	0x42305a65
   143e4:	42343030 	.word	0x42343030
   143e8:	00000332 	.word	0x00000332
   143ec:	30353002 	.word	0x30353002
   143f0:	42305a65 	.word	0x42305a65
   143f4:	42353030 	.word	0x42353030
   143f8:	00000332 	.word	0x00000332
   143fc:	30353002 	.word	0x30353002
   14400:	50305a65 	.word	0x50305a65
   14404:	30303030 	.word	0x30303030
   14408:	00000330 	.word	0x00000330
   1440c:	30353002 	.word	0x30353002
   14410:	50305a65 	.word	0x50305a65
   14414:	50313030 	.word	0x50313030
   14418:	00000332 	.word	0x00000332
   1441c:	30353002 	.word	0x30353002
   14420:	45305a65 	.word	0x45305a65
   14424:	30303030 	.word	0x30303030
   14428:	00000330 	.word	0x00000330

0001442c <_adcs>:
   1442c:	01000000 0003000c 00041807 00000000     ................
   1443c:	0014080b 00010000 000c0100 18040003     ................
   1444c:	00000004 080b0000 00000014              ............

00014458 <_cfgs>:
   14458:	00200600 08068000 00200400 08068000     .. ....... .....
   14468:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
   14488:	00200b00 14000003 00200a00 08000002     .. ....... .....
   14498:	00201300 14000003 00000000 00000000     .. .............
	...
   14548:	00005400 1c000000 00005300 0c000000     .T.......S......

00014558 <user_mux_confs>:
	...
   14584:	04030201 04030201 00000000 00000000     ................
	...

0001459c <channel_confs>:
   1459c:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

000145dc <interrupt_cfg>:
   145dc:	00000002 00000002 00000002 00000002     ................
	...
   1465c:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
   1466c:	43000000 43000400 43000800 43000c00     ...C...C...C...C

0001467c <_usarts>:
   1467c:	00000000 40100004 00030000 00700002     .......@......p.
   1468c:	0000aaaa 00000000 00000001 40100004     ...............@
   1469c:	00030000 00700002 0000aaaa 00000000     ......p.........
   146ac:	00000002 40100004 00030000 00700002     .......@......p.
   146bc:	00005555 00000000 00000004 40100004     UU.............@
   146cc:	00030000 00700002 0000aaaa 00000000     ......p.........
   146dc:	00000006 40100004 00030000 00700002     .......@......p.
   146ec:	0000aaaa 00000000                       ........

000146f4 <_i2cms>:
   146f4:	00000005 00200014 00000100 0000e6e5     ...... .........
   14704:	00d70000 02dc6c00                       .....l..

0001470c <sercomspi_regs>:
   1470c:	3020000c 00020000 00000000 01ff0005     .. 0............
   1471c:	20000c03 00000000 00000000 ff000600     ... ............
   1472c:	00000701 40003800 40003c00 4101a000     .....8.@.<.@...A
   1473c:	4101c000 42001400 42001800 43001400     ...A...B...B...C
   1474c:	43001800                                ...C

00014750 <_tcs>:
   14750:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
   14760:	00000000 006c0001 00000308 00000021     ......l.....!...
   14770:	00003a98 00000000 006d0002 00000308     .:........m.....
   14780:	00000021 00003a98 00000000 006e0003     !....:........n.
   14790:	00000308 00000021 00003a98 00000000     ....!....:......

000147a0 <_usb_ep_cfgs>:
   147a0:	20000eb4 00000000 00000040 00000000     ... ....@.......
	...
   147b8:	20000eac 00000000 00000008 20000e6c     ... ........l.. 
   147c8:	20000e64 00080040 00000000 00000000     d.. @...........
	...
   147e0:	20000e24 00400000 72617453 6e492074     $.. ..@.Start In
   147f0:	61697469 657a696c 00000064 20313544     itialized...D51 
   14800:	74696e49 00000000 706d6f43 7469736f     Init....Composit
   14810:	65442065 65636976 696e4920 6c616974     e Device Initial
   14820:	64657a69 00000000 64697247 646f4d20     ized....Grid Mod
   14830:	20656c75 74696e49 696c6169 0064657a     ule Initialized.
   14840:	65746e45 676e6972 69614d20 6f4c206e     Entering Main Lo
   14850:	0000706f 706d6f43 7469736f 65442065     op..Composite De
   14860:	65636976 6e6f4320 7463656e 00006465     vice Connected..

00014870 <keyboard_report_desc>:
   14870:	06090105 070501a1 e729e019 01250015     ..........)...%.
   14880:	08950175 01810281 65290019 65250015     u.........)e..%e
   14890:	06950875 08050081 05290119 01250015     u.........)...%.
   148a0:	05950175 03950291 00c00191              u...........

000148ac <mouse_report_desc>:
   148ac:	02090105 010901a1 090500a1 03290119     ..............).
   148bc:	01250015 03950175 05750281 01810195     ..%.u.....u.....
   148cc:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
   148dc:	c0c00681                                ....

000148e0 <_global_impure_ptr>:
   148e0:	2000054c                                L.. 

000148e4 <__sf_fake_stderr>:
	...

00014904 <__sf_fake_stdin>:
	...

00014924 <__sf_fake_stdout>:
	...
   14944:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   14954:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   14964:	31300046 35343332 39383736 64636261     F.0123456789abcd
   14974:	00006665                                ef..

00014978 <_init>:
   14978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1497a:	bf00      	nop
   1497c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1497e:	bc08      	pop	{r3}
   14980:	469e      	mov	lr, r3
   14982:	4770      	bx	lr

00014984 <__init_array_start>:
   14984:	00004289 	.word	0x00004289

00014988 <_fini>:
   14988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1498a:	bf00      	nop
   1498c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1498e:	bc08      	pop	{r3}
   14990:	469e      	mov	lr, r3
   14992:	4770      	bx	lr

00014994 <__fini_array_start>:
   14994:	00004265 	.word	0x00004265
