`timescale 1 ns/10 ps

module tb();
  
    wire [63:0] in1, in2, clk;
	 wire [63:0] out1;

    floating_point_adder UUT (.f_in1(in1), .f_in2(in2), .f_out(out1), .clk(clk));
	 
endmodule