/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire [13:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_4z | celloutsig_0_3z[4]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | in_data[152]);
  assign celloutsig_0_14z = ~(celloutsig_0_13z | celloutsig_0_7z);
  assign celloutsig_1_12z = celloutsig_1_3z | celloutsig_1_0z;
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 11'h000;
    else _00_ <= { in_data[86:77], celloutsig_0_10z };
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_20z };
  assign celloutsig_1_18z = { celloutsig_1_8z[7:6], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z } & { celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_0_1z = { in_data[8:6], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[69:67], in_data[0] };
  assign celloutsig_0_3z = { celloutsig_0_1z[4], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[4:1], in_data[0] };
  assign celloutsig_0_0z = in_data[47:43] === in_data[66:62];
  assign celloutsig_1_2z = celloutsig_1_1z[7:2] === { celloutsig_1_1z[6:3], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z } === { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[16:12], celloutsig_0_5z } === { celloutsig_0_3z[4:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_8z[4:2] >= { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_27z = celloutsig_0_24z[7:0] >= { celloutsig_0_24z[4], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_1_7z = { in_data[114:113], celloutsig_1_0z, celloutsig_1_2z } <= { celloutsig_1_1z[4], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_5z[5:4], celloutsig_0_4z, celloutsig_0_4z } <= in_data[83:80];
  assign celloutsig_1_3z = { in_data[164:159], celloutsig_1_1z, celloutsig_1_1z } && in_data[181:160];
  assign celloutsig_1_5z = { celloutsig_1_1z[6:0], celloutsig_1_3z, celloutsig_1_0z } && { in_data[143:136], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[117:109], celloutsig_1_2z } && { celloutsig_1_1z[6:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[7:6], celloutsig_0_7z, celloutsig_0_4z } && { celloutsig_0_2z[4:2], celloutsig_0_6z };
  assign celloutsig_0_19z = { _00_[8], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, _00_, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_16z } && { celloutsig_0_3z[4:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_5z[5:4], celloutsig_0_7z } && { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_33z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_16z } && _01_[5:3];
  assign celloutsig_1_10z = celloutsig_1_3z & ~(celloutsig_1_6z);
  assign celloutsig_1_14z = celloutsig_1_4z & ~(celloutsig_1_4z);
  assign celloutsig_0_10z = in_data[77] & ~(celloutsig_0_2z[4]);
  assign celloutsig_0_17z = celloutsig_0_12z & ~(_00_[0]);
  assign celloutsig_0_20z = _00_[4] & ~(celloutsig_0_12z);
  assign celloutsig_0_2z = - { celloutsig_0_1z[1], celloutsig_0_1z };
  assign celloutsig_0_31z = - { celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_29z };
  assign celloutsig_0_12z = celloutsig_0_3z[2:0] !== { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_24z[7:1], celloutsig_0_16z } !== { celloutsig_0_28z[2:1], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_27z };
  assign celloutsig_1_19z = & { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[163] & in_data[165];
  assign celloutsig_1_17z = celloutsig_1_13z & celloutsig_1_2z;
  assign celloutsig_0_25z = celloutsig_0_20z & celloutsig_0_5z[6];
  assign celloutsig_0_4z = ^ in_data[50:36];
  assign celloutsig_1_9z = ^ { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_1z[7:1], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_6z = ^ { in_data[45:39], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_18z = ^ { celloutsig_0_5z[2], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_21z = ^ { in_data[39], celloutsig_0_3z };
  assign celloutsig_0_23z = ^ { celloutsig_0_3z[5:1], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_5z = { in_data[57:54], celloutsig_0_1z } >> { celloutsig_0_3z[5:3], celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_1z[5], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z } >> { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_28z = { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_12z } >> _00_[9:1];
  assign celloutsig_0_39z = { celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_16z, _00_ } - { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_1_1z = { in_data[186:181], celloutsig_1_0z, celloutsig_1_0z } - in_data[156:149];
  assign celloutsig_1_8z = { celloutsig_1_1z[7:1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z } - in_data[123:112];
  assign celloutsig_0_24z = { celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_10z } - _00_[8:0];
  assign celloutsig_0_38z = { celloutsig_0_28z[6:4], celloutsig_0_19z, celloutsig_0_0z } ~^ { celloutsig_0_31z[1:0], celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_8z = { celloutsig_0_2z[4:1], celloutsig_0_6z };
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
