# FPGA_InsideOut_Session2
FIFO design, modelling, verification
