Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,14925.373134328358,catapult,CLB,73,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,367,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,76,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,419,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,FF,198,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,105,FF,237,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,532,FF,237,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,108,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,525,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,167,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,798,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,205,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,832,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,221,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,73,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,367,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,76,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,419,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,FF,198,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,104,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,532,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,108,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,525,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,167,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,798,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,205,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,832,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,221,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,73,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,367,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,76,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,419,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,FF,198,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,104,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,532,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,108,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,525,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,167,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,798,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,205,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,832,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,221,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,73,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,367,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,76,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,419,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,FF,198,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,104,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,532,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,108,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,525,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,167,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,798,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,205,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,832,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,FF,221,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,76,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,388,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,FF,143,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,143,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,143,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,74,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,388,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,156,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,118,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,555,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,FF,163,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,133,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,576,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,165,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,165,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,165,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,180,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,920,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,176,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,174,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,880,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,179,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,179,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,179,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,85,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,460,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,88,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,489,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,158,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,736,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,172,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,718,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,205,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,1033,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,265,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,265,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,207,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,1018,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,96,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,504,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,171,FF,210,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,249,FF,233,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1343,FF,233,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,85,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,460,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,88,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,489,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,158,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,736,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,172,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,718,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,205,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,1033,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,265,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,265,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,207,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,1018,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,85,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,460,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,88,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,489,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,158,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,736,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,172,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,718,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,205,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,1033,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,265,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,265,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,207,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,1018,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,85,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,460,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,88,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,489,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,FF,241,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,158,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,736,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,172,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,718,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,247,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,205,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,1033,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,265,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,1,FF,265,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,FF,265,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,207,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,1018,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,111,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,563,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,205,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,205,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,205,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,95,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,503,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,193,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,174,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,824,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,208,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,912,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,211,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,211,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,211,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,254,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,1340,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,231,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,1,FF,231,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,FF,231,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,250,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1341,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,FF,233,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,233,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,233,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,108,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,597,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,113,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,642,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,165,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,889,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,186,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,805,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,258,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,1370,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,301,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,1329,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,108,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,597,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,113,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,642,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,165,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,889,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,186,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,805,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,258,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,1370,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,301,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,1329,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,292,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,108,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,597,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,113,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,642,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,165,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,889,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,186,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,805,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,258,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,1370,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,301,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,1329,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,297,FF,253,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1564,FF,253,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,108,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,597,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,113,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,642,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,263,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,263,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,165,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,889,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,186,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,805,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,258,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,1370,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,302,FF,284,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,1329,FF,284,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,284,FF,284,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,1,FF,284,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,FF,284,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,194,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,113,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,609,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,FF,210,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,124,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,703,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,230,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,1,FF,230,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,FF,230,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,188,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,921,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,FF,237,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,1,FF,237,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,FF,237,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,198,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1017,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,238,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,1,FF,238,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,238,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,283,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,1456,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,FF,252,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,1,FF,252,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,FF,252,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,293,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1566,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,253,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,1,FF,253,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,FF,253,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4484.304932735426,catapult,CLB,231,FF,460,catapult_fpga_latency
Throughput,4484.304932735426,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4484.304932735426,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4484.304932735426,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4484.304932735426,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6493.506493506494,catapult,CLB,159,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,CLB,159,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6493.506493506494,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,119,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,113,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,572,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,434,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,1,FF,434,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,FF,434,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,93,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,441,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,5714.285714285715,catapult,CLB,178,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,LUT,755,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5714.285714285715,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,171,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,739,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,131,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,595,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,322,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,322,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,322,catapult_fpga_latency
Throughput,4424.778761061947,catapult,CLB,236,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4424.778761061947,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,262,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,1014,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,460,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,460,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,193,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,840,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,337,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,110,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,570,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,125,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,586,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,2,FF,326,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,FF,326,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,151,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,770,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,166,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,733,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,333,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,2,FF,333,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,333,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,199,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,1054,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,202,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,1033,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,2,FF,347,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,FF,347,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,164,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,803,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,415,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,415,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,415,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,128,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,695,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,313,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,CLB,235,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,LUT,1203,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,FF,422,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,DSP,3,FF,422,catapult_fpga_latency
Throughput,6024.096385542169,catapult,BRAM,0,FF,422,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,213,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,1019,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,320,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,3,FF,320,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,FF,320,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,282,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,1451,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,303,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,1450,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,436,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,3,FF,436,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,FF,436,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,284,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1360,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,334,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,334,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,334,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,91,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,92,FF,213,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,536,FF,213,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,213,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,117,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,684,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,2,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,150,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,753,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,248,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,248,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,248,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,207,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,999,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,2,FF,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,FF,293,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,222,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1187,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,FF,270,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,226,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1321,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,FF,313,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6097.560975609756,catapult,CLB,114,FF,324,catapult_fpga_latency
Throughput,6097.560975609756,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6097.560975609756,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6097.560975609756,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6097.560975609756,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,142,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,751,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,146,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,731,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,444,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,1,FF,444,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,444,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,118,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,623,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,324,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,324,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,324,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,204,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,886,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,201,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,885,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,451,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,1,FF,451,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,FF,451,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,137,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,722,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,329,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,1,FF,329,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,FF,329,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,252,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1201,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,468,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,468,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,468,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,280,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1203,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,467,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,1,FF,467,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,467,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,233,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,1052,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,345,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,1,FF,345,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,FF,345,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,107,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,611,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,112,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,633,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,357,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,2,FF,357,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,FF,357,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,210,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,978,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,200,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,896,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,283,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,1308,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,311,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,1302,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,378,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,2,FF,378,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,FF,378,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,CLB,168,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,LUT,950,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,FF,483,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,DSP,3,FF,483,catapult_fpga_latency
Throughput,6410.25641025641,catapult,BRAM,0,FF,483,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,134,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,777,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,3,FF,341,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,239,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,1264,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,459,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,3,FF,459,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,FF,459,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,213,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,1076,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,355,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,3,FF,355,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,FF,355,catapult_fpga_latency
Throughput,5747.126436781609,catapult,CLB,295,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,LUT,1700,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,FF,473,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,DSP,3,FF,473,catapult_fpga_latency
Throughput,5747.126436781609,catapult,BRAM,0,FF,473,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,400,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,1699,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,474,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,3,FF,474,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,FF,474,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,348,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1554,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,368,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,147,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,805,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,150,FF,266,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,806,FF,266,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,266,FF,266,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,266,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,266,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,176,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,920,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,FF,325,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,238,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1250,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,298,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,255,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1382,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,341,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,2,FF,341,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,FF,341,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,325,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,338,FF,314,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1861,FF,314,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,314,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,352,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2091,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,356,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,356,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,356,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,325,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1448,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7633.587786259542,catapult,CLB,252,FF,390,catapult_fpga_latency
Throughput,7633.587786259542,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7633.587786259542,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7633.587786259542,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7633.587786259542,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8771.929824561403,catapult,CLB,131,FF,383,catapult_fpga_latency
Throughput,8771.929824561403,catapult,LUT,757,FF,383,catapult_fpga_latency
Throughput,8771.929824561403,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8771.929824561403,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8771.929824561403,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,141,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,709,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,144,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,706,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,466,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,1,FF,466,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,FF,466,catapult_fpga_latency
Throughput,6849.315068493151,catapult,CLB,115,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,LUT,622,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,FF,346,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,DSP,1,FF,346,catapult_fpga_latency
Throughput,6849.315068493151,catapult,BRAM,0,FF,346,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,217,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,999,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,205,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,995,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,475,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,1,FF,475,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,FF,475,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,203,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,837,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,353,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,1,FF,353,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,FF,353,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,334,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,1452,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,329,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,1449,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,488,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,1,FF,488,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,FF,488,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,288,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1382,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,368,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,1,FF,368,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,368,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,153,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,866,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,132,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,756,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,383,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,2,FF,383,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,FF,383,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,258,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1208,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,228,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,1051,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,390,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,2,FF,390,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,FF,390,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,327,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,1662,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,316,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,1577,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,404,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,2,FF,404,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,FF,404,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,180,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,981,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,481,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,3,FF,481,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,FF,481,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,157,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,851,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,379,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,3,FF,379,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,FF,379,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,266,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1394,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,489,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,489,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,246,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,1259,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,386,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,3,FF,386,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,FF,386,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,392,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,1911,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,CLB,357,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,LUT,1905,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,FF,502,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,DSP,3,FF,502,catapult_fpga_latency
Throughput,5780.346820809248,catapult,BRAM,0,FF,502,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,357,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,1813,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,400,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,3,FF,400,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,FF,400,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,163,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,879,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,1,FF,351,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,FF,351,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,192,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1163,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,389,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,389,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,389,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,251,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1331,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,343,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,1,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,343,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,309,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1670,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,408,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,2,FF,408,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,FF,408,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,390,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2086,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,1,FF,362,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,FF,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,457,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2389,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,423,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,2,FF,423,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,FF,423,catapult_fpga_latency
Throughput,2469.135802469136,catapult,CLB,181,FF,760,catapult_fpga_latency
Throughput,2469.135802469136,catapult,LUT,832,FF,760,catapult_fpga_latency
Throughput,2469.135802469136,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,2469.135802469136,catapult,DSP,1,FF,760,catapult_fpga_latency
Throughput,2469.135802469136,catapult,BRAM,0,FF,760,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,LUT,878,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,LUT,821,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,CLB,118,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,LUT,549,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,FF,479,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,DSP,1,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,BRAM,0,FF,479,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,CLB,274,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,LUT,1114,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,275,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1104,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,288,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1096,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,CLB,169,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,LUT,710,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,DSP,1,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,BRAM,0,FF,485,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,CLB,376,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,LUT,1304,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2141.327623126338,catapult,CLB,262,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,LUT,1327,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,DSP,1,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,311,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,1246,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,CLB,270,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,LUT,966,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,DSP,1,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,BRAM,0,FF,503,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,184,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,883,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,751,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,CLB,129,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,LUT,703,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,DSP,2,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,253,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1173,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,761,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,2,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,761,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,CLB,195,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,LUT,829,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,DSP,2,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,BRAM,0,FF,498,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3424.6575342465753,catapult,CLB,284,FF,776,catapult_fpga_latency
Throughput,3424.6575342465753,catapult,LUT,1447,FF,776,catapult_fpga_latency
Throughput,3424.6575342465753,catapult,FF,776,FF,776,catapult_fpga_latency
Throughput,3424.6575342465753,catapult,DSP,2,FF,776,catapult_fpga_latency
Throughput,3424.6575342465753,catapult,BRAM,0,FF,776,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,CLB,244,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,LUT,1142,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,DSP,2,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,BRAM,0,FF,512,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,187,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,1028,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,708,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,197,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1035,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,748,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,188,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1045,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,729,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,729,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,169,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,911,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,527,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,527,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,CLB,261,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,LUT,1318,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,DSP,3,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,BRAM,0,FF,718,catapult_fpga_latency
Throughput,3215.434083601286,catapult,CLB,288,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,LUT,1368,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,DSP,3,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,BRAM,0,FF,757,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,CLB,273,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,LUT,1383,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,DSP,3,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,BRAM,0,FF,739,catapult_fpga_latency
Throughput,3676.470588235294,catapult,CLB,254,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,LUT,1303,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,FF,536,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,DSP,3,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,BRAM,0,FF,536,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,357,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1543,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,732,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,732,catapult_fpga_latency
Throughput,3257.328990228013,catapult,CLB,370,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,LUT,1634,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,DSP,3,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,345,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1522,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,752,catapult_fpga_latency
Throughput,3436.426116838488,catapult,CLB,313,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,LUT,1532,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,FF,550,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,DSP,3,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,BRAM,0,FF,550,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4694.835680751174,catapult,CLB,147,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,LUT,787,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,FF,566,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,DSP,4,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,BRAM,0,FF,566,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,221,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1012,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,573,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,4,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,573,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,CLB,287,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,LUT,1382,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,CLB,182,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,LUT,832,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,DSP,1,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,BRAM,0,FF,760,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,LUT,878,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,LUT,821,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,CLB,118,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,LUT,549,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,FF,479,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,DSP,1,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,BRAM,0,FF,479,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,CLB,274,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,LUT,1114,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,275,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1104,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,288,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1096,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,CLB,169,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,LUT,710,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,DSP,1,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,BRAM,0,FF,485,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,CLB,376,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,LUT,1304,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2141.327623126338,catapult,CLB,262,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,LUT,1327,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,DSP,1,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,311,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,1246,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,CLB,270,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,LUT,966,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,DSP,1,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,BRAM,0,FF,503,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,184,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,883,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,751,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,CLB,129,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,LUT,703,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,DSP,2,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,253,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1173,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,761,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,2,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,761,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,CLB,195,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,LUT,829,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,DSP,2,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,BRAM,0,FF,498,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,291,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1447,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,776,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,776,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,CLB,244,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,LUT,1142,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,DSP,2,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,BRAM,0,FF,512,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,187,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,1028,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,708,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,197,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1035,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,748,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,188,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1045,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,729,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,729,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,169,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,911,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,527,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,527,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,CLB,261,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,LUT,1318,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,DSP,3,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,BRAM,0,FF,718,catapult_fpga_latency
Throughput,3215.434083601286,catapult,CLB,288,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,LUT,1368,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,DSP,3,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,BRAM,0,FF,757,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,CLB,273,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,LUT,1383,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,DSP,3,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,BRAM,0,FF,739,catapult_fpga_latency
Throughput,3676.470588235294,catapult,CLB,254,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,LUT,1303,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,FF,536,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,DSP,3,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,BRAM,0,FF,536,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,357,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1543,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,732,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,732,catapult_fpga_latency
Throughput,3257.328990228013,catapult,CLB,370,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,LUT,1634,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,DSP,3,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,345,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1522,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,752,catapult_fpga_latency
Throughput,3436.426116838488,catapult,CLB,313,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,LUT,1532,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,FF,550,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,DSP,3,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,BRAM,0,FF,550,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4694.835680751174,catapult,CLB,147,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,LUT,787,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,FF,566,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,DSP,4,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,BRAM,0,FF,566,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,221,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1012,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,573,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,4,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,573,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,CLB,287,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,LUT,1382,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,CLB,182,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,LUT,832,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,DSP,1,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,BRAM,0,FF,760,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,LUT,878,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,LUT,821,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,CLB,118,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,LUT,549,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,FF,479,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,DSP,1,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,BRAM,0,FF,479,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,CLB,274,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,LUT,1114,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,275,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1104,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,288,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1096,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,CLB,169,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,LUT,710,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,DSP,1,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,BRAM,0,FF,485,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,CLB,376,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,LUT,1304,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2141.327623126338,catapult,CLB,262,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,LUT,1327,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,DSP,1,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,311,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,1246,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,CLB,270,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,LUT,966,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,DSP,1,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,BRAM,0,FF,503,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,184,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,883,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,751,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,CLB,129,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,LUT,703,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,DSP,2,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,253,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1173,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,761,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,2,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,761,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,CLB,195,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,LUT,829,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,DSP,2,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,BRAM,0,FF,498,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,291,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1447,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,776,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,776,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,CLB,244,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,LUT,1142,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,DSP,2,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,BRAM,0,FF,512,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,187,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,1028,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,708,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,197,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1035,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,748,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,188,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1045,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,729,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,729,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,169,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,911,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,527,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,527,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,CLB,261,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,LUT,1318,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,DSP,3,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,BRAM,0,FF,718,catapult_fpga_latency
Throughput,3215.434083601286,catapult,CLB,288,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,LUT,1368,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,DSP,3,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,BRAM,0,FF,757,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,CLB,273,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,LUT,1383,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,DSP,3,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,BRAM,0,FF,739,catapult_fpga_latency
Throughput,3676.470588235294,catapult,CLB,254,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,LUT,1303,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,FF,536,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,DSP,3,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,BRAM,0,FF,536,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,357,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1543,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,732,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,732,catapult_fpga_latency
Throughput,3257.328990228013,catapult,CLB,370,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,LUT,1634,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,DSP,3,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,345,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1522,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,752,catapult_fpga_latency
Throughput,3436.426116838488,catapult,CLB,313,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,LUT,1532,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,FF,550,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,DSP,3,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,BRAM,0,FF,550,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4694.835680751174,catapult,CLB,147,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,LUT,787,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,FF,566,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,DSP,4,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,BRAM,0,FF,566,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,221,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1012,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,573,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,4,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,573,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4566.2100456621,catapult,CLB,311,FF,591,catapult_fpga_latency
Throughput,4566.2100456621,catapult,LUT,1495,FF,591,catapult_fpga_latency
Throughput,4566.2100456621,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4566.2100456621,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4566.2100456621,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,CLB,287,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,LUT,1382,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,CLB,182,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,LUT,832,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,FF,760,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,DSP,1,FF,760,catapult_fpga_latency
Throughput,2525.2525252525256,catapult,BRAM,0,FF,760,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,LUT,878,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2597.4025974025976,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,CLB,183,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,LUT,821,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,DSP,1,FF,763,catapult_fpga_latency
Throughput,2512.5628140703516,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,CLB,118,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,LUT,549,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,FF,479,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,DSP,1,FF,479,catapult_fpga_latency
Throughput,2331.0023310023307,catapult,BRAM,0,FF,479,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,CLB,274,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,LUT,1114,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,1941.7475728155339,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,275,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1104,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,CLB,288,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,LUT,1096,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2024.2914979757086,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,CLB,169,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,LUT,710,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,FF,485,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,DSP,1,FF,485,catapult_fpga_latency
Throughput,2325.5813953488373,catapult,BRAM,0,FF,485,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,CLB,376,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,LUT,1304,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,1945.5252918287936,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2141.327623126338,catapult,CLB,262,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,LUT,1327,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,DSP,1,FF,785,catapult_fpga_latency
Throughput,2141.327623126338,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,2057.61316872428,catapult,CLB,311,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,LUT,1246,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,DSP,1,FF,787,catapult_fpga_latency
Throughput,2057.61316872428,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,CLB,270,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,LUT,966,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,DSP,1,FF,503,catapult_fpga_latency
Throughput,1828.1535648994518,catapult,BRAM,0,FF,503,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,CLB,193,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,LUT,952,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,FF,753,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,DSP,2,FF,753,catapult_fpga_latency
Throughput,3344.4816053511704,catapult,BRAM,0,FF,753,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,184,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,883,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,751,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,751,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,751,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,CLB,129,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,LUT,703,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,DSP,2,FF,491,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,274,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1243,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,763,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,763,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,763,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,253,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1173,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,761,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,2,FF,761,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,761,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,CLB,195,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,LUT,829,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,FF,498,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,DSP,2,FF,498,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,BRAM,0,FF,498,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,326,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,1432,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,2,FF,772,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,291,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1447,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,776,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,2,FF,776,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,776,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,CLB,244,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,LUT,1142,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,DSP,2,FF,512,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,BRAM,0,FF,512,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,CLB,187,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,LUT,1028,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,FF,708,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,DSP,3,FF,708,catapult_fpga_latency
Throughput,3623.1884057971015,catapult,BRAM,0,FF,708,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,197,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1035,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,748,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,748,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,748,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,188,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1045,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,729,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,729,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,729,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,169,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,911,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,527,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,527,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,527,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,CLB,261,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,LUT,1318,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,FF,718,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,DSP,3,FF,718,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,BRAM,0,FF,718,catapult_fpga_latency
Throughput,3215.434083601286,catapult,CLB,288,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,LUT,1368,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,FF,757,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,DSP,3,FF,757,catapult_fpga_latency
Throughput,3215.434083601286,catapult,BRAM,0,FF,757,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,CLB,273,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,LUT,1383,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,FF,739,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,DSP,3,FF,739,catapult_fpga_latency
Throughput,3367.0033670033667,catapult,BRAM,0,FF,739,catapult_fpga_latency
Throughput,3676.470588235294,catapult,CLB,254,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,LUT,1303,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,FF,536,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,DSP,3,FF,536,catapult_fpga_latency
Throughput,3676.470588235294,catapult,BRAM,0,FF,536,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,357,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,1543,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,732,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,3,FF,732,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,FF,732,catapult_fpga_latency
Throughput,3257.328990228013,catapult,CLB,370,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,LUT,1634,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,DSP,3,FF,772,catapult_fpga_latency
Throughput,3257.328990228013,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,CLB,345,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,LUT,1522,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,FF,752,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,DSP,3,FF,752,catapult_fpga_latency
Throughput,3086.4197530864194,catapult,BRAM,0,FF,752,catapult_fpga_latency
Throughput,3436.426116838488,catapult,CLB,313,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,LUT,1532,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,FF,550,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,DSP,3,FF,550,catapult_fpga_latency
Throughput,3436.426116838488,catapult,BRAM,0,FF,550,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,154,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,768,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,565,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,4,FF,565,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,FF,565,catapult_fpga_latency
Throughput,4694.835680751174,catapult,CLB,147,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,LUT,787,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,FF,566,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,DSP,4,FF,566,catapult_fpga_latency
Throughput,4694.835680751174,catapult,BRAM,0,FF,566,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,CLB,210,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,LUT,1051,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,DSP,4,FF,576,catapult_fpga_latency
Throughput,4608.294930875576,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,221,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,1012,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,573,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,4,FF,573,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,FF,573,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,303,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,1496,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,CLB,287,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,LUT,1382,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,FF,591,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,DSP,4,FF,591,catapult_fpga_latency
Throughput,4672.897196261682,catapult,BRAM,0,FF,591,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,CLB,205,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,LUT,1061,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,CLB,196,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,LUT,963,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,DSP,1,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,BRAM,0,FF,766,catapult_fpga_latency
Throughput,2403.846153846154,catapult,CLB,236,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,LUT,1091,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2457.002457002457,catapult,CLB,158,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,LUT,792,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,DSP,1,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,BRAM,0,FF,486,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,CLB,302,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,LUT,1263,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,DSP,1,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,298,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,1272,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2242.152466367713,catapult,CLB,285,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,LUT,1283,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,CLB,208,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,LUT,885,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,DSP,1,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,CLB,347,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,CLB,357,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,CLB,360,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,LUT,1642,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,DSP,1,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,287,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1335,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,511,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,511,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,203,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1111,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,783,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,783,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,161,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,760,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,521,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,521,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,264,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1345,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,194,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1021,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,526,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,526,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,358,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,1739,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,267,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1340,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,539,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,539,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,227,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1299,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,759,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,234,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1342,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,3,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,230,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1364,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,3,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,162,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,897,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,537,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,537,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,327,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1526,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,337,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1645,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,807,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,329,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1561,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,276,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1357,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,544,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,3,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,544,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,399,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1924,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,413,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1988,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,824,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,CLB,409,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,LUT,1914,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,328,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1613,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,560,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,560,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4651.162790697675,catapult,CLB,176,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,LUT,897,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,FF,580,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,DSP,4,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,BRAM,0,FF,580,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,CLB,236,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,LUT,1238,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,CLB,332,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,LUT,1625,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,CLB,205,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,LUT,1061,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,CLB,196,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,LUT,963,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,DSP,1,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,BRAM,0,FF,766,catapult_fpga_latency
Throughput,2403.846153846154,catapult,CLB,236,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,LUT,1091,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2457.002457002457,catapult,CLB,158,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,LUT,792,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,DSP,1,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,BRAM,0,FF,486,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,CLB,302,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,LUT,1263,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,DSP,1,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,298,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,1272,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2242.152466367713,catapult,CLB,285,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,LUT,1283,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,CLB,208,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,LUT,885,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,DSP,1,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,CLB,347,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,CLB,360,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,CLB,360,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,LUT,1642,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,DSP,1,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,287,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1335,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,511,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,511,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,203,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1111,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,783,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,783,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,161,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,760,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,521,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,521,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,264,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1345,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,194,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1021,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,526,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,526,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,358,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,1739,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,267,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1340,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,539,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,539,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,227,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1299,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,759,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,234,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1342,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,3,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,230,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1364,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,3,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,162,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,897,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,537,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,537,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,327,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1526,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,337,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1645,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,807,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,329,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1561,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,276,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1357,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,544,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,3,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,544,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,399,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1924,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,413,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1988,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,824,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,CLB,409,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,LUT,1914,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,328,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1613,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,560,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,560,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4651.162790697675,catapult,CLB,176,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,LUT,897,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,FF,580,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,DSP,4,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,BRAM,0,FF,580,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,CLB,236,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,LUT,1238,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,CLB,332,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,LUT,1625,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,CLB,205,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,LUT,1061,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,CLB,196,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,LUT,963,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,DSP,1,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,BRAM,0,FF,766,catapult_fpga_latency
Throughput,2403.846153846154,catapult,CLB,236,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,LUT,1091,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2457.002457002457,catapult,CLB,158,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,LUT,792,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,DSP,1,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,BRAM,0,FF,486,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,CLB,302,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,LUT,1263,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,DSP,1,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,298,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,1272,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2242.152466367713,catapult,CLB,285,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,LUT,1283,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,CLB,208,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,LUT,885,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,DSP,1,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,CLB,347,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,CLB,360,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2212.3893805309735,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,CLB,360,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,LUT,1642,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,DSP,1,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,287,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1335,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,511,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,511,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,203,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1111,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,783,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,783,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,161,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,760,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,521,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,521,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,264,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1345,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,194,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1021,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,526,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,526,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,358,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,1739,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,267,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1340,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,539,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,539,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,227,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1299,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,759,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,234,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1342,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,3,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,230,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1364,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,3,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,162,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,897,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,537,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,537,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,327,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1526,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,337,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1645,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,807,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,329,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1561,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,276,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1357,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,544,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,3,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,544,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,399,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1924,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,413,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1988,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,824,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,CLB,409,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,LUT,1914,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,328,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1613,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,560,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,560,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4651.162790697675,catapult,CLB,176,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,LUT,897,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,FF,580,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,DSP,4,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,BRAM,0,FF,580,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,CLB,236,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,LUT,1238,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,CLB,332,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,LUT,1625,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,CLB,205,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,LUT,1061,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,FF,769,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,DSP,1,FF,769,catapult_fpga_latency
Throughput,2298.8505747126437,catapult,BRAM,0,FF,769,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,CLB,196,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,LUT,963,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,FF,766,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,DSP,1,FF,766,catapult_fpga_latency
Throughput,2409.6385542168673,catapult,BRAM,0,FF,766,catapult_fpga_latency
Throughput,2403.846153846154,catapult,CLB,236,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,LUT,1091,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,FF,772,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,DSP,1,FF,772,catapult_fpga_latency
Throughput,2403.846153846154,catapult,BRAM,0,FF,772,catapult_fpga_latency
Throughput,2457.002457002457,catapult,CLB,158,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,LUT,792,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,FF,486,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,DSP,1,FF,486,catapult_fpga_latency
Throughput,2457.002457002457,catapult,BRAM,0,FF,486,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,CLB,302,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,LUT,1263,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,DSP,1,FF,779,catapult_fpga_latency
Throughput,2450.9803921568628,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,2283.10502283105,catapult,CLB,298,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,LUT,1272,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,FF,775,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,DSP,1,FF,775,catapult_fpga_latency
Throughput,2283.10502283105,catapult,BRAM,0,FF,775,catapult_fpga_latency
Throughput,2242.152466367713,catapult,CLB,285,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,LUT,1283,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,DSP,1,FF,782,catapult_fpga_latency
Throughput,2242.152466367713,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,CLB,208,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,LUT,885,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,FF,491,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,DSP,1,FF,491,catapult_fpga_latency
Throughput,2375.2969121140145,catapult,BRAM,0,FF,491,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,CLB,347,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2036.6598778004072,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,CLB,357,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,LUT,1601,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,CLB,360,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,LUT,1642,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,DSP,1,FF,792,catapult_fpga_latency
Throughput,2159.8272138228945,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,1996.007984031936,catapult,CLB,287,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,LUT,1335,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,FF,511,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,DSP,1,FF,511,catapult_fpga_latency
Throughput,1996.007984031936,catapult,BRAM,0,FF,511,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,245,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1323,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,784,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,784,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,203,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1111,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,783,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,2,FF,783,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,783,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,161,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,760,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,521,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,2,FF,521,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,FF,521,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,338,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1674,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,792,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,2,FF,792,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,792,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,264,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1345,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,CLB,194,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,LUT,1021,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,FF,526,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,DSP,2,FF,526,catapult_fpga_latency
Throughput,3558.7188612099644,catapult,BRAM,0,FF,526,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,396,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,1950,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,CLB,358,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,LUT,1739,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,DSP,2,FF,801,catapult_fpga_latency
Throughput,3533.5689045936397,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,2747.252747252747,catapult,CLB,267,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,LUT,1340,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,FF,539,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,DSP,2,FF,539,catapult_fpga_latency
Throughput,2747.252747252747,catapult,BRAM,0,FF,539,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,227,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1299,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,759,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,3,FF,759,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,759,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,CLB,234,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,LUT,1342,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,DSP,3,FF,799,catapult_fpga_latency
Throughput,3460.2076124567475,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,CLB,230,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,LUT,1364,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,FF,782,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,DSP,3,FF,782,catapult_fpga_latency
Throughput,3496.5034965034965,catapult,BRAM,0,FF,782,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,162,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,897,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,537,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,537,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,537,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,327,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1526,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,337,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1645,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,807,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,807,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,CLB,329,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,LUT,1561,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,3448.2758620689656,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,276,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,1357,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,544,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,3,FF,544,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,FF,544,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,399,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,1924,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,785,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,3,FF,785,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,FF,785,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,CLB,413,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,LUT,1988,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,FF,824,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,DSP,3,FF,824,catapult_fpga_latency
Throughput,3322.2591362126245,catapult,BRAM,0,FF,824,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,CLB,409,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,LUT,1914,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,3289.4736842105262,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,CLB,328,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,LUT,1613,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,FF,560,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,DSP,3,FF,560,catapult_fpga_latency
Throughput,3521.1267605633802,catapult,BRAM,0,FF,560,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,181,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,885,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,581,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,4,FF,581,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,FF,581,catapult_fpga_latency
Throughput,4651.162790697675,catapult,CLB,176,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,LUT,897,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,FF,580,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,DSP,4,FF,580,catapult_fpga_latency
Throughput,4651.162790697675,catapult,BRAM,0,FF,580,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,CLB,272,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,LUT,1290,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4545.454545454545,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,CLB,236,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,LUT,1238,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,FF,586,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,DSP,4,FF,586,catapult_fpga_latency
Throughput,4587.155963302752,catapult,BRAM,0,FF,586,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,313,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,1627,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,CLB,332,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,LUT,1625,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,FF,604,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,DSP,4,FF,604,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,BRAM,0,FF,604,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,284,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,1538,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,794,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,794,catapult_fpga_latency
Throughput,2262.443438914027,catapult,CLB,290,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,LUT,1537,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,CLB,273,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,LUT,1489,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,DSP,1,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,2500.0,catapult,CLB,160,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,LUT,769,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,FF,508,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,DSP,1,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,BRAM,0,FF,508,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,CLB,312,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,LUT,1376,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,FF,802,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,DSP,1,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,BRAM,0,FF,802,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,CLB,303,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,LUT,1373,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,DSP,1,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,2217.294900221729,catapult,CLB,325,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,LUT,1379,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,DSP,1,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,BRAM,0,FF,805,catapult_fpga_latency
Throughput,2358.490566037736,catapult,CLB,214,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,LUT,972,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,FF,515,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,DSP,1,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,BRAM,0,FF,515,catapult_fpga_latency
Throughput,2092.050209205021,catapult,CLB,371,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,LUT,1710,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,398,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1740,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,CLB,369,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,LUT,1689,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,FF,812,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,DSP,1,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,BRAM,0,FF,812,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,345,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1479,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,529,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,529,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,248,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,1255,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,2,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,806,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,CLB,167,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,LUT,890,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,FF,546,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,DSP,2,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,BRAM,0,FF,546,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,350,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1654,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,230,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1172,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,553,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,553,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2890.173410404624,catapult,CLB,430,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,LUT,2026,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,FF,831,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,DSP,2,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,BRAM,0,FF,831,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,CLB,367,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,LUT,1660,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,FF,568,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,DSP,2,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,BRAM,0,FF,568,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,336,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,1835,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,758,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,CLB,374,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,LUT,2062,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,DSP,3,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,CLB,314,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,LUT,1887,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,FF,778,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,DSP,3,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,BRAM,0,FF,778,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,CLB,247,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,LUT,1305,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,DSP,3,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,417,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,2099,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,436,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2271,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,470,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2300,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,2967.359050445104,catapult,CLB,307,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,LUT,1630,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,FF,585,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,DSP,3,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,BRAM,0,FF,585,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,CLB,556,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,LUT,2763,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,DSP,3,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,566,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2868,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,584,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2818,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,798,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,798,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,390,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,2088,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,597,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,597,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,227,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,1221,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,626,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,4,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,FF,626,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,CLB,298,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,LUT,1562,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,FF,634,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,DSP,4,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,BRAM,0,FF,634,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,458,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,2170,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,647,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,4,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,647,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,284,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,1538,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,794,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,794,catapult_fpga_latency
Throughput,2262.443438914027,catapult,CLB,290,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,LUT,1537,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,CLB,273,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,LUT,1489,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,DSP,1,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,2500.0,catapult,CLB,160,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,LUT,769,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,FF,508,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,DSP,1,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,BRAM,0,FF,508,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,CLB,312,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,LUT,1376,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,FF,802,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,DSP,1,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,BRAM,0,FF,802,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,CLB,303,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,LUT,1373,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,DSP,1,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,2217.294900221729,catapult,CLB,325,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,LUT,1379,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,DSP,1,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,BRAM,0,FF,805,catapult_fpga_latency
Throughput,2358.490566037736,catapult,CLB,214,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,LUT,972,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,FF,515,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,DSP,1,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,BRAM,0,FF,515,catapult_fpga_latency
Throughput,2092.050209205021,catapult,CLB,371,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,LUT,1710,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,398,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1740,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,CLB,369,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,LUT,1689,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,FF,812,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,DSP,1,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,BRAM,0,FF,812,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,345,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1479,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,529,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,529,catapult_fpga_latency
Throughput,3861.003861003861,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3861.003861003861,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3861.003861003861,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3861.003861003861,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3861.003861003861,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,248,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,1255,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,2,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,806,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,CLB,167,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,LUT,890,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,FF,546,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,DSP,2,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,BRAM,0,FF,546,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,350,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1654,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,230,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1172,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,553,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,553,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2890.173410404624,catapult,CLB,430,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,LUT,2026,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,FF,831,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,DSP,2,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,BRAM,0,FF,831,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,CLB,367,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,LUT,1660,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,FF,568,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,DSP,2,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,BRAM,0,FF,568,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,336,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,1835,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,758,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,CLB,374,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,LUT,2062,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,DSP,3,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,CLB,314,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,LUT,1887,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,FF,778,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,DSP,3,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,BRAM,0,FF,778,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,CLB,247,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,LUT,1305,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,DSP,3,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,417,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,2099,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,436,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2271,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,470,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2300,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,2967.359050445104,catapult,CLB,307,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,LUT,1630,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,FF,585,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,DSP,3,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,BRAM,0,FF,585,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,CLB,556,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,LUT,2763,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,DSP,3,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,566,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2868,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,584,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2818,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,798,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,798,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,390,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,2088,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,597,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,597,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,227,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,1221,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,626,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,4,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,FF,626,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,CLB,298,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,LUT,1562,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,FF,634,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,DSP,4,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,BRAM,0,FF,634,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,458,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,2170,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,647,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,4,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,647,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,284,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,1538,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,794,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,794,catapult_fpga_latency
Throughput,2262.443438914027,catapult,CLB,290,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,LUT,1537,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,CLB,273,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,LUT,1489,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,DSP,1,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,2500.0,catapult,CLB,160,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,LUT,769,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,FF,508,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,DSP,1,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,BRAM,0,FF,508,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,CLB,312,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,LUT,1376,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,FF,802,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,DSP,1,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,BRAM,0,FF,802,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,CLB,303,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,LUT,1373,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,DSP,1,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,2217.294900221729,catapult,CLB,325,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,LUT,1379,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,DSP,1,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,BRAM,0,FF,805,catapult_fpga_latency
Throughput,2358.490566037736,catapult,CLB,214,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,LUT,972,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,FF,515,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,DSP,1,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,BRAM,0,FF,515,catapult_fpga_latency
Throughput,2092.050209205021,catapult,CLB,371,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,LUT,1710,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,398,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1740,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,CLB,369,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,LUT,1689,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,FF,812,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,DSP,1,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,BRAM,0,FF,812,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,345,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1479,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,529,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,529,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,248,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,1255,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,2,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,806,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,CLB,167,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,LUT,890,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,FF,546,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,DSP,2,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,BRAM,0,FF,546,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,350,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1654,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,230,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1172,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,553,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,553,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2890.173410404624,catapult,CLB,430,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,LUT,2026,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,FF,831,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,DSP,2,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,BRAM,0,FF,831,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,CLB,367,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,LUT,1660,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,FF,568,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,DSP,2,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,BRAM,0,FF,568,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,336,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,1835,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,758,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,CLB,374,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,LUT,2062,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,DSP,3,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,CLB,314,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,LUT,1887,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,FF,778,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,DSP,3,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,BRAM,0,FF,778,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,CLB,247,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,LUT,1305,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,DSP,3,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,417,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,2099,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,436,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2271,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,470,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2300,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,2967.359050445104,catapult,CLB,307,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,LUT,1630,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,FF,585,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,DSP,3,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,BRAM,0,FF,585,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,CLB,556,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,LUT,2763,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,DSP,3,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,566,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2868,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,584,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2818,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,798,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,798,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,390,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,2088,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,597,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,597,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,4000.0,catapult,CLB,265,FF,646,catapult_fpga_latency
Throughput,4000.0,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,4000.0,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,4000.0,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,4000.0,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,227,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,1221,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,626,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,4,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,FF,626,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,CLB,298,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,LUT,1562,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,FF,634,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,DSP,4,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,BRAM,0,FF,634,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,458,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,2170,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,647,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,4,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,647,catapult_fpga_latency
Throughput,2336.448598130841,catapult,CLB,284,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,LUT,1538,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,FF,794,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,DSP,1,FF,794,catapult_fpga_latency
Throughput,2336.448598130841,catapult,BRAM,0,FF,794,catapult_fpga_latency
Throughput,2262.443438914027,catapult,CLB,290,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,LUT,1537,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,FF,791,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,DSP,1,FF,791,catapult_fpga_latency
Throughput,2262.443438914027,catapult,BRAM,0,FF,791,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,CLB,273,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,LUT,1489,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,DSP,1,FF,797,catapult_fpga_latency
Throughput,2341.9203747072597,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,2500.0,catapult,CLB,160,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,LUT,769,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,FF,508,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,DSP,1,FF,508,catapult_fpga_latency
Throughput,2500.0,catapult,BRAM,0,FF,508,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,CLB,312,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,LUT,1376,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,FF,802,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,DSP,1,FF,802,catapult_fpga_latency
Throughput,2087.6826722338205,catapult,BRAM,0,FF,802,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,CLB,303,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,LUT,1373,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,FF,799,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,DSP,1,FF,799,catapult_fpga_latency
Throughput,2004.0080160320642,catapult,BRAM,0,FF,799,catapult_fpga_latency
Throughput,2217.294900221729,catapult,CLB,325,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,LUT,1379,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,FF,805,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,DSP,1,FF,805,catapult_fpga_latency
Throughput,2217.294900221729,catapult,BRAM,0,FF,805,catapult_fpga_latency
Throughput,2358.490566037736,catapult,CLB,214,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,LUT,972,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,FF,515,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,DSP,1,FF,515,catapult_fpga_latency
Throughput,2358.490566037736,catapult,BRAM,0,FF,515,catapult_fpga_latency
Throughput,2092.050209205021,catapult,CLB,371,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,LUT,1710,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2092.050209205021,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,CLB,398,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,LUT,1740,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,FF,810,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,DSP,1,FF,810,catapult_fpga_latency
Throughput,2040.8163265306123,catapult,BRAM,0,FF,810,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,CLB,369,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,LUT,1689,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,FF,812,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,DSP,1,FF,812,catapult_fpga_latency
Throughput,1862.1973929236497,catapult,BRAM,0,FF,812,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,CLB,345,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,LUT,1479,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,FF,529,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,DSP,1,FF,529,catapult_fpga_latency
Throughput,1960.7843137254902,catapult,BRAM,0,FF,529,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,259,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,1436,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,830,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,2,FF,830,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,FF,830,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,248,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,1255,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,806,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,2,FF,806,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,FF,806,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,CLB,167,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,LUT,890,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,FF,546,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,DSP,2,FF,546,catapult_fpga_latency
Throughput,3610.1083032490974,catapult,BRAM,0,FF,546,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,CLB,383,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,LUT,1869,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,FF,835,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,DSP,2,FF,835,catapult_fpga_latency
Throughput,3389.830508474576,catapult,BRAM,0,FF,835,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,350,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1654,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,815,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,815,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,CLB,230,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,LUT,1172,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,FF,553,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,DSP,2,FF,553,catapult_fpga_latency
Throughput,3355.7046979865772,catapult,BRAM,0,FF,553,catapult_fpga_latency
Throughput,2976.190476190476,catapult,CLB,479,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2976.190476190476,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2967.359050445104,catapult,CLB,482,FF,847,catapult_fpga_latency
Throughput,2967.359050445104,catapult,LUT,2258,FF,847,catapult_fpga_latency
Throughput,2967.359050445104,catapult,FF,847,FF,847,catapult_fpga_latency
Throughput,2967.359050445104,catapult,DSP,2,FF,847,catapult_fpga_latency
Throughput,2967.359050445104,catapult,BRAM,0,FF,847,catapult_fpga_latency
Throughput,2890.173410404624,catapult,CLB,430,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,LUT,2026,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,FF,831,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,DSP,2,FF,831,catapult_fpga_latency
Throughput,2890.173410404624,catapult,BRAM,0,FF,831,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,CLB,367,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,LUT,1660,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,FF,568,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,DSP,2,FF,568,catapult_fpga_latency
Throughput,2949.8525073746314,catapult,BRAM,0,FF,568,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,336,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,1835,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,758,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,758,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,758,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,CLB,374,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,LUT,2062,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,FF,797,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,DSP,3,FF,797,catapult_fpga_latency
Throughput,3012.0481927710844,catapult,BRAM,0,FF,797,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,CLB,314,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,LUT,1887,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,FF,778,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,DSP,3,FF,778,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,BRAM,0,FF,778,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,CLB,247,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,LUT,1305,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,FF,576,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,DSP,3,FF,576,catapult_fpga_latency
Throughput,3067.4846625766872,catapult,BRAM,0,FF,576,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,417,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,2099,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,768,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,3,FF,768,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,FF,768,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,436,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2271,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,804,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,804,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,CLB,470,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,LUT,2300,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,FF,787,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,DSP,3,FF,787,catapult_fpga_latency
Throughput,2906.9767441860463,catapult,BRAM,0,FF,787,catapult_fpga_latency
Throughput,2967.359050445104,catapult,CLB,307,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,LUT,1630,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,FF,585,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,DSP,3,FF,585,catapult_fpga_latency
Throughput,2967.359050445104,catapult,BRAM,0,FF,585,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,CLB,556,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,LUT,2763,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,FF,779,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,DSP,3,FF,779,catapult_fpga_latency
Throughput,3184.7133757961783,catapult,BRAM,0,FF,779,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,566,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2868,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,3048.780487804878,catapult,CLB,584,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,LUT,2818,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,FF,798,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,DSP,3,FF,798,catapult_fpga_latency
Throughput,3048.780487804878,catapult,BRAM,0,FF,798,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,CLB,390,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,LUT,2088,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,FF,597,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,DSP,3,FF,597,catapult_fpga_latency
Throughput,3021.1480362537764,catapult,BRAM,0,FF,597,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,262,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,1459,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,646,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,4,FF,646,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,FF,646,catapult_fpga_latency
Throughput,4629.62962962963,catapult,CLB,227,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,LUT,1221,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,FF,626,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,DSP,4,FF,626,catapult_fpga_latency
Throughput,4629.62962962963,catapult,BRAM,0,FF,626,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,381,FF,653,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,1959,FF,653,catapult_fpga_latency
Throughput,3906.25,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,386,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,1956,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,653,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,4,FF,653,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,FF,653,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,CLB,298,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,LUT,1562,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,FF,634,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,DSP,4,FF,634,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,BRAM,0,FF,634,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,CLB,474,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,LUT,2489,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,FF,666,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,DSP,4,FF,666,catapult_fpga_latency
Throughput,4081.6326530612246,catapult,BRAM,0,FF,666,catapult_fpga_latency
Throughput,4032.258064516129,catapult,CLB,458,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,LUT,2170,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,FF,647,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,DSP,4,FF,647,catapult_fpga_latency
Throughput,4032.258064516129,catapult,BRAM,0,FF,647,catapult_fpga_latency
Throughput,763.3587786259542,catapult,CLB,285,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,LUT,1451,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,DSP,1,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,744.6016381236038,catapult,CLB,264,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,LUT,1391,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,DSP,1,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,BRAM,0,FF,1407,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,301,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,1507,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,833.3333333333334,catapult,CLB,233,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,LUT,1053,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,DSP,1,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,812.3476848090983,catapult,CLB,171,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,LUT,611,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,DSP,1,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,674.3088334457182,catapult,CLB,462,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,LUT,1884,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,FF,1470,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,DSP,1,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,BRAM,0,FF,1470,catapult_fpga_latency
Throughput,688.7052341597796,catapult,CLB,419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,LUT,1882,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,FF,1419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,DSP,1,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,BRAM,0,FF,1419,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,447,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,1840,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,1,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,678.4260515603798,catapult,CLB,440,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,LUT,1655,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,DSP,1,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,606.7961165048544,catapult,CLB,224,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,LUT,743,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,588.5815185403178,catapult,CLB,438,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,LUT,1878,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,FF,1480,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,DSP,1,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,BRAM,0,FF,1480,catapult_fpga_latency
Throughput,640.6149903907751,catapult,CLB,459,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,LUT,1726,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,598.4440454817475,catapult,CLB,478,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,LUT,1901,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,DSP,1,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,780.64012490242,catapult,CLB,387,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,LUT,1481,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,FF,1426,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,DSP,1,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,BRAM,0,FF,1426,catapult_fpga_latency
Throughput,727.802037845706,catapult,CLB,313,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,LUT,999,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,DSP,1,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,BRAM,0,FF,826,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,297,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1534,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,299,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1535,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,318,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,1611,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,1402,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,1402,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,262,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,1254,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,CLB,205,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,LUT,816,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,FF,811,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,DSP,2,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,BRAM,0,FF,811,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,CLB,405,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,417,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,CLB,408,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,LUT,1855,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,CLB,400,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,LUT,1726,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,245,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,937,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,CLB,493,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,LUT,2023,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,451,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,2022,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1216.54501216545,catapult,CLB,437,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,LUT,2091,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,DSP,2,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,BRAM,0,FF,1430,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,CLB,354,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,LUT,1723,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,FF,1418,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,DSP,2,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,BRAM,0,FF,1418,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,306,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1280,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,832,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,832,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,328,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,1638,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,3,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,1231,catapult_fpga_latency
Throughput,1234.567901234568,catapult,CLB,285,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,LUT,1434,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,FF,1236,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,DSP,3,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,BRAM,0,FF,1236,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,280,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1512,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1234,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,CLB,287,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,LUT,1528,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,FF,1232,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,DSP,3,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,BRAM,0,FF,1232,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,CLB,245,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,LUT,1211,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,DSP,3,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,427,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1938,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,380,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1958,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1249,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1249,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,384,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,1980,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,3,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1246,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,409,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1978,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1245,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1245,catapult_fpga_latency
Throughput,1141.552511415525,catapult,CLB,288,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,LUT,1431,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,FF,858,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,DSP,3,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,BRAM,0,FF,858,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,436,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1956,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1256,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1256,catapult_fpga_latency
Throughput,1201.923076923077,catapult,CLB,504,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,LUT,2055,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,FF,1260,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,DSP,3,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,BRAM,0,FF,1260,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,CLB,463,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,LUT,2104,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,CLB,444,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,LUT,2115,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,CLB,413,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,LUT,1740,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,384,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,CLB,318,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,LUT,1623,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,CLB,189,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,LUT,922,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,FF,893,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,DSP,4,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,BRAM,0,FF,893,catapult_fpga_latency
Throughput,1589.825119236884,catapult,CLB,436,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,406,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1923,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,241,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1110,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,CLB,502,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,CLB,541,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,LUT,2302,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,FF,1453,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,DSP,4,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,BRAM,0,FF,1453,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,CLB,343,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,LUT,1490,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,FF,916,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,DSP,4,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,BRAM,0,FF,916,catapult_fpga_latency
Throughput,763.3587786259542,catapult,CLB,285,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,LUT,1451,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,DSP,1,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,744.6016381236038,catapult,CLB,264,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,LUT,1391,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,DSP,1,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,BRAM,0,FF,1407,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,301,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,1507,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,833.3333333333334,catapult,CLB,233,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,LUT,1053,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,DSP,1,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,812.3476848090983,catapult,CLB,171,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,LUT,611,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,DSP,1,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,674.3088334457182,catapult,CLB,462,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,LUT,1884,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,FF,1470,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,DSP,1,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,BRAM,0,FF,1470,catapult_fpga_latency
Throughput,688.7052341597796,catapult,CLB,419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,LUT,1882,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,FF,1419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,DSP,1,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,BRAM,0,FF,1419,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,447,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,1840,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,1,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,678.4260515603798,catapult,CLB,440,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,LUT,1655,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,DSP,1,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,606.7961165048544,catapult,CLB,224,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,LUT,743,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,588.5815185403178,catapult,CLB,438,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,LUT,1878,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,FF,1480,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,DSP,1,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,BRAM,0,FF,1480,catapult_fpga_latency
Throughput,640.6149903907751,catapult,CLB,459,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,LUT,1726,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,598.4440454817475,catapult,CLB,478,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,LUT,1901,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,DSP,1,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,780.64012490242,catapult,CLB,387,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,LUT,1481,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,FF,1426,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,DSP,1,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,BRAM,0,FF,1426,catapult_fpga_latency
Throughput,727.802037845706,catapult,CLB,313,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,LUT,999,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,DSP,1,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,BRAM,0,FF,826,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,297,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1534,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,299,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1535,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,318,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,1611,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,1402,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,1402,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,262,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,1254,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,CLB,205,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,LUT,816,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,FF,811,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,DSP,2,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,BRAM,0,FF,811,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,CLB,405,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,417,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,CLB,408,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,LUT,1855,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,CLB,400,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,LUT,1726,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,245,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,937,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,CLB,487,FF,1423,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,LUT,2022,FF,1423,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,451,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,2022,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1216.54501216545,catapult,CLB,437,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,LUT,2091,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,DSP,2,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,BRAM,0,FF,1430,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,CLB,354,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,LUT,1723,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,FF,1418,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,DSP,2,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,BRAM,0,FF,1418,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,306,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1280,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,832,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,832,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,328,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,1638,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,3,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,1231,catapult_fpga_latency
Throughput,1234.567901234568,catapult,CLB,285,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,LUT,1434,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,FF,1236,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,DSP,3,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,BRAM,0,FF,1236,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,280,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1512,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1234,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,CLB,287,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,LUT,1528,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,FF,1232,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,DSP,3,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,BRAM,0,FF,1232,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,CLB,245,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,LUT,1211,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,DSP,3,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,427,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1938,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,380,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1958,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1249,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1249,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,384,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,1980,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,3,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1246,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,409,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1978,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1245,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1245,catapult_fpga_latency
Throughput,1141.552511415525,catapult,CLB,288,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,LUT,1431,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,FF,858,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,DSP,3,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,BRAM,0,FF,858,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,436,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1956,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1256,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1256,catapult_fpga_latency
Throughput,1201.923076923077,catapult,CLB,504,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,LUT,2055,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,FF,1260,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,DSP,3,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,BRAM,0,FF,1260,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,CLB,463,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,LUT,2104,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,CLB,444,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,LUT,2115,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,CLB,413,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,LUT,1740,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,384,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,CLB,318,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,LUT,1623,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,CLB,189,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,LUT,922,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,FF,893,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,DSP,4,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,BRAM,0,FF,893,catapult_fpga_latency
Throughput,1589.825119236884,catapult,CLB,436,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,406,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1923,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,241,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1110,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,CLB,502,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,CLB,541,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,LUT,2302,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,FF,1453,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,DSP,4,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,BRAM,0,FF,1453,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,CLB,343,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,LUT,1490,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,FF,916,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,DSP,4,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,BRAM,0,FF,916,catapult_fpga_latency
Throughput,763.3587786259542,catapult,CLB,285,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,LUT,1451,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,DSP,1,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,744.6016381236038,catapult,CLB,264,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,LUT,1391,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,DSP,1,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,BRAM,0,FF,1407,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,301,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,1507,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,833.3333333333334,catapult,CLB,233,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,LUT,1053,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,DSP,1,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,812.3476848090983,catapult,CLB,171,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,LUT,611,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,DSP,1,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,674.3088334457182,catapult,CLB,462,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,LUT,1884,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,FF,1470,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,DSP,1,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,BRAM,0,FF,1470,catapult_fpga_latency
Throughput,688.7052341597796,catapult,CLB,419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,LUT,1882,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,FF,1419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,DSP,1,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,BRAM,0,FF,1419,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,447,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,1840,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,1,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,678.4260515603798,catapult,CLB,440,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,LUT,1655,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,DSP,1,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,606.7961165048544,catapult,CLB,224,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,LUT,743,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,588.5815185403178,catapult,CLB,438,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,LUT,1878,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,FF,1480,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,DSP,1,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,BRAM,0,FF,1480,catapult_fpga_latency
Throughput,640.6149903907751,catapult,CLB,459,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,LUT,1726,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,598.4440454817475,catapult,CLB,478,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,LUT,1901,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,DSP,1,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,780.64012490242,catapult,CLB,387,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,LUT,1481,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,FF,1426,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,DSP,1,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,BRAM,0,FF,1426,catapult_fpga_latency
Throughput,727.802037845706,catapult,CLB,313,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,LUT,999,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,DSP,1,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,BRAM,0,FF,826,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,297,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1534,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,299,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1535,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,318,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,1611,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,1402,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,1402,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,262,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,1254,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,1160.092807424594,catapult,CLB,209,FF,811,catapult_fpga_latency
Throughput,1160.092807424594,catapult,LUT,816,FF,811,catapult_fpga_latency
Throughput,1160.092807424594,catapult,FF,811,FF,811,catapult_fpga_latency
Throughput,1160.092807424594,catapult,DSP,2,FF,811,catapult_fpga_latency
Throughput,1160.092807424594,catapult,BRAM,0,FF,811,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,CLB,405,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,417,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,CLB,408,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,LUT,1855,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,CLB,400,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,LUT,1726,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,245,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,937,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,CLB,493,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,LUT,2023,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,451,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,2022,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1216.54501216545,catapult,CLB,437,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,LUT,2091,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,DSP,2,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,BRAM,0,FF,1430,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,CLB,354,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,LUT,1723,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,FF,1418,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,DSP,2,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,BRAM,0,FF,1418,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,306,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1280,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,832,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,832,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,328,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,1638,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,3,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,1231,catapult_fpga_latency
Throughput,1234.567901234568,catapult,CLB,285,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,LUT,1434,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,FF,1236,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,DSP,3,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,BRAM,0,FF,1236,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,280,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1512,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1234,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,CLB,287,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,LUT,1528,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,FF,1232,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,DSP,3,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,BRAM,0,FF,1232,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,CLB,245,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,LUT,1211,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,DSP,3,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,427,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1938,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,380,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1958,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1249,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1249,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,384,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,1980,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,3,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1246,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,409,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1978,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1245,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1245,catapult_fpga_latency
Throughput,1141.552511415525,catapult,CLB,288,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,LUT,1431,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,FF,858,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,DSP,3,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,BRAM,0,FF,858,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,436,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1956,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1256,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1256,catapult_fpga_latency
Throughput,1201.923076923077,catapult,CLB,504,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,LUT,2055,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,FF,1260,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,DSP,3,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,BRAM,0,FF,1260,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,CLB,463,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,LUT,2104,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,CLB,444,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,LUT,2115,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,CLB,413,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,LUT,1740,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,384,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,CLB,318,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,LUT,1623,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,CLB,189,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,LUT,922,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,FF,893,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,DSP,4,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,BRAM,0,FF,893,catapult_fpga_latency
Throughput,1589.825119236884,catapult,CLB,436,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1703.5775127768316,catapult,CLB,458,FF,1444,catapult_fpga_latency
Throughput,1703.5775127768316,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1703.5775127768316,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1703.5775127768316,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1703.5775127768316,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,406,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1923,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,241,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1110,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,CLB,502,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,CLB,541,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,LUT,2302,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,FF,1453,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,DSP,4,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,BRAM,0,FF,1453,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,CLB,343,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,LUT,1490,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,FF,916,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,DSP,4,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,BRAM,0,FF,916,catapult_fpga_latency
Throughput,763.3587786259542,catapult,CLB,285,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,LUT,1451,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,DSP,1,FF,1457,catapult_fpga_latency
Throughput,763.3587786259542,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,744.6016381236038,catapult,CLB,264,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,LUT,1391,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,FF,1407,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,DSP,1,FF,1407,catapult_fpga_latency
Throughput,744.6016381236038,catapult,BRAM,0,FF,1407,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,301,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,1507,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,833.3333333333334,catapult,CLB,233,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,LUT,1053,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,DSP,1,FF,1400,catapult_fpga_latency
Throughput,833.3333333333334,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,812.3476848090983,catapult,CLB,171,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,LUT,611,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,FF,801,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,DSP,1,FF,801,catapult_fpga_latency
Throughput,812.3476848090983,catapult,BRAM,0,FF,801,catapult_fpga_latency
Throughput,674.3088334457182,catapult,CLB,462,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,LUT,1884,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,FF,1470,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,DSP,1,FF,1470,catapult_fpga_latency
Throughput,674.3088334457182,catapult,BRAM,0,FF,1470,catapult_fpga_latency
Throughput,688.7052341597796,catapult,CLB,419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,LUT,1882,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,FF,1419,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,DSP,1,FF,1419,catapult_fpga_latency
Throughput,688.7052341597796,catapult,BRAM,0,FF,1419,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,447,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,1840,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,1,FF,1423,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,678.4260515603798,catapult,CLB,440,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,LUT,1655,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,DSP,1,FF,1416,catapult_fpga_latency
Throughput,678.4260515603798,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,606.7961165048544,catapult,CLB,224,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,LUT,743,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,606.7961165048544,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,588.5815185403178,catapult,CLB,438,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,LUT,1878,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,FF,1480,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,DSP,1,FF,1480,catapult_fpga_latency
Throughput,588.5815185403178,catapult,BRAM,0,FF,1480,catapult_fpga_latency
Throughput,640.6149903907751,catapult,CLB,459,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,LUT,1726,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,640.6149903907751,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,598.4440454817475,catapult,CLB,478,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,LUT,1901,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,DSP,1,FF,1435,catapult_fpga_latency
Throughput,598.4440454817475,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,780.64012490242,catapult,CLB,387,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,LUT,1481,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,FF,1426,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,DSP,1,FF,1426,catapult_fpga_latency
Throughput,780.64012490242,catapult,BRAM,0,FF,1426,catapult_fpga_latency
Throughput,727.802037845706,catapult,CLB,313,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,LUT,999,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,FF,826,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,DSP,1,FF,826,catapult_fpga_latency
Throughput,727.802037845706,catapult,BRAM,0,FF,826,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,297,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1534,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,299,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,1535,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1399,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,2,FF,1399,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1399,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,318,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,1611,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,1402,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,1402,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,1402,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,262,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,1254,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1400,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1400,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1400,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,CLB,205,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,LUT,816,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,FF,811,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,DSP,2,FF,811,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,BRAM,0,FF,811,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,CLB,405,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1225.4901960784314,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,CLB,417,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,LUT,1911,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,FF,1416,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,DSP,2,FF,1416,catapult_fpga_latency
Throughput,1226.993865030675,catapult,BRAM,0,FF,1416,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,CLB,408,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,LUT,1855,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1262.6262626262628,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,CLB,400,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,LUT,1726,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,FF,1412,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,DSP,2,FF,1412,catapult_fpga_latency
Throughput,1196.1722488038276,catapult,BRAM,0,FF,1412,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,245,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,937,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,818,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,818,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,818,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,CLB,493,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,LUT,2023,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1103.7527593818984,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,451,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,2022,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1423,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1423,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1423,catapult_fpga_latency
Throughput,1216.54501216545,catapult,CLB,437,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,LUT,2091,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,FF,1430,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,DSP,2,FF,1430,catapult_fpga_latency
Throughput,1216.54501216545,catapult,BRAM,0,FF,1430,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,CLB,354,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,LUT,1723,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,FF,1418,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,DSP,2,FF,1418,catapult_fpga_latency
Throughput,1030.9278350515463,catapult,BRAM,0,FF,1418,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,306,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,1280,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,832,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,832,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,832,catapult_fpga_latency
Throughput,1310.615989515072,catapult,CLB,328,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,LUT,1638,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,FF,1231,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,DSP,3,FF,1231,catapult_fpga_latency
Throughput,1310.615989515072,catapult,BRAM,0,FF,1231,catapult_fpga_latency
Throughput,1234.567901234568,catapult,CLB,285,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,LUT,1434,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,FF,1236,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,DSP,3,FF,1236,catapult_fpga_latency
Throughput,1234.567901234568,catapult,BRAM,0,FF,1236,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,280,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1512,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1234,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1234,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1234,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,CLB,287,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,LUT,1528,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,FF,1232,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,DSP,3,FF,1232,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,BRAM,0,FF,1232,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,CLB,245,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,LUT,1211,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,DSP,3,FF,851,catapult_fpga_latency
Throughput,1233.0456226880394,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,427,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1938,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1244,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1244,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,CLB,380,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,LUT,1958,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,FF,1249,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,DSP,3,FF,1249,catapult_fpga_latency
Throughput,1240.6947890818858,catapult,BRAM,0,FF,1249,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,384,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,1980,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1246,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,3,FF,1246,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1246,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,CLB,409,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,LUT,1978,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,FF,1245,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,DSP,3,FF,1245,catapult_fpga_latency
Throughput,1193.3174224343675,catapult,BRAM,0,FF,1245,catapult_fpga_latency
Throughput,1141.552511415525,catapult,CLB,288,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,LUT,1431,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,FF,858,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,DSP,3,FF,858,catapult_fpga_latency
Throughput,1141.552511415525,catapult,BRAM,0,FF,858,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,436,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1956,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1256,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1256,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1256,catapult_fpga_latency
Throughput,1201.923076923077,catapult,CLB,504,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,LUT,2055,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,FF,1260,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,DSP,3,FF,1260,catapult_fpga_latency
Throughput,1201.923076923077,catapult,BRAM,0,FF,1260,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,CLB,463,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,LUT,2104,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1133.7868480725624,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,CLB,444,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,LUT,2115,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,FF,1255,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,DSP,3,FF,1255,catapult_fpga_latency
Throughput,1300.3901170351105,catapult,BRAM,0,FF,1255,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,CLB,413,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,LUT,1740,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1175.0881316098707,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,384,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,394,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,2014,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,1438,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,CLB,318,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,LUT,1623,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1904.7619047619048,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,CLB,189,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,LUT,922,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,FF,893,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,DSP,4,FF,893,catapult_fpga_latency
Throughput,1893.9393939393938,catapult,BRAM,0,FF,893,catapult_fpga_latency
Throughput,1589.825119236884,catapult,CLB,436,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1589.825119236884,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,456,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2180,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1444,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1444,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1444,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,406,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1923,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,CLB,241,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,LUT,1110,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,DSP,4,FF,900,catapult_fpga_latency
Throughput,1814.8820326678767,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,CLB,502,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1647.4464579901153,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,CLB,486,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,LUT,2598,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,DSP,4,FF,1458,catapult_fpga_latency
Throughput,1712.3287671232877,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,CLB,541,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,LUT,2302,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,FF,1453,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,DSP,4,FF,1453,catapult_fpga_latency
Throughput,1655.6291390728475,catapult,BRAM,0,FF,1453,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,CLB,343,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,LUT,1490,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,FF,916,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,DSP,4,FF,916,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,BRAM,0,FF,916,catapult_fpga_latency
Throughput,718.3908045977012,catapult,CLB,309,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,LUT,1479,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,FF,1462,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,DSP,1,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,BRAM,0,FF,1462,catapult_fpga_latency
Throughput,716.3323782234957,catapult,CLB,291,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,LUT,1437,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,FF,1413,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,DSP,1,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,BRAM,0,FF,1413,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,288,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1489,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,796.1783439490446,catapult,CLB,263,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,LUT,1209,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,FF,1408,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,DSP,1,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,BRAM,0,FF,1408,catapult_fpga_latency
Throughput,843.1703204047218,catapult,CLB,189,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,LUT,769,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,467,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,2037,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,638.9776357827476,catapult,CLB,415,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,LUT,1942,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,713.2667617689016,catapult,CLB,453,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,LUT,1936,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,FF,1432,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,DSP,1,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,BRAM,0,FF,1432,catapult_fpga_latency
Throughput,721.5007215007215,catapult,CLB,449,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,LUT,1786,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,FF,1425,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,DSP,1,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,BRAM,0,FF,1425,catapult_fpga_latency
Throughput,693.4812760055479,catapult,CLB,271,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,LUT,911,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,DSP,1,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,BRAM,0,FF,817,catapult_fpga_latency
Throughput,682.1282401091405,catapult,CLB,430,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,LUT,1969,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,FF,1481,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,DSP,1,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,BRAM,0,FF,1481,catapult_fpga_latency
Throughput,725.6894049346879,catapult,CLB,482,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,LUT,1957,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,594.5303210463734,catapult,CLB,452,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,LUT,1801,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,DSP,1,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,670.690811535882,catapult,CLB,503,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,LUT,1719,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,728.862973760933,catapult,CLB,346,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,LUT,1276,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,DSP,1,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,BRAM,0,FF,833,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,402,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,2141,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1222.4938875305622,catapult,CLB,391,FF,1433,catapult_fpga_latency
Throughput,1222.4938875305622,catapult,LUT,2148,FF,1433,catapult_fpga_latency
Throughput,1222.4938875305622,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1222.4938875305622,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1222.4938875305622,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,CLB,366,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,LUT,2021,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,DSP,2,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,350,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1629,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,194,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,885,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,846,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,521,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,2383,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,478,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,2385,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,1445,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,1445,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,CLB,473,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,LUT,2384,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,404,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1911,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,273,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,1171,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,CLB,545,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,LUT,2768,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,522,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,2760,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,CLB,579,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,LUT,2653,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,FF,1454,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,DSP,2,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,BRAM,0,FF,1454,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,466,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2156,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,400,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1519,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,865,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,405,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1987,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,CLB,383,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,LUT,2074,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,FF,1347,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,DSP,3,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,BRAM,0,FF,1347,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,380,FF,1345,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,2123,FF,1345,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1345,FF,1345,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,3,FF,1345,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1345,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,CLB,373,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,LUT,2078,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,CLB,248,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,LUT,1302,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,DSP,3,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,BRAM,0,FF,861,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,474,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2428,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,528,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2477,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1364,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,3,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1364,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,482,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2529,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,CLB,445,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,LUT,2441,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,FF,1360,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,DSP,3,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,BRAM,0,FF,1360,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,CLB,355,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,LUT,1609,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,CLB,618,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,LUT,2898,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,FF,1373,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,DSP,3,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,BRAM,0,FF,1373,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,CLB,574,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,LUT,2812,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,DSP,3,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,BRAM,0,FF,1374,catapult_fpga_latency
Throughput,1088.139281828074,catapult,CLB,604,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,LUT,2731,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,FF,1371,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,DSP,3,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,BRAM,0,FF,1371,catapult_fpga_latency
Throughput,1142.857142857143,catapult,CLB,601,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,LUT,2727,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,FF,1372,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,DSP,3,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,BRAM,0,FF,1372,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,CLB,440,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,LUT,2000,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,DSP,3,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,CLB,375,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,LUT,2096,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,FF,1471,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,DSP,4,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,BRAM,0,FF,1471,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,CLB,397,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,LUT,2054,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,DSP,4,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,215,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,1098,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,4,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,908,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,CLB,556,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,LUT,2578,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,DSP,4,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,BRAM,0,FF,1475,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,CLB,519,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,LUT,2524,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,DSP,4,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,CLB,310,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,LUT,1439,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,FF,911,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,DSP,4,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,BRAM,0,FF,911,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,621,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2843,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1492,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,CLB,606,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,LUT,2869,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,FF,1465,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,DSP,4,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,BRAM,0,FF,1465,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,CLB,396,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,LUT,1795,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,FF,927,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,DSP,4,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,BRAM,0,FF,927,catapult_fpga_latency
Throughput,718.3908045977012,catapult,CLB,309,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,LUT,1479,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,FF,1462,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,DSP,1,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,BRAM,0,FF,1462,catapult_fpga_latency
Throughput,716.3323782234957,catapult,CLB,291,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,LUT,1437,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,FF,1413,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,DSP,1,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,BRAM,0,FF,1413,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,288,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1489,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,796.1783439490446,catapult,CLB,263,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,LUT,1209,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,FF,1408,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,DSP,1,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,BRAM,0,FF,1408,catapult_fpga_latency
Throughput,843.1703204047218,catapult,CLB,189,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,LUT,769,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,467,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,2037,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,638.9776357827476,catapult,CLB,415,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,LUT,1942,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,713.2667617689016,catapult,CLB,453,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,LUT,1936,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,FF,1432,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,DSP,1,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,BRAM,0,FF,1432,catapult_fpga_latency
Throughput,721.5007215007215,catapult,CLB,449,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,LUT,1786,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,FF,1425,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,DSP,1,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,BRAM,0,FF,1425,catapult_fpga_latency
Throughput,693.4812760055479,catapult,CLB,271,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,LUT,911,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,DSP,1,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,BRAM,0,FF,817,catapult_fpga_latency
Throughput,682.1282401091405,catapult,CLB,430,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,LUT,1969,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,FF,1481,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,DSP,1,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,BRAM,0,FF,1481,catapult_fpga_latency
Throughput,725.6894049346879,catapult,CLB,482,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,LUT,1957,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,594.5303210463734,catapult,CLB,452,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,LUT,1801,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,DSP,1,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,670.690811535882,catapult,CLB,503,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,LUT,1719,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,728.862973760933,catapult,CLB,346,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,LUT,1276,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,DSP,1,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,BRAM,0,FF,833,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,402,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,2141,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,CLB,393,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,LUT,2148,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,CLB,366,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,LUT,2021,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,DSP,2,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,350,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1629,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,194,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,885,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,846,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,521,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,2383,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,478,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,2385,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,1445,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,1445,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,CLB,473,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,LUT,2384,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,404,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1911,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,273,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,1171,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,CLB,545,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,LUT,2768,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,522,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,2760,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,CLB,579,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,LUT,2653,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,FF,1454,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,DSP,2,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,BRAM,0,FF,1454,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,466,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2156,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,400,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1519,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,865,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,405,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1987,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,CLB,383,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,LUT,2074,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,FF,1347,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,DSP,3,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,BRAM,0,FF,1347,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,CLB,385,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,LUT,2124,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,FF,1345,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,DSP,3,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,BRAM,0,FF,1345,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,CLB,373,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,LUT,2078,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,CLB,248,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,LUT,1302,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,DSP,3,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,BRAM,0,FF,861,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,474,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2428,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,528,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2477,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1364,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,3,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1364,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,482,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2529,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,CLB,445,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,LUT,2441,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,FF,1360,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,DSP,3,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,BRAM,0,FF,1360,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,CLB,355,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,LUT,1609,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,CLB,618,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,LUT,2898,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,FF,1373,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,DSP,3,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,BRAM,0,FF,1373,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,CLB,574,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,LUT,2812,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,DSP,3,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,BRAM,0,FF,1374,catapult_fpga_latency
Throughput,1088.139281828074,catapult,CLB,604,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,LUT,2731,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,FF,1371,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,DSP,3,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,BRAM,0,FF,1371,catapult_fpga_latency
Throughput,1142.857142857143,catapult,CLB,601,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,LUT,2727,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,FF,1372,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,DSP,3,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,BRAM,0,FF,1372,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,CLB,440,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,LUT,2000,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,DSP,3,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,CLB,375,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,LUT,2096,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,FF,1471,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,DSP,4,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,BRAM,0,FF,1471,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,CLB,397,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,LUT,2054,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,DSP,4,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,215,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,1098,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,4,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,908,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,CLB,556,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,LUT,2578,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,DSP,4,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,BRAM,0,FF,1475,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,CLB,519,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,LUT,2524,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,DSP,4,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,CLB,310,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,LUT,1439,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,FF,911,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,DSP,4,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,BRAM,0,FF,911,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,621,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2843,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1492,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,CLB,606,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,LUT,2869,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,FF,1465,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,DSP,4,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,BRAM,0,FF,1465,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,CLB,396,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,LUT,1795,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,FF,927,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,DSP,4,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,BRAM,0,FF,927,catapult_fpga_latency
Throughput,718.3908045977012,catapult,CLB,309,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,LUT,1479,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,FF,1462,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,DSP,1,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,BRAM,0,FF,1462,catapult_fpga_latency
Throughput,716.3323782234957,catapult,CLB,291,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,LUT,1437,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,FF,1413,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,DSP,1,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,BRAM,0,FF,1413,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,288,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1489,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,796.1783439490446,catapult,CLB,263,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,LUT,1209,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,FF,1408,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,DSP,1,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,BRAM,0,FF,1408,catapult_fpga_latency
Throughput,843.1703204047218,catapult,CLB,189,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,LUT,769,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,467,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,2037,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,638.9776357827476,catapult,CLB,415,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,LUT,1942,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,713.2667617689016,catapult,CLB,453,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,LUT,1936,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,FF,1432,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,DSP,1,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,BRAM,0,FF,1432,catapult_fpga_latency
Throughput,721.5007215007215,catapult,CLB,449,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,LUT,1786,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,FF,1425,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,DSP,1,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,BRAM,0,FF,1425,catapult_fpga_latency
Throughput,693.4812760055479,catapult,CLB,271,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,LUT,911,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,DSP,1,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,BRAM,0,FF,817,catapult_fpga_latency
Throughput,682.1282401091405,catapult,CLB,430,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,LUT,1969,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,FF,1481,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,DSP,1,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,BRAM,0,FF,1481,catapult_fpga_latency
Throughput,725.6894049346879,catapult,CLB,482,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,LUT,1957,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,594.5303210463734,catapult,CLB,452,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,LUT,1801,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,DSP,1,FF,1433,catapult_fpga_latency
Throughput,594.5303210463734,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,670.690811535882,catapult,CLB,503,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,LUT,1719,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,728.862973760933,catapult,CLB,346,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,LUT,1276,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,DSP,1,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,BRAM,0,FF,833,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,402,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,2141,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,CLB,393,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,LUT,2148,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,CLB,366,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,LUT,2021,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,DSP,2,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,350,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1629,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,194,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,885,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,846,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,521,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,2383,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,478,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,2385,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,1445,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,1445,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,CLB,473,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,LUT,2384,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,404,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1911,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,273,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,1171,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,CLB,545,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,LUT,2768,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,522,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,2760,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,CLB,579,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,LUT,2653,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,FF,1454,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,DSP,2,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,BRAM,0,FF,1454,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,466,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2156,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,400,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1519,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,865,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,405,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1987,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,CLB,383,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,LUT,2074,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,FF,1347,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,DSP,3,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,BRAM,0,FF,1347,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,CLB,385,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,LUT,2124,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,FF,1345,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,DSP,3,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,BRAM,0,FF,1345,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,CLB,373,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,LUT,2078,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,CLB,248,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,LUT,1302,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,DSP,3,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,BRAM,0,FF,861,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,474,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2428,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,528,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2477,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1364,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,3,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1364,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,482,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2529,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,CLB,445,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,LUT,2441,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,FF,1360,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,DSP,3,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,BRAM,0,FF,1360,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,CLB,355,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,LUT,1609,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,CLB,618,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,LUT,2898,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,FF,1373,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,DSP,3,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,BRAM,0,FF,1373,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,CLB,574,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,LUT,2812,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,DSP,3,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,BRAM,0,FF,1374,catapult_fpga_latency
Throughput,1088.139281828074,catapult,CLB,604,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,LUT,2731,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,FF,1371,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,DSP,3,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,BRAM,0,FF,1371,catapult_fpga_latency
Throughput,1142.857142857143,catapult,CLB,601,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,LUT,2727,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,FF,1372,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,DSP,3,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,BRAM,0,FF,1372,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,CLB,440,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,LUT,2000,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,DSP,3,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,CLB,375,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,LUT,2096,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,FF,1471,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,DSP,4,FF,1471,catapult_fpga_latency
Throughput,1776.1989342806394,catapult,BRAM,0,FF,1471,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,CLB,397,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,LUT,2054,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,DSP,4,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,215,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,1098,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,4,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,908,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,CLB,556,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,LUT,2578,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,DSP,4,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,BRAM,0,FF,1475,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1697.792869269949,catapult,CLB,568,FF,1456,catapult_fpga_latency
Throughput,1697.792869269949,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1697.792869269949,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1697.792869269949,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1697.792869269949,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,CLB,519,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,LUT,2524,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,DSP,4,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,CLB,316,FF,911,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,LUT,1439,FF,911,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,FF,911,FF,911,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,DSP,4,FF,911,catapult_fpga_latency
Throughput,1831.5018315018312,catapult,BRAM,0,FF,911,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,621,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2843,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1492,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,CLB,606,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,LUT,2869,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,FF,1465,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,DSP,4,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,BRAM,0,FF,1465,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,CLB,396,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,LUT,1795,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,FF,927,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,DSP,4,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,BRAM,0,FF,927,catapult_fpga_latency
Throughput,718.3908045977012,catapult,CLB,309,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,LUT,1479,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,FF,1462,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,DSP,1,FF,1462,catapult_fpga_latency
Throughput,718.3908045977012,catapult,BRAM,0,FF,1462,catapult_fpga_latency
Throughput,716.3323782234957,catapult,CLB,291,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,LUT,1437,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,FF,1413,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,DSP,1,FF,1413,catapult_fpga_latency
Throughput,716.3323782234957,catapult,BRAM,0,FF,1413,catapult_fpga_latency
Throughput,687.2852233676977,catapult,CLB,288,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,LUT,1489,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,FF,1414,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,DSP,1,FF,1414,catapult_fpga_latency
Throughput,687.2852233676977,catapult,BRAM,0,FF,1414,catapult_fpga_latency
Throughput,796.1783439490446,catapult,CLB,263,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,LUT,1209,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,FF,1408,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,DSP,1,FF,1408,catapult_fpga_latency
Throughput,796.1783439490446,catapult,BRAM,0,FF,1408,catapult_fpga_latency
Throughput,843.1703204047218,catapult,CLB,189,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,LUT,769,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,FF,808,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,DSP,1,FF,808,catapult_fpga_latency
Throughput,843.1703204047218,catapult,BRAM,0,FF,808,catapult_fpga_latency
Throughput,746.2686567164179,catapult,CLB,467,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,LUT,2037,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,DSP,1,FF,1478,catapult_fpga_latency
Throughput,746.2686567164179,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,638.9776357827476,catapult,CLB,415,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,LUT,1942,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,FF,1428,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,DSP,1,FF,1428,catapult_fpga_latency
Throughput,638.9776357827476,catapult,BRAM,0,FF,1428,catapult_fpga_latency
Throughput,713.2667617689016,catapult,CLB,453,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,LUT,1936,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,FF,1432,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,DSP,1,FF,1432,catapult_fpga_latency
Throughput,713.2667617689016,catapult,BRAM,0,FF,1432,catapult_fpga_latency
Throughput,721.5007215007215,catapult,CLB,449,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,LUT,1786,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,FF,1425,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,DSP,1,FF,1425,catapult_fpga_latency
Throughput,721.5007215007215,catapult,BRAM,0,FF,1425,catapult_fpga_latency
Throughput,693.4812760055479,catapult,CLB,271,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,LUT,911,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,FF,817,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,DSP,1,FF,817,catapult_fpga_latency
Throughput,693.4812760055479,catapult,BRAM,0,FF,817,catapult_fpga_latency
Throughput,682.1282401091405,catapult,CLB,430,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,LUT,1969,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,FF,1481,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,DSP,1,FF,1481,catapult_fpga_latency
Throughput,682.1282401091405,catapult,BRAM,0,FF,1481,catapult_fpga_latency
Throughput,725.6894049346879,catapult,CLB,482,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,LUT,1957,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,725.6894049346879,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,595.5926146515783,catapult,CLB,449,FF,1433,catapult_fpga_latency
Throughput,595.5926146515783,catapult,LUT,1801,FF,1433,catapult_fpga_latency
Throughput,595.5926146515783,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,595.5926146515783,catapult,DSP,1,FF,1433,catapult_fpga_latency
Throughput,595.5926146515783,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,670.690811535882,catapult,CLB,503,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,LUT,1719,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,DSP,1,FF,1436,catapult_fpga_latency
Throughput,670.690811535882,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,728.862973760933,catapult,CLB,346,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,LUT,1276,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,FF,833,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,DSP,1,FF,833,catapult_fpga_latency
Throughput,728.862973760933,catapult,BRAM,0,FF,833,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,402,FF,1433,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,2141,FF,1433,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,CLB,393,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,LUT,2148,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,FF,1433,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,DSP,2,FF,1433,catapult_fpga_latency
Throughput,1183.4319526627219,catapult,BRAM,0,FF,1433,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,CLB,366,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,LUT,2021,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,FF,1435,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,DSP,2,FF,1435,catapult_fpga_latency
Throughput,1230.0123001230013,catapult,BRAM,0,FF,1435,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,350,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1629,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1436,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,1436,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1436,catapult_fpga_latency
Throughput,1145.475372279496,catapult,CLB,194,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,LUT,885,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,FF,846,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,DSP,2,FF,846,catapult_fpga_latency
Throughput,1145.475372279496,catapult,BRAM,0,FF,846,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,CLB,521,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,LUT,2383,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1194.7431302270013,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1182.033096926714,catapult,CLB,478,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,LUT,2385,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,FF,1445,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,DSP,2,FF,1445,catapult_fpga_latency
Throughput,1182.033096926714,catapult,BRAM,0,FF,1445,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,CLB,473,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,LUT,2384,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1172.3329425556858,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,CLB,404,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,LUT,1911,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,FF,1442,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,DSP,2,FF,1442,catapult_fpga_latency
Throughput,1285.3470437017995,catapult,BRAM,0,FF,1442,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,273,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,1171,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,851,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,851,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,851,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,CLB,545,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,LUT,2768,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1039.5010395010395,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,CLB,522,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,LUT,2760,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1060.4453870625662,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,CLB,579,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,LUT,2653,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,FF,1454,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,DSP,2,FF,1454,catapult_fpga_latency
Throughput,1136.3636363636363,catapult,BRAM,0,FF,1454,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,466,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2156,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,2,FF,1452,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,400,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,1519,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,865,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,2,FF,865,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,865,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,CLB,405,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,LUT,1987,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1333.3333333333333,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,CLB,383,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,LUT,2074,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,FF,1347,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,DSP,3,FF,1347,catapult_fpga_latency
Throughput,1197.6047904191616,catapult,BRAM,0,FF,1347,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,CLB,385,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,LUT,2124,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,FF,1345,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,DSP,3,FF,1345,catapult_fpga_latency
Throughput,1210.6537530266344,catapult,BRAM,0,FF,1345,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,CLB,373,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,LUT,2078,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,FF,1344,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,DSP,3,FF,1344,catapult_fpga_latency
Throughput,1173.7089201877934,catapult,BRAM,0,FF,1344,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,CLB,248,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,LUT,1302,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,FF,861,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,DSP,3,FF,861,catapult_fpga_latency
Throughput,1246.8827930174564,catapult,BRAM,0,FF,861,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,CLB,470,FF,1361,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,LUT,2428,FF,1361,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1243.7810945273632,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,CLB,528,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,LUT,2477,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,FF,1364,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,DSP,3,FF,1364,catapult_fpga_latency
Throughput,1206.2726176115802,catapult,BRAM,0,FF,1364,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,482,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2529,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1361,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1361,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1361,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,CLB,445,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,LUT,2441,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,FF,1360,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,DSP,3,FF,1360,catapult_fpga_latency
Throughput,1186.2396204033214,catapult,BRAM,0,FF,1360,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,CLB,355,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,LUT,1609,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,FF,875,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,DSP,3,FF,875,catapult_fpga_latency
Throughput,1135.0737797956867,catapult,BRAM,0,FF,875,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,CLB,618,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,LUT,2898,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,FF,1373,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,DSP,3,FF,1373,catapult_fpga_latency
Throughput,1265.8227848101264,catapult,BRAM,0,FF,1373,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,CLB,574,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,LUT,2812,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,FF,1374,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,DSP,3,FF,1374,catapult_fpga_latency
Throughput,1132.5028312570782,catapult,BRAM,0,FF,1374,catapult_fpga_latency
Throughput,1088.139281828074,catapult,CLB,604,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,LUT,2731,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,FF,1371,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,DSP,3,FF,1371,catapult_fpga_latency
Throughput,1088.139281828074,catapult,BRAM,0,FF,1371,catapult_fpga_latency
Throughput,1142.857142857143,catapult,CLB,601,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,LUT,2727,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,FF,1372,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,DSP,3,FF,1372,catapult_fpga_latency
Throughput,1142.857142857143,catapult,BRAM,0,FF,1372,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,CLB,440,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,LUT,2000,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,DSP,3,FF,892,catapult_fpga_latency
Throughput,1129.9435028248588,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1760.5633802816901,catapult,CLB,375,FF,1471,catapult_fpga_latency
Throughput,1760.5633802816901,catapult,LUT,2099,FF,1471,catapult_fpga_latency
Throughput,1760.5633802816901,catapult,FF,1471,FF,1471,catapult_fpga_latency
Throughput,1760.5633802816901,catapult,DSP,4,FF,1471,catapult_fpga_latency
Throughput,1760.5633802816901,catapult,BRAM,0,FF,1471,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,CLB,391,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,LUT,2264,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,FF,1450,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,DSP,4,FF,1450,catapult_fpga_latency
Throughput,1706.4846416382252,catapult,BRAM,0,FF,1450,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,CLB,397,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,LUT,2054,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,DSP,4,FF,1452,catapult_fpga_latency
Throughput,1666.6666666666667,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,CLB,215,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,LUT,1098,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,FF,908,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,DSP,4,FF,908,catapult_fpga_latency
Throughput,2012.0724346076456,catapult,BRAM,0,FF,908,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,CLB,556,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,LUT,2578,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,FF,1475,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,DSP,4,FF,1475,catapult_fpga_latency
Throughput,1754.3859649122808,catapult,BRAM,0,FF,1475,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,CLB,567,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,LUT,2665,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,DSP,4,FF,1456,catapult_fpga_latency
Throughput,1672.2408026755852,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,CLB,519,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,LUT,2524,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,DSP,4,FF,1455,catapult_fpga_latency
Throughput,1689.1891891891892,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,CLB,310,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,LUT,1439,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,FF,911,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,DSP,4,FF,911,catapult_fpga_latency
Throughput,1792.1146953405018,catapult,BRAM,0,FF,911,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,621,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2843,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1492,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1492,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,CLB,605,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,LUT,2817,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,DSP,4,FF,1477,catapult_fpga_latency
Throughput,1639.344262295082,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,CLB,606,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,LUT,2869,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,FF,1465,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,DSP,4,FF,1465,catapult_fpga_latency
Throughput,1620.7455429497568,catapult,BRAM,0,FF,1465,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,CLB,396,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,LUT,1795,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,FF,927,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,DSP,4,FF,927,catapult_fpga_latency
Throughput,1872.6591760299627,catapult,BRAM,0,FF,927,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,306,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1571,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,1488,catapult_fpga_latency
Throughput,717.3601147776184,catapult,CLB,290,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,LUT,1442,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,DSP,1,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,724.6376811594204,catapult,CLB,291,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,LUT,1415,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,DSP,1,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,861.3264427217916,catapult,CLB,267,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,LUT,1257,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,DSP,1,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,BRAM,0,FF,1434,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,195,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,798,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,834,catapult_fpga_latency
Throughput,675.2194463200541,catapult,CLB,480,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,LUT,2126,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,FF,1502,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,DSP,1,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,BRAM,0,FF,1502,catapult_fpga_latency
Throughput,645.5777921239509,catapult,CLB,468,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,LUT,2081,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,DSP,1,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,661.3756613756614,catapult,CLB,504,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,LUT,2129,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,DSP,1,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,694.4444444444445,catapult,CLB,530,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,LUT,2904,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,FF,1451,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,DSP,1,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,BRAM,0,FF,1451,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,283,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,1006,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,1,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,0,FF,841,catapult_fpga_latency
Throughput,700.7708479327259,catapult,CLB,473,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,LUT,2370,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,FF,1508,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,DSP,1,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,BRAM,0,FF,1508,catapult_fpga_latency
Throughput,712.7583749109052,catapult,CLB,466,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,LUT,2189,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,DSP,1,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,713.7758743754462,catapult,CLB,489,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,LUT,2188,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,DSP,1,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,600,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,3183,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,1461,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,335,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1492,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,855,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,855,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,407,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2212,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,2,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,CLB,409,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,LUT,2181,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,403,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,2192,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1277.139208173691,catapult,CLB,329,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,LUT,1856,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,DSP,2,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,1180.637544273908,catapult,CLB,231,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,LUT,1007,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,FF,871,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,DSP,2,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,BRAM,0,FF,871,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,624,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,3444,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1490,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1490,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,CLB,617,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,LUT,3426,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,FF,1484,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,DSP,2,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,BRAM,0,FF,1484,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,655,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,3610,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1493,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1493,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,CLB,648,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,LUT,3426,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,DSP,2,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,320,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,1330,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,878,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,2,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,0,FF,878,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,724,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,3922,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,CLB,726,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,LUT,3929,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,708,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,3843,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,CLB,693,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,LUT,3527,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,CLB,421,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,LUT,1814,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,DSP,2,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1148.105625717566,catapult,CLB,405,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,LUT,2187,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,427,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,2375,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1306,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,3,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1306,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,CLB,462,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,LUT,2368,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,DSP,3,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,BRAM,0,FF,1303,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,413,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2184,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1281,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1281,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,CLB,276,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,LUT,1492,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,DSP,3,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,562,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,2796,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1312,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,3,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1312,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,CLB,516,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,LUT,2807,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,FF,1317,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,DSP,3,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,BRAM,0,FF,1317,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,CLB,518,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,LUT,2884,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,FF,1314,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,DSP,3,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,BRAM,0,FF,1314,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,CLB,498,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,LUT,2672,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,FF,1293,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,DSP,3,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,BRAM,0,FF,1293,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,CLB,378,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,LUT,1762,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,FF,907,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,DSP,3,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,BRAM,0,FF,907,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,665,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,3463,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,CLB,703,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,LUT,3585,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,DSP,3,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,BRAM,0,FF,1329,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,CLB,639,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,LUT,3275,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,CLB,631,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,LUT,3008,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,CLB,524,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,LUT,2311,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,FF,921,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,DSP,3,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,BRAM,0,FF,921,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,CLB,649,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,LUT,3974,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,CLB,602,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,LUT,3422,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,DSP,4,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,BRAM,0,FF,1516,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,CLB,243,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,LUT,1297,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,FF,946,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,DSP,4,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,BRAM,0,FF,946,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,CLB,607,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,LUT,3462,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,FF,1520,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,DSP,4,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,BRAM,0,FF,1520,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,553,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3004,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1519,catapult_fpga_latency
Throughput,1721.170395869191,catapult,CLB,364,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,LUT,1670,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,DSP,4,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,BRAM,0,FF,957,catapult_fpga_latency
Throughput,1567.398119122257,catapult,CLB,716,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,LUT,3956,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,FF,1529,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,DSP,4,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,BRAM,0,FF,1529,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,CLB,669,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,LUT,3536,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,FF,1533,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,DSP,4,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,BRAM,0,FF,1533,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,CLB,497,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,LUT,2273,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,FF,970,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,DSP,4,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,BRAM,0,FF,970,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,306,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1571,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,1488,catapult_fpga_latency
Throughput,717.3601147776184,catapult,CLB,290,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,LUT,1442,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,DSP,1,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,724.6376811594204,catapult,CLB,291,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,LUT,1415,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,DSP,1,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,861.3264427217916,catapult,CLB,267,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,LUT,1257,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,DSP,1,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,BRAM,0,FF,1434,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,195,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,798,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,834,catapult_fpga_latency
Throughput,675.2194463200541,catapult,CLB,480,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,LUT,2126,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,FF,1502,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,DSP,1,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,BRAM,0,FF,1502,catapult_fpga_latency
Throughput,645.5777921239509,catapult,CLB,468,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,LUT,2081,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,DSP,1,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,661.3756613756614,catapult,CLB,504,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,LUT,2129,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,DSP,1,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,694.4444444444445,catapult,CLB,530,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,LUT,2904,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,FF,1451,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,DSP,1,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,BRAM,0,FF,1451,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,283,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,1006,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,1,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,0,FF,841,catapult_fpga_latency
Throughput,700.7708479327259,catapult,CLB,473,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,LUT,2370,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,FF,1508,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,DSP,1,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,BRAM,0,FF,1508,catapult_fpga_latency
Throughput,712.7583749109052,catapult,CLB,466,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,LUT,2189,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,DSP,1,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,713.7758743754462,catapult,CLB,489,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,LUT,2188,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,DSP,1,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,600,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,3183,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,1461,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,335,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1492,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,855,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,855,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,407,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2212,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,2,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,CLB,409,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,LUT,2181,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,403,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,2192,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1277.139208173691,catapult,CLB,329,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,LUT,1856,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,DSP,2,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,1180.637544273908,catapult,CLB,231,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,LUT,1007,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,FF,871,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,DSP,2,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,BRAM,0,FF,871,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,624,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,3444,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1490,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1490,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,CLB,617,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,LUT,3426,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,FF,1484,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,DSP,2,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,BRAM,0,FF,1484,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,655,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,3610,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1493,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1493,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,CLB,648,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,LUT,3426,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,DSP,2,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,320,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,1330,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,878,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,2,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,0,FF,878,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,724,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,3922,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,CLB,726,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,LUT,3929,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,708,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,3843,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,CLB,693,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,LUT,3527,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,CLB,421,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,LUT,1814,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,DSP,2,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1148.105625717566,catapult,CLB,405,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,LUT,2187,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,427,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,2375,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1306,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,3,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1306,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,CLB,462,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,LUT,2368,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,DSP,3,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,BRAM,0,FF,1303,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,413,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2184,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1281,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1281,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,CLB,276,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,LUT,1492,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,DSP,3,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,562,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,2796,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1312,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,3,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1312,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,CLB,516,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,LUT,2807,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,FF,1317,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,DSP,3,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,BRAM,0,FF,1317,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,CLB,518,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,LUT,2884,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,FF,1314,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,DSP,3,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,BRAM,0,FF,1314,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,CLB,498,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,LUT,2672,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,FF,1293,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,DSP,3,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,BRAM,0,FF,1293,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,CLB,378,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,LUT,1762,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,FF,907,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,DSP,3,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,BRAM,0,FF,907,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,665,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,3463,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,CLB,703,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,LUT,3585,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,DSP,3,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,BRAM,0,FF,1329,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,CLB,639,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,LUT,3275,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,CLB,631,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,LUT,3008,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,CLB,524,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,LUT,2311,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,FF,921,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,DSP,3,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,BRAM,0,FF,921,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,CLB,649,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,LUT,3974,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,CLB,602,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,LUT,3422,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,DSP,4,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,BRAM,0,FF,1516,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,CLB,243,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,LUT,1297,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,FF,946,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,DSP,4,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,BRAM,0,FF,946,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,CLB,607,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,LUT,3462,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,FF,1520,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,DSP,4,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,BRAM,0,FF,1520,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,553,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3004,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1519,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,CLB,358,FF,957,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,LUT,1671,FF,957,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,DSP,4,FF,957,catapult_fpga_latency
Throughput,1742.1602787456447,catapult,BRAM,0,FF,957,catapult_fpga_latency
Throughput,1567.398119122257,catapult,CLB,716,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,LUT,3956,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,FF,1529,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,DSP,4,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,BRAM,0,FF,1529,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,CLB,669,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,LUT,3536,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,FF,1533,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,DSP,4,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,BRAM,0,FF,1533,catapult_fpga_latency
Throughput,1733.1022530329287,catapult,CLB,497,FF,970,catapult_fpga_latency
Throughput,1733.1022530329287,catapult,LUT,2272,FF,970,catapult_fpga_latency
Throughput,1733.1022530329287,catapult,FF,970,FF,970,catapult_fpga_latency
Throughput,1733.1022530329287,catapult,DSP,4,FF,970,catapult_fpga_latency
Throughput,1733.1022530329287,catapult,BRAM,0,FF,970,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,306,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1571,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,1488,catapult_fpga_latency
Throughput,717.3601147776184,catapult,CLB,290,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,LUT,1442,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,DSP,1,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,724.6376811594204,catapult,CLB,291,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,LUT,1415,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,DSP,1,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,861.3264427217916,catapult,CLB,267,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,LUT,1257,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,DSP,1,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,BRAM,0,FF,1434,catapult_fpga_latency
Throughput,761.6146230007616,catapult,CLB,195,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,LUT,798,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,DSP,1,FF,834,catapult_fpga_latency
Throughput,761.6146230007616,catapult,BRAM,0,FF,834,catapult_fpga_latency
Throughput,675.2194463200541,catapult,CLB,480,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,LUT,2126,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,FF,1502,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,DSP,1,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,BRAM,0,FF,1502,catapult_fpga_latency
Throughput,645.5777921239509,catapult,CLB,468,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,LUT,2081,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,DSP,1,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,661.3756613756614,catapult,CLB,504,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,LUT,2129,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,DSP,1,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,694.4444444444445,catapult,CLB,530,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,LUT,2904,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,FF,1451,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,DSP,1,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,BRAM,0,FF,1451,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,283,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,1006,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,1,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,0,FF,841,catapult_fpga_latency
Throughput,700.7708479327259,catapult,CLB,473,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,LUT,2370,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,FF,1508,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,DSP,1,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,BRAM,0,FF,1508,catapult_fpga_latency
Throughput,712.7583749109052,catapult,CLB,466,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,LUT,2189,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,DSP,1,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,719.9424046076314,catapult,CLB,497,FF,1458,catapult_fpga_latency
Throughput,719.9424046076314,catapult,LUT,2188,FF,1458,catapult_fpga_latency
Throughput,719.9424046076314,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,719.9424046076314,catapult,DSP,1,FF,1458,catapult_fpga_latency
Throughput,719.9424046076314,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,600,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,3183,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,1461,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,335,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1492,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,855,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,855,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,407,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2212,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,2,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,CLB,409,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,LUT,2181,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,403,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,2192,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1277.139208173691,catapult,CLB,329,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,LUT,1856,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,DSP,2,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,1180.637544273908,catapult,CLB,231,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,LUT,1007,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,FF,871,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,DSP,2,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,BRAM,0,FF,871,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,624,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,3444,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1490,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1490,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,CLB,617,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,LUT,3426,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,FF,1484,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,DSP,2,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,BRAM,0,FF,1484,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,655,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,3610,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1493,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1493,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,CLB,648,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,LUT,3426,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,DSP,2,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,320,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,1330,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,878,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,2,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,0,FF,878,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,724,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,3922,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,CLB,726,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,LUT,3929,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1153.4025374855823,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,708,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,3843,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,CLB,693,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,LUT,3527,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,CLB,421,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,LUT,1814,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,DSP,2,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1148.105625717566,catapult,CLB,405,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,LUT,2187,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,427,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,2375,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1306,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,3,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1306,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,CLB,462,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,LUT,2368,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,DSP,3,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,BRAM,0,FF,1303,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,413,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2184,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1281,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1281,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,CLB,276,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,LUT,1492,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,DSP,3,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,562,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,2796,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1312,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,3,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1312,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,CLB,516,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,LUT,2807,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,FF,1317,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,DSP,3,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,BRAM,0,FF,1317,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,CLB,518,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,LUT,2884,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,FF,1314,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,DSP,3,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,BRAM,0,FF,1314,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,CLB,498,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,LUT,2672,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,FF,1293,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,DSP,3,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,BRAM,0,FF,1293,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,CLB,378,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,LUT,1762,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,FF,907,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,DSP,3,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,BRAM,0,FF,907,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,665,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,3463,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,CLB,703,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,LUT,3585,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,DSP,3,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,BRAM,0,FF,1329,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,CLB,639,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,LUT,3275,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,CLB,631,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,LUT,3008,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,CLB,524,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,LUT,2311,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,FF,921,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,DSP,3,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,BRAM,0,FF,921,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,CLB,649,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,LUT,3974,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,CLB,602,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,LUT,3422,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,DSP,4,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,BRAM,0,FF,1516,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,CLB,243,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,LUT,1297,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,FF,946,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,DSP,4,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,BRAM,0,FF,946,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,CLB,607,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,LUT,3462,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,FF,1520,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,DSP,4,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,BRAM,0,FF,1520,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,553,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3004,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1519,catapult_fpga_latency
Throughput,1721.170395869191,catapult,CLB,364,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,LUT,1670,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,DSP,4,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,BRAM,0,FF,957,catapult_fpga_latency
Throughput,1567.398119122257,catapult,CLB,716,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,LUT,3956,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,FF,1529,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,DSP,4,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,BRAM,0,FF,1529,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,CLB,669,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,LUT,3536,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,FF,1533,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,DSP,4,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,BRAM,0,FF,1533,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,CLB,497,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,LUT,2273,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,FF,970,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,DSP,4,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,BRAM,0,FF,970,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,306,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1571,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,1488,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,1488,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,1488,catapult_fpga_latency
Throughput,717.3601147776184,catapult,CLB,290,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,LUT,1442,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,FF,1438,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,DSP,1,FF,1438,catapult_fpga_latency
Throughput,717.3601147776184,catapult,BRAM,0,FF,1438,catapult_fpga_latency
Throughput,724.6376811594204,catapult,CLB,291,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,LUT,1415,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,FF,1440,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,DSP,1,FF,1440,catapult_fpga_latency
Throughput,724.6376811594204,catapult,BRAM,0,FF,1440,catapult_fpga_latency
Throughput,861.3264427217916,catapult,CLB,267,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,LUT,1257,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,FF,1434,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,DSP,1,FF,1434,catapult_fpga_latency
Throughput,861.3264427217916,catapult,BRAM,0,FF,1434,catapult_fpga_latency
Throughput,778.816199376947,catapult,CLB,193,FF,834,catapult_fpga_latency
Throughput,778.816199376947,catapult,LUT,798,FF,834,catapult_fpga_latency
Throughput,778.816199376947,catapult,FF,834,FF,834,catapult_fpga_latency
Throughput,778.816199376947,catapult,DSP,1,FF,834,catapult_fpga_latency
Throughput,778.816199376947,catapult,BRAM,0,FF,834,catapult_fpga_latency
Throughput,675.2194463200541,catapult,CLB,480,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,LUT,2126,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,FF,1502,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,DSP,1,FF,1502,catapult_fpga_latency
Throughput,675.2194463200541,catapult,BRAM,0,FF,1502,catapult_fpga_latency
Throughput,645.5777921239509,catapult,CLB,468,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,LUT,2081,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,FF,1452,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,DSP,1,FF,1452,catapult_fpga_latency
Throughput,645.5777921239509,catapult,BRAM,0,FF,1452,catapult_fpga_latency
Throughput,661.3756613756614,catapult,CLB,504,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,LUT,2129,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,FF,1455,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,DSP,1,FF,1455,catapult_fpga_latency
Throughput,661.3756613756614,catapult,BRAM,0,FF,1455,catapult_fpga_latency
Throughput,694.4444444444445,catapult,CLB,530,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,LUT,2904,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,FF,1451,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,DSP,1,FF,1451,catapult_fpga_latency
Throughput,694.4444444444445,catapult,BRAM,0,FF,1451,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,283,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,1006,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,841,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,1,FF,841,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,0,FF,841,catapult_fpga_latency
Throughput,700.7708479327259,catapult,CLB,473,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,LUT,2370,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,FF,1508,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,DSP,1,FF,1508,catapult_fpga_latency
Throughput,700.7708479327259,catapult,BRAM,0,FF,1508,catapult_fpga_latency
Throughput,712.7583749109052,catapult,CLB,466,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,LUT,2189,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,FF,1456,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,DSP,1,FF,1456,catapult_fpga_latency
Throughput,712.7583749109052,catapult,BRAM,0,FF,1456,catapult_fpga_latency
Throughput,713.7758743754462,catapult,CLB,489,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,LUT,2188,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,FF,1458,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,DSP,1,FF,1458,catapult_fpga_latency
Throughput,713.7758743754462,catapult,BRAM,0,FF,1458,catapult_fpga_latency
Throughput,653.1678641410842,catapult,CLB,600,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,LUT,3183,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,FF,1461,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,DSP,1,FF,1461,catapult_fpga_latency
Throughput,653.1678641410842,catapult,BRAM,0,FF,1461,catapult_fpga_latency
Throughput,747.3841554559043,catapult,CLB,335,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,LUT,1492,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,FF,855,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,DSP,1,FF,855,catapult_fpga_latency
Throughput,747.3841554559043,catapult,BRAM,0,FF,855,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,CLB,407,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,LUT,2212,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,FF,1477,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,DSP,2,FF,1477,catapult_fpga_latency
Throughput,1236.0939431396785,catapult,BRAM,0,FF,1477,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,CLB,409,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,LUT,2181,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1177.8563015312131,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,CLB,403,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,LUT,2192,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1144.1647597254005,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1277.139208173691,catapult,CLB,329,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,LUT,1856,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,FF,1457,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,DSP,2,FF,1457,catapult_fpga_latency
Throughput,1277.139208173691,catapult,BRAM,0,FF,1457,catapult_fpga_latency
Throughput,1180.637544273908,catapult,CLB,231,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,LUT,1007,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,FF,871,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,DSP,2,FF,871,catapult_fpga_latency
Throughput,1180.637544273908,catapult,BRAM,0,FF,871,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,CLB,624,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,LUT,3444,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,FF,1490,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,DSP,2,FF,1490,catapult_fpga_latency
Throughput,1189.0606420927468,catapult,BRAM,0,FF,1490,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,CLB,617,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,LUT,3426,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,FF,1484,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,DSP,2,FF,1484,catapult_fpga_latency
Throughput,1168.2242990654206,catapult,BRAM,0,FF,1484,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,CLB,655,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,LUT,3610,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,FF,1493,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,DSP,2,FF,1493,catapult_fpga_latency
Throughput,1199.0407673860911,catapult,BRAM,0,FF,1493,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,CLB,648,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,LUT,3426,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,FF,1478,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,DSP,2,FF,1478,catapult_fpga_latency
Throughput,1270.6480304955526,catapult,BRAM,0,FF,1478,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,320,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,1330,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,878,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,2,FF,878,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,0,FF,878,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,724,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,3922,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1164.1443538998838,catapult,CLB,734,FF,1499,catapult_fpga_latency
Throughput,1164.1443538998838,catapult,LUT,3930,FF,1499,catapult_fpga_latency
Throughput,1164.1443538998838,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1164.1443538998838,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1164.1443538998838,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,708,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,3843,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,2,FF,1499,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,CLB,693,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,LUT,3527,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,FF,1479,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,DSP,2,FF,1479,catapult_fpga_latency
Throughput,1184.8341232227488,catapult,BRAM,0,FF,1479,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,CLB,421,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,LUT,1814,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,FF,892,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,DSP,2,FF,892,catapult_fpga_latency
Throughput,1078.7486515641856,catapult,BRAM,0,FF,892,catapult_fpga_latency
Throughput,1148.105625717566,catapult,CLB,405,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,LUT,2187,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1148.105625717566,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1126.126126126126,catapult,CLB,427,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,LUT,2375,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,FF,1306,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,DSP,3,FF,1306,catapult_fpga_latency
Throughput,1126.126126126126,catapult,BRAM,0,FF,1306,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,CLB,462,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,LUT,2368,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,FF,1303,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,DSP,3,FF,1303,catapult_fpga_latency
Throughput,1107.4197120708748,catapult,BRAM,0,FF,1303,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,CLB,413,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,LUT,2184,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,FF,1281,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,DSP,3,FF,1281,catapult_fpga_latency
Throughput,1149.4252873563219,catapult,BRAM,0,FF,1281,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,CLB,276,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,LUT,1492,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,FF,900,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,DSP,3,FF,900,catapult_fpga_latency
Throughput,1083.4236186348862,catapult,BRAM,0,FF,900,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,CLB,562,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,LUT,2796,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,FF,1312,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,DSP,3,FF,1312,catapult_fpga_latency
Throughput,1100.1100110011002,catapult,BRAM,0,FF,1312,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,CLB,516,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,LUT,2807,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,FF,1317,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,DSP,3,FF,1317,catapult_fpga_latency
Throughput,1109.8779134295228,catapult,BRAM,0,FF,1317,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,CLB,518,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,LUT,2884,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,FF,1314,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,DSP,3,FF,1314,catapult_fpga_latency
Throughput,1090.5125408942204,catapult,BRAM,0,FF,1314,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,CLB,498,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,LUT,2672,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,FF,1293,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,DSP,3,FF,1293,catapult_fpga_latency
Throughput,1119.8208286674133,catapult,BRAM,0,FF,1293,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,CLB,378,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,LUT,1762,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,FF,907,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,DSP,3,FF,907,catapult_fpga_latency
Throughput,1113.5857461024498,catapult,BRAM,0,FF,907,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,CLB,665,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,LUT,3463,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1086.9565217391305,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,CLB,703,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,LUT,3585,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,FF,1329,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,DSP,3,FF,1329,catapult_fpga_latency
Throughput,1140.2508551881415,catapult,BRAM,0,FF,1329,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,CLB,639,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,LUT,3275,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,FF,1321,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,DSP,3,FF,1321,catapult_fpga_latency
Throughput,1121.0762331838564,catapult,BRAM,0,FF,1321,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,CLB,631,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,LUT,3008,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,FF,1301,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,DSP,3,FF,1301,catapult_fpga_latency
Throughput,1122.3344556677891,catapult,BRAM,0,FF,1301,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,CLB,524,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,LUT,2311,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,FF,921,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,DSP,3,FF,921,catapult_fpga_latency
Throughput,1074.1138560687434,catapult,BRAM,0,FF,921,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,CLB,649,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,LUT,3974,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1540.8320493066258,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,CLB,628,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,LUT,3727,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,FF,1489,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,DSP,4,FF,1489,catapult_fpga_latency
Throughput,1552.7950310559006,catapult,BRAM,0,FF,1489,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,CLB,602,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,LUT,3422,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,FF,1516,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,DSP,4,FF,1516,catapult_fpga_latency
Throughput,1508.2956259426849,catapult,BRAM,0,FF,1516,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,CLB,243,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,LUT,1297,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,FF,946,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,DSP,4,FF,946,catapult_fpga_latency
Throughput,1766.7844522968198,catapult,BRAM,0,FF,946,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,CLB,607,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,LUT,3462,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,FF,1520,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,DSP,4,FF,1520,catapult_fpga_latency
Throughput,1529.0519877675843,catapult,BRAM,0,FF,1520,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,601,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3170,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1499,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1499,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,CLB,553,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,LUT,3004,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,FF,1519,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,DSP,4,FF,1519,catapult_fpga_latency
Throughput,1572.3270440251574,catapult,BRAM,0,FF,1519,catapult_fpga_latency
Throughput,1721.170395869191,catapult,CLB,364,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,LUT,1670,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,FF,957,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,DSP,4,FF,957,catapult_fpga_latency
Throughput,1721.170395869191,catapult,BRAM,0,FF,957,catapult_fpga_latency
Throughput,1567.398119122257,catapult,CLB,716,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,LUT,3956,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,FF,1529,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,DSP,4,FF,1529,catapult_fpga_latency
Throughput,1567.398119122257,catapult,BRAM,0,FF,1529,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,CLB,718,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,LUT,3925,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,FF,1509,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,DSP,4,FF,1509,catapult_fpga_latency
Throughput,1515.1515151515152,catapult,BRAM,0,FF,1509,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,CLB,669,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,LUT,3536,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,FF,1533,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,DSP,4,FF,1533,catapult_fpga_latency
Throughput,1602.5641025641025,catapult,BRAM,0,FF,1533,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,CLB,497,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,LUT,2273,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,FF,970,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,DSP,4,FF,970,catapult_fpga_latency
Throughput,1724.1379310344828,catapult,BRAM,0,FF,970,catapult_fpga_latency
Throughput,223.16447221602323,catapult,CLB,471,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,LUT,2489,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,FF,2754,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,DSP,1,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,BRAM,0,FF,2754,catapult_fpga_latency
Throughput,122.77470841006753,catapult,CLB,166,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,LUT,810,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,FF,167,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,DSP,1,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,BRAM,16,FF,167,catapult_fpga_latency
Throughput,127.58356723653995,catapult,CLB,122,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,LUT,641,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,BRAM,8,FF,156,catapult_fpga_latency
Throughput,128.5677552069941,catapult,CLB,108,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,LUT,572,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,BRAM,4,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,CLB,94,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,LUT,489,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,BRAM,2,FF,152,catapult_fpga_latency
Throughput,130.97576948264572,catapult,CLB,90,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,LUT,483,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,FF,147,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,DSP,1,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,BRAM,1,FF,147,catapult_fpga_latency
Throughput,192.12295869356387,catapult,CLB,604,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,LUT,3184,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,110.80332409972299,catapult,CLB,213,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,LUT,898,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,BRAM,16,FF,173,catapult_fpga_latency
Throughput,120.06243246488174,catapult,CLB,140,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,LUT,716,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,BRAM,8,FF,163,catapult_fpga_latency
Throughput,132.1178491214163,catapult,CLB,140,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,LUT,669,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,BRAM,4,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,CLB,135,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,LUT,563,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,BRAM,2,FF,159,catapult_fpga_latency
Throughput,139.95801259622112,catapult,CLB,125,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,LUT,608,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,FF,154,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,DSP,1,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,BRAM,1,FF,154,catapult_fpga_latency
Throughput,198.53087155052611,catapult,CLB,625,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,LUT,2805,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,FF,2773,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,DSP,1,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,BRAM,0,FF,2773,catapult_fpga_latency
Throughput,119.01928112354202,catapult,CLB,280,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,LUT,1209,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,FF,184,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,DSP,1,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,BRAM,16,FF,184,catapult_fpga_latency
Throughput,105.50749103186325,catapult,CLB,233,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,LUT,1013,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,BRAM,8,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,211,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,885,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,CLB,198,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,LUT,854,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,BRAM,2,FF,173,catapult_fpga_latency
Throughput,112.8286133363421,catapult,CLB,170,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,LUT,802,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,FF,168,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,DSP,1,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,BRAM,1,FF,168,catapult_fpga_latency
Throughput,333.4444814938313,catapult,CLB,529,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,LUT,2675,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,FF,2753,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,DSP,2,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,BRAM,0,FF,2753,catapult_fpga_latency
Throughput,134.33637829124126,catapult,CLB,215,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,LUT,942,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,FF,212,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,DSP,1,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,BRAM,16,FF,212,catapult_fpga_latency
Throughput,139.29516645772392,catapult,CLB,125,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,LUT,721,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,BRAM,8,FF,200,catapult_fpga_latency
Throughput,144.07145944388415,catapult,CLB,116,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,LUT,650,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,BRAM,4,FF,196,catapult_fpga_latency
Throughput,161.86468112657818,catapult,CLB,97,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,LUT,561,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,BRAM,2,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,CLB,103,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,LUT,541,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,BRAM,1,FF,193,catapult_fpga_latency
Throughput,351.37034434293747,catapult,CLB,724,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,LUT,3464,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,FF,2778,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,DSP,2,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,BRAM,0,FF,2778,catapult_fpga_latency
Throughput,131.57894736842104,catapult,CLB,262,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,LUT,1409,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,FF,220,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,DSP,1,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,BRAM,16,FF,220,catapult_fpga_latency
Throughput,141.9849495953429,catapult,CLB,187,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,LUT,1011,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,FF,208,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,DSP,1,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,BRAM,8,FF,208,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,150,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,844,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,4,FF,203,catapult_fpga_latency
Throughput,147.42739200943535,catapult,CLB,177,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,LUT,818,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,BRAM,2,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,CLB,149,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,LUT,713,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,BRAM,1,FF,200,catapult_fpga_latency
Throughput,345.3038674033149,catapult,CLB,722,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,LUT,3403,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,FF,2786,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,DSP,2,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,BRAM,0,FF,2786,catapult_fpga_latency
Throughput,127.25884448969202,catapult,CLB,443,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,LUT,1759,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,FF,229,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,DSP,1,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,BRAM,16,FF,229,catapult_fpga_latency
Throughput,125.50200803212853,catapult,CLB,310,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,LUT,1401,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,142.04545454545453,catapult,CLB,235,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,LUT,1184,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,BRAM,4,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,CLB,202,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,LUT,1060,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,BRAM,2,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,CLB,213,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,LUT,965,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,BRAM,1,FF,214,catapult_fpga_latency
Throughput,458.0852038479157,catapult,CLB,520,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,LUT,2732,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,FF,2382,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,DSP,3,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,BRAM,0,FF,2382,catapult_fpga_latency
Throughput,190.22256039566292,catapult,CLB,295,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,LUT,1464,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,FF,506,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,DSP,3,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,BRAM,16,FF,506,catapult_fpga_latency
Throughput,149.83518130056936,catapult,CLB,151,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,LUT,872,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,BRAM,8,FF,257,catapult_fpga_latency
Throughput,152.97537096527458,catapult,CLB,133,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,LUT,709,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,155.11090429657204,catapult,CLB,111,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,LUT,606,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,BRAM,2,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,CLB,112,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,LUT,565,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,BRAM,1,FF,247,catapult_fpga_latency
Throughput,460.40515653775327,catapult,CLB,658,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,LUT,3420,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,FF,2395,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,DSP,3,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,BRAM,0,FF,2395,catapult_fpga_latency
Throughput,185.70102135561746,catapult,CLB,363,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,LUT,1929,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,FF,522,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,DSP,3,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,BRAM,16,FF,522,catapult_fpga_latency
Throughput,148.8316713796696,catapult,CLB,235,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,LUT,1278,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,BRAM,8,FF,271,catapult_fpga_latency
Throughput,156.64160401002508,catapult,CLB,205,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,LUT,1049,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,163.02575806977504,catapult,CLB,210,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,LUT,916,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,149.16467780429593,catapult,CLB,174,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,LUT,847,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,FF,255,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,DSP,1,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,BRAM,1,FF,255,catapult_fpga_latency
Throughput,415.8004158004158,catapult,CLB,694,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,LUT,3426,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,FF,2407,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,DSP,3,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,BRAM,0,FF,2407,catapult_fpga_latency
Throughput,177.93594306049823,catapult,CLB,429,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,LUT,2181,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,FF,530,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,DSP,3,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,BRAM,16,FF,530,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,306,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,1626,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,8,FF,282,catapult_fpga_latency
Throughput,153.75153751537516,catapult,CLB,243,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,LUT,1349,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,BRAM,4,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,CLB,299,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,LUT,1198,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,127.33987011333248,catapult,CLB,273,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,LUT,1157,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,BRAM,1,FF,272,catapult_fpga_latency
Throughput,564.9717514124294,catapult,CLB,547,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,LUT,2942,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,FF,2717,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,DSP,4,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,BRAM,0,FF,2717,catapult_fpga_latency
Throughput,236.18327822390177,catapult,CLB,198,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,LUT,901,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,BRAM,16,FF,313,catapult_fpga_latency
Throughput,170.76502732240436,catapult,CLB,131,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,LUT,726,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,FF,321,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,DSP,1,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,BRAM,8,FF,321,catapult_fpga_latency
Throughput,186.01190476190476,catapult,CLB,118,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,LUT,621,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,FF,317,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,DSP,1,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,BRAM,4,FF,317,catapult_fpga_latency
Throughput,189.3222264293828,catapult,CLB,110,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,LUT,561,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,BRAM,2,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,CLB,100,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,LUT,528,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,BRAM,1,FF,315,catapult_fpga_latency
Throughput,578.7037037037037,catapult,CLB,660,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,LUT,3566,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,FF,2738,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,DSP,4,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,BRAM,0,FF,2738,catapult_fpga_latency
Throughput,221.97558268590453,catapult,CLB,327,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,LUT,1582,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,BRAM,16,FF,325,catapult_fpga_latency
Throughput,168.63406408094434,catapult,CLB,269,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,LUT,1350,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,FF,331,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,DSP,1,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,BRAM,8,FF,331,catapult_fpga_latency
Throughput,160.51364365971108,catapult,CLB,225,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,LUT,1103,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,158.4534938995405,catapult,CLB,187,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,LUT,926,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,CLB,185,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,LUT,882,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,514.9330587023687,catapult,CLB,770,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,LUT,3722,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,FF,2744,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,DSP,4,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,BRAM,0,FF,2744,catapult_fpga_latency
Throughput,229.30520522815866,catapult,CLB,388,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,LUT,1994,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,DSP,2,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,BRAM,16,FF,332,catapult_fpga_latency
Throughput,156.61707126076743,catapult,CLB,344,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,LUT,1660,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,FF,342,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,DSP,1,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,BRAM,8,FF,342,catapult_fpga_latency
Throughput,166.6944490748458,catapult,CLB,295,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,LUT,1422,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,BRAM,4,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,CLB,286,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,LUT,1239,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,BRAM,2,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,CLB,268,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,LUT,1168,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,BRAM,1,FF,337,catapult_fpga_latency
Throughput,223.16447221602323,catapult,CLB,471,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,LUT,2489,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,FF,2754,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,DSP,1,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,BRAM,0,FF,2754,catapult_fpga_latency
Throughput,122.77470841006753,catapult,CLB,166,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,LUT,810,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,FF,167,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,DSP,1,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,BRAM,16,FF,167,catapult_fpga_latency
Throughput,127.58356723653995,catapult,CLB,122,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,LUT,641,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,BRAM,8,FF,156,catapult_fpga_latency
Throughput,128.5677552069941,catapult,CLB,108,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,LUT,572,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,BRAM,4,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,CLB,94,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,LUT,489,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,BRAM,2,FF,152,catapult_fpga_latency
Throughput,130.97576948264572,catapult,CLB,90,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,LUT,483,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,FF,147,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,DSP,1,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,BRAM,1,FF,147,catapult_fpga_latency
Throughput,192.12295869356387,catapult,CLB,604,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,LUT,3184,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,110.80332409972299,catapult,CLB,213,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,LUT,898,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,BRAM,16,FF,173,catapult_fpga_latency
Throughput,120.06243246488174,catapult,CLB,140,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,LUT,716,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,BRAM,8,FF,163,catapult_fpga_latency
Throughput,132.1178491214163,catapult,CLB,140,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,LUT,669,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,BRAM,4,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,CLB,135,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,LUT,563,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,BRAM,2,FF,159,catapult_fpga_latency
Throughput,139.95801259622112,catapult,CLB,125,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,LUT,608,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,FF,154,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,DSP,1,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,BRAM,1,FF,154,catapult_fpga_latency
Throughput,198.53087155052611,catapult,CLB,625,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,LUT,2805,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,FF,2773,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,DSP,1,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,BRAM,0,FF,2773,catapult_fpga_latency
Throughput,119.01928112354202,catapult,CLB,280,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,LUT,1209,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,FF,184,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,DSP,1,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,BRAM,16,FF,184,catapult_fpga_latency
Throughput,105.50749103186325,catapult,CLB,233,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,LUT,1013,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,BRAM,8,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,211,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,885,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,CLB,198,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,LUT,854,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,BRAM,2,FF,173,catapult_fpga_latency
Throughput,112.8286133363421,catapult,CLB,170,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,LUT,802,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,FF,168,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,DSP,1,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,BRAM,1,FF,168,catapult_fpga_latency
Throughput,333.4444814938313,catapult,CLB,529,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,LUT,2675,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,FF,2753,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,DSP,2,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,BRAM,0,FF,2753,catapult_fpga_latency
Throughput,134.33637829124126,catapult,CLB,215,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,LUT,942,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,FF,212,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,DSP,1,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,BRAM,16,FF,212,catapult_fpga_latency
Throughput,139.29516645772392,catapult,CLB,125,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,LUT,721,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,BRAM,8,FF,200,catapult_fpga_latency
Throughput,144.07145944388415,catapult,CLB,116,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,LUT,650,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,BRAM,4,FF,196,catapult_fpga_latency
Throughput,161.86468112657818,catapult,CLB,97,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,LUT,561,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,BRAM,2,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,CLB,103,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,LUT,541,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,BRAM,1,FF,193,catapult_fpga_latency
Throughput,351.37034434293747,catapult,CLB,724,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,LUT,3464,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,FF,2778,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,DSP,2,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,BRAM,0,FF,2778,catapult_fpga_latency
Throughput,131.57894736842104,catapult,CLB,262,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,LUT,1409,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,FF,220,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,DSP,1,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,BRAM,16,FF,220,catapult_fpga_latency
Throughput,141.9849495953429,catapult,CLB,187,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,LUT,1011,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,FF,208,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,DSP,1,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,BRAM,8,FF,208,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,150,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,844,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,4,FF,203,catapult_fpga_latency
Throughput,147.42739200943535,catapult,CLB,177,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,LUT,818,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,BRAM,2,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,CLB,149,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,LUT,713,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,BRAM,1,FF,200,catapult_fpga_latency
Throughput,345.3038674033149,catapult,CLB,722,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,LUT,3403,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,FF,2786,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,DSP,2,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,BRAM,0,FF,2786,catapult_fpga_latency
Throughput,127.25884448969202,catapult,CLB,443,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,LUT,1759,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,FF,229,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,DSP,1,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,BRAM,16,FF,229,catapult_fpga_latency
Throughput,125.50200803212853,catapult,CLB,310,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,LUT,1401,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,142.04545454545453,catapult,CLB,235,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,LUT,1184,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,BRAM,4,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,CLB,202,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,LUT,1060,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,BRAM,2,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,CLB,213,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,LUT,965,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,BRAM,1,FF,214,catapult_fpga_latency
Throughput,458.0852038479157,catapult,CLB,520,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,LUT,2732,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,FF,2382,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,DSP,3,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,BRAM,0,FF,2382,catapult_fpga_latency
Throughput,149.83518130056936,catapult,CLB,151,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,LUT,872,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,BRAM,8,FF,257,catapult_fpga_latency
Throughput,153.11590874291838,catapult,CLB,132,FF,250,catapult_fpga_latency
Throughput,153.11590874291838,catapult,LUT,709,FF,250,catapult_fpga_latency
Throughput,153.11590874291838,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,153.11590874291838,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,153.11590874291838,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,155.11090429657204,catapult,CLB,111,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,LUT,606,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,BRAM,2,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,CLB,112,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,LUT,565,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,BRAM,1,FF,247,catapult_fpga_latency
Throughput,460.40515653775327,catapult,CLB,658,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,LUT,3420,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,FF,2395,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,DSP,3,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,BRAM,0,FF,2395,catapult_fpga_latency
Throughput,185.70102135561746,catapult,CLB,363,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,LUT,1929,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,FF,522,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,DSP,3,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,BRAM,16,FF,522,catapult_fpga_latency
Throughput,148.8316713796696,catapult,CLB,235,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,LUT,1278,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,BRAM,8,FF,271,catapult_fpga_latency
Throughput,156.64160401002508,catapult,CLB,205,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,LUT,1049,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,163.02575806977504,catapult,CLB,210,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,LUT,916,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,149.16467780429593,catapult,CLB,174,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,LUT,847,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,FF,255,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,DSP,1,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,BRAM,1,FF,255,catapult_fpga_latency
Throughput,415.8004158004158,catapult,CLB,694,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,LUT,3426,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,FF,2407,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,DSP,3,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,BRAM,0,FF,2407,catapult_fpga_latency
Throughput,177.93594306049823,catapult,CLB,429,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,LUT,2181,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,FF,530,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,DSP,3,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,BRAM,16,FF,530,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,306,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,1626,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,8,FF,282,catapult_fpga_latency
Throughput,153.75153751537516,catapult,CLB,243,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,LUT,1349,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,BRAM,4,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,CLB,299,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,LUT,1198,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,127.33987011333248,catapult,CLB,273,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,LUT,1157,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,BRAM,1,FF,272,catapult_fpga_latency
Throughput,564.9717514124294,catapult,CLB,547,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,LUT,2942,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,FF,2717,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,DSP,4,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,BRAM,0,FF,2717,catapult_fpga_latency
Throughput,236.18327822390177,catapult,CLB,198,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,LUT,901,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,BRAM,16,FF,313,catapult_fpga_latency
Throughput,170.76502732240436,catapult,CLB,131,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,LUT,726,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,FF,321,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,DSP,1,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,BRAM,8,FF,321,catapult_fpga_latency
Throughput,186.01190476190476,catapult,CLB,118,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,LUT,621,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,FF,317,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,DSP,1,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,BRAM,4,FF,317,catapult_fpga_latency
Throughput,189.3222264293828,catapult,CLB,110,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,LUT,561,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,BRAM,2,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,CLB,100,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,LUT,528,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,BRAM,1,FF,315,catapult_fpga_latency
Throughput,578.7037037037037,catapult,CLB,660,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,LUT,3566,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,FF,2738,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,DSP,4,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,BRAM,0,FF,2738,catapult_fpga_latency
Throughput,221.97558268590453,catapult,CLB,327,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,LUT,1582,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,BRAM,16,FF,325,catapult_fpga_latency
Throughput,168.63406408094434,catapult,CLB,269,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,LUT,1350,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,FF,331,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,DSP,1,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,BRAM,8,FF,331,catapult_fpga_latency
Throughput,160.51364365971108,catapult,CLB,225,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,LUT,1103,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,158.4534938995405,catapult,CLB,187,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,LUT,926,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,CLB,185,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,LUT,882,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,514.9330587023687,catapult,CLB,770,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,LUT,3722,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,FF,2744,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,DSP,4,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,BRAM,0,FF,2744,catapult_fpga_latency
Throughput,229.30520522815866,catapult,CLB,388,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,LUT,1994,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,DSP,2,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,BRAM,16,FF,332,catapult_fpga_latency
Throughput,156.61707126076743,catapult,CLB,344,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,LUT,1660,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,FF,342,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,DSP,1,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,BRAM,8,FF,342,catapult_fpga_latency
Throughput,166.6944490748458,catapult,CLB,295,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,LUT,1422,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,BRAM,4,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,CLB,286,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,LUT,1239,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,BRAM,2,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,CLB,268,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,LUT,1168,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,BRAM,1,FF,337,catapult_fpga_latency
Throughput,223.16447221602323,catapult,CLB,471,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,LUT,2489,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,FF,2754,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,DSP,1,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,BRAM,0,FF,2754,catapult_fpga_latency
Throughput,122.77470841006753,catapult,CLB,166,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,LUT,810,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,FF,167,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,DSP,1,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,BRAM,16,FF,167,catapult_fpga_latency
Throughput,127.58356723653995,catapult,CLB,122,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,LUT,641,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,BRAM,8,FF,156,catapult_fpga_latency
Throughput,128.5677552069941,catapult,CLB,108,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,LUT,572,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,BRAM,4,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,CLB,94,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,LUT,489,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,BRAM,2,FF,152,catapult_fpga_latency
Throughput,130.97576948264572,catapult,CLB,90,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,LUT,483,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,FF,147,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,DSP,1,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,BRAM,1,FF,147,catapult_fpga_latency
Throughput,192.12295869356387,catapult,CLB,604,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,LUT,3184,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,110.80332409972299,catapult,CLB,213,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,LUT,898,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,BRAM,16,FF,173,catapult_fpga_latency
Throughput,120.06243246488174,catapult,CLB,140,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,LUT,716,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,BRAM,8,FF,163,catapult_fpga_latency
Throughput,132.1178491214163,catapult,CLB,140,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,LUT,669,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,BRAM,4,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,CLB,135,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,LUT,563,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,BRAM,2,FF,159,catapult_fpga_latency
Throughput,139.95801259622112,catapult,CLB,125,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,LUT,608,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,FF,154,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,DSP,1,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,BRAM,1,FF,154,catapult_fpga_latency
Throughput,198.53087155052611,catapult,CLB,625,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,LUT,2805,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,FF,2773,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,DSP,1,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,BRAM,0,FF,2773,catapult_fpga_latency
Throughput,119.01928112354202,catapult,CLB,280,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,LUT,1209,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,FF,184,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,DSP,1,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,BRAM,16,FF,184,catapult_fpga_latency
Throughput,105.50749103186325,catapult,CLB,233,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,LUT,1013,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,BRAM,8,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,211,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,885,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,CLB,198,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,LUT,854,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,BRAM,2,FF,173,catapult_fpga_latency
Throughput,112.8286133363421,catapult,CLB,170,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,LUT,802,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,FF,168,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,DSP,1,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,BRAM,1,FF,168,catapult_fpga_latency
Throughput,333.4444814938313,catapult,CLB,529,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,LUT,2675,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,FF,2753,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,DSP,2,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,BRAM,0,FF,2753,catapult_fpga_latency
Throughput,134.33637829124126,catapult,CLB,215,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,LUT,942,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,FF,212,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,DSP,1,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,BRAM,16,FF,212,catapult_fpga_latency
Throughput,139.29516645772392,catapult,CLB,125,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,LUT,721,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,BRAM,8,FF,200,catapult_fpga_latency
Throughput,144.07145944388415,catapult,CLB,116,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,LUT,650,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,BRAM,4,FF,196,catapult_fpga_latency
Throughput,161.86468112657818,catapult,CLB,97,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,LUT,561,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,BRAM,2,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,CLB,103,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,LUT,541,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,BRAM,1,FF,193,catapult_fpga_latency
Throughput,351.37034434293747,catapult,CLB,724,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,LUT,3464,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,FF,2778,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,DSP,2,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,BRAM,0,FF,2778,catapult_fpga_latency
Throughput,131.57894736842104,catapult,CLB,262,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,LUT,1409,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,FF,220,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,DSP,1,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,BRAM,16,FF,220,catapult_fpga_latency
Throughput,141.9849495953429,catapult,CLB,187,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,LUT,1011,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,FF,208,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,DSP,1,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,BRAM,8,FF,208,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,150,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,844,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,4,FF,203,catapult_fpga_latency
Throughput,147.42739200943535,catapult,CLB,177,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,LUT,818,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,BRAM,2,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,CLB,149,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,LUT,713,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,BRAM,1,FF,200,catapult_fpga_latency
Throughput,345.3038674033149,catapult,CLB,722,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,LUT,3403,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,FF,2786,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,DSP,2,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,BRAM,0,FF,2786,catapult_fpga_latency
Throughput,127.25884448969202,catapult,CLB,443,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,LUT,1759,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,FF,229,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,DSP,1,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,BRAM,16,FF,229,catapult_fpga_latency
Throughput,125.50200803212853,catapult,CLB,310,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,LUT,1401,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,142.04545454545453,catapult,CLB,235,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,LUT,1184,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,BRAM,4,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,CLB,202,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,LUT,1060,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,BRAM,2,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,CLB,213,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,LUT,965,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,BRAM,1,FF,214,catapult_fpga_latency
Throughput,458.0852038479157,catapult,CLB,520,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,LUT,2732,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,FF,2382,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,DSP,3,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,BRAM,0,FF,2382,catapult_fpga_latency
Throughput,190.22256039566292,catapult,CLB,295,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,LUT,1464,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,FF,506,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,DSP,3,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,BRAM,16,FF,506,catapult_fpga_latency
Throughput,149.83518130056936,catapult,CLB,151,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,LUT,872,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,BRAM,8,FF,257,catapult_fpga_latency
Throughput,152.97537096527458,catapult,CLB,133,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,LUT,709,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,155.11090429657204,catapult,CLB,111,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,LUT,606,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,BRAM,2,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,CLB,112,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,LUT,565,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,BRAM,1,FF,247,catapult_fpga_latency
Throughput,460.40515653775327,catapult,CLB,658,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,LUT,3420,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,FF,2395,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,DSP,3,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,BRAM,0,FF,2395,catapult_fpga_latency
Throughput,185.70102135561746,catapult,CLB,363,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,LUT,1929,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,FF,522,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,DSP,3,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,BRAM,16,FF,522,catapult_fpga_latency
Throughput,148.8316713796696,catapult,CLB,235,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,LUT,1278,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,BRAM,8,FF,271,catapult_fpga_latency
Throughput,156.64160401002508,catapult,CLB,205,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,LUT,1049,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,163.02575806977504,catapult,CLB,210,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,LUT,916,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,149.16467780429593,catapult,CLB,174,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,LUT,847,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,FF,255,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,DSP,1,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,BRAM,1,FF,255,catapult_fpga_latency
Throughput,415.8004158004158,catapult,CLB,694,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,LUT,3426,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,FF,2407,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,DSP,3,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,BRAM,0,FF,2407,catapult_fpga_latency
Throughput,177.93594306049823,catapult,CLB,429,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,LUT,2181,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,FF,530,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,DSP,3,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,BRAM,16,FF,530,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,306,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,1626,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,8,FF,282,catapult_fpga_latency
Throughput,153.75153751537516,catapult,CLB,243,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,LUT,1349,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,BRAM,4,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,CLB,299,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,LUT,1198,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,127.33987011333248,catapult,CLB,273,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,LUT,1157,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,BRAM,1,FF,272,catapult_fpga_latency
Throughput,564.9717514124294,catapult,CLB,547,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,LUT,2942,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,FF,2717,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,DSP,4,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,BRAM,0,FF,2717,catapult_fpga_latency
Throughput,236.18327822390177,catapult,CLB,198,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,LUT,901,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,BRAM,16,FF,313,catapult_fpga_latency
Throughput,170.76502732240436,catapult,CLB,131,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,LUT,726,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,FF,321,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,DSP,1,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,BRAM,8,FF,321,catapult_fpga_latency
Throughput,186.01190476190476,catapult,CLB,118,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,LUT,621,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,FF,317,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,DSP,1,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,BRAM,4,FF,317,catapult_fpga_latency
Throughput,189.3222264293828,catapult,CLB,110,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,LUT,561,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,BRAM,2,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,CLB,100,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,LUT,528,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,BRAM,1,FF,315,catapult_fpga_latency
Throughput,578.7037037037037,catapult,CLB,660,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,LUT,3566,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,FF,2738,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,DSP,4,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,BRAM,0,FF,2738,catapult_fpga_latency
Throughput,221.97558268590453,catapult,CLB,327,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,LUT,1582,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,BRAM,16,FF,325,catapult_fpga_latency
Throughput,168.63406408094434,catapult,CLB,269,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,LUT,1350,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,FF,331,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,DSP,1,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,BRAM,8,FF,331,catapult_fpga_latency
Throughput,160.51364365971108,catapult,CLB,225,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,LUT,1103,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,158.67978419549348,catapult,CLB,184,FF,323,catapult_fpga_latency
Throughput,158.67978419549348,catapult,LUT,926,FF,323,catapult_fpga_latency
Throughput,158.67978419549348,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,158.67978419549348,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,158.67978419549348,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,CLB,185,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,LUT,882,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,514.9330587023687,catapult,CLB,770,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,LUT,3722,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,FF,2744,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,DSP,4,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,BRAM,0,FF,2744,catapult_fpga_latency
Throughput,229.30520522815866,catapult,CLB,388,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,LUT,1994,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,DSP,2,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,BRAM,16,FF,332,catapult_fpga_latency
Throughput,156.61707126076743,catapult,CLB,344,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,LUT,1660,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,FF,342,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,DSP,1,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,BRAM,8,FF,342,catapult_fpga_latency
Throughput,166.6944490748458,catapult,CLB,295,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,LUT,1422,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,BRAM,4,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,CLB,286,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,LUT,1239,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,BRAM,2,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,CLB,268,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,LUT,1168,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,BRAM,1,FF,337,catapult_fpga_latency
Throughput,223.16447221602323,catapult,CLB,471,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,LUT,2489,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,FF,2754,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,DSP,1,FF,2754,catapult_fpga_latency
Throughput,223.16447221602323,catapult,BRAM,0,FF,2754,catapult_fpga_latency
Throughput,122.77470841006753,catapult,CLB,166,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,LUT,810,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,FF,167,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,DSP,1,FF,167,catapult_fpga_latency
Throughput,122.77470841006753,catapult,BRAM,16,FF,167,catapult_fpga_latency
Throughput,127.58356723653995,catapult,CLB,122,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,LUT,641,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,FF,156,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,DSP,1,FF,156,catapult_fpga_latency
Throughput,127.58356723653995,catapult,BRAM,8,FF,156,catapult_fpga_latency
Throughput,128.5677552069941,catapult,CLB,108,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,LUT,572,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,128.5677552069941,catapult,BRAM,4,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,CLB,94,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,LUT,489,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,FF,152,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,DSP,1,FF,152,catapult_fpga_latency
Throughput,135.5197181189863,catapult,BRAM,2,FF,152,catapult_fpga_latency
Throughput,130.97576948264572,catapult,CLB,90,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,LUT,483,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,FF,147,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,DSP,1,FF,147,catapult_fpga_latency
Throughput,130.97576948264572,catapult,BRAM,1,FF,147,catapult_fpga_latency
Throughput,192.12295869356387,catapult,CLB,604,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,LUT,3184,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,192.12295869356387,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,110.80332409972299,catapult,CLB,213,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,LUT,898,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,110.80332409972299,catapult,BRAM,16,FF,173,catapult_fpga_latency
Throughput,120.06243246488174,catapult,CLB,140,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,LUT,716,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,FF,163,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,DSP,1,FF,163,catapult_fpga_latency
Throughput,120.06243246488174,catapult,BRAM,8,FF,163,catapult_fpga_latency
Throughput,132.1178491214163,catapult,CLB,140,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,LUT,669,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,132.1178491214163,catapult,BRAM,4,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,CLB,135,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,LUT,563,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,FF,159,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,DSP,1,FF,159,catapult_fpga_latency
Throughput,123.76237623762376,catapult,BRAM,2,FF,159,catapult_fpga_latency
Throughput,139.95801259622112,catapult,CLB,125,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,LUT,608,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,FF,154,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,DSP,1,FF,154,catapult_fpga_latency
Throughput,139.95801259622112,catapult,BRAM,1,FF,154,catapult_fpga_latency
Throughput,198.53087155052611,catapult,CLB,625,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,LUT,2805,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,FF,2773,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,DSP,1,FF,2773,catapult_fpga_latency
Throughput,198.53087155052611,catapult,BRAM,0,FF,2773,catapult_fpga_latency
Throughput,119.01928112354202,catapult,CLB,280,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,LUT,1209,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,FF,184,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,DSP,1,FF,184,catapult_fpga_latency
Throughput,119.01928112354202,catapult,BRAM,16,FF,184,catapult_fpga_latency
Throughput,105.50749103186325,catapult,CLB,233,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,LUT,1013,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,105.50749103186325,catapult,BRAM,8,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,211,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,885,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,CLB,198,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,LUT,854,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,FF,173,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,DSP,1,FF,173,catapult_fpga_latency
Throughput,126.4382349222405,catapult,BRAM,2,FF,173,catapult_fpga_latency
Throughput,112.8286133363421,catapult,CLB,170,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,LUT,802,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,FF,168,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,DSP,1,FF,168,catapult_fpga_latency
Throughput,112.8286133363421,catapult,BRAM,1,FF,168,catapult_fpga_latency
Throughput,333.4444814938313,catapult,CLB,529,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,LUT,2675,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,FF,2753,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,DSP,2,FF,2753,catapult_fpga_latency
Throughput,333.4444814938313,catapult,BRAM,0,FF,2753,catapult_fpga_latency
Throughput,134.33637829124126,catapult,CLB,215,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,LUT,942,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,FF,212,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,DSP,1,FF,212,catapult_fpga_latency
Throughput,134.33637829124126,catapult,BRAM,16,FF,212,catapult_fpga_latency
Throughput,139.29516645772392,catapult,CLB,125,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,LUT,721,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,139.29516645772392,catapult,BRAM,8,FF,200,catapult_fpga_latency
Throughput,144.07145944388415,catapult,CLB,116,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,LUT,650,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,144.07145944388415,catapult,BRAM,4,FF,196,catapult_fpga_latency
Throughput,161.86468112657818,catapult,CLB,97,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,LUT,561,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,161.86468112657818,catapult,BRAM,2,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,CLB,103,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,LUT,541,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,FF,193,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,DSP,1,FF,193,catapult_fpga_latency
Throughput,152.55530129672005,catapult,BRAM,1,FF,193,catapult_fpga_latency
Throughput,351.37034434293747,catapult,CLB,724,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,LUT,3464,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,FF,2778,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,DSP,2,FF,2778,catapult_fpga_latency
Throughput,351.37034434293747,catapult,BRAM,0,FF,2778,catapult_fpga_latency
Throughput,131.57894736842104,catapult,CLB,262,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,LUT,1409,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,FF,220,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,DSP,1,FF,220,catapult_fpga_latency
Throughput,131.57894736842104,catapult,BRAM,16,FF,220,catapult_fpga_latency
Throughput,141.9849495953429,catapult,CLB,187,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,LUT,1011,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,FF,208,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,DSP,1,FF,208,catapult_fpga_latency
Throughput,141.9849495953429,catapult,BRAM,8,FF,208,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,150,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,844,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,4,FF,203,catapult_fpga_latency
Throughput,147.42739200943535,catapult,CLB,177,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,LUT,818,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,147.42739200943535,catapult,BRAM,2,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,CLB,149,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,LUT,713,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,FF,200,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,DSP,1,FF,200,catapult_fpga_latency
Throughput,157.60441292356185,catapult,BRAM,1,FF,200,catapult_fpga_latency
Throughput,345.3038674033149,catapult,CLB,722,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,LUT,3403,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,FF,2786,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,DSP,2,FF,2786,catapult_fpga_latency
Throughput,345.3038674033149,catapult,BRAM,0,FF,2786,catapult_fpga_latency
Throughput,127.25884448969202,catapult,CLB,443,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,LUT,1759,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,FF,229,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,DSP,1,FF,229,catapult_fpga_latency
Throughput,127.25884448969202,catapult,BRAM,16,FF,229,catapult_fpga_latency
Throughput,125.50200803212853,catapult,CLB,310,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,LUT,1401,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,125.50200803212853,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,142.04545454545453,catapult,CLB,235,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,LUT,1184,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,142.04545454545453,catapult,BRAM,4,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,CLB,202,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,LUT,1060,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,158.4786053882726,catapult,BRAM,2,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,CLB,213,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,LUT,965,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,FF,214,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,DSP,1,FF,214,catapult_fpga_latency
Throughput,116.5772907437631,catapult,BRAM,1,FF,214,catapult_fpga_latency
Throughput,458.0852038479157,catapult,CLB,520,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,LUT,2732,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,FF,2382,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,DSP,3,FF,2382,catapult_fpga_latency
Throughput,458.0852038479157,catapult,BRAM,0,FF,2382,catapult_fpga_latency
Throughput,190.22256039566292,catapult,CLB,295,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,LUT,1464,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,FF,506,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,DSP,3,FF,506,catapult_fpga_latency
Throughput,190.22256039566292,catapult,BRAM,16,FF,506,catapult_fpga_latency
Throughput,149.83518130056936,catapult,CLB,151,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,LUT,872,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,149.83518130056936,catapult,BRAM,8,FF,257,catapult_fpga_latency
Throughput,152.97537096527458,catapult,CLB,133,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,LUT,709,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,152.97537096527458,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,155.11090429657204,catapult,CLB,111,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,LUT,606,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,155.11090429657204,catapult,BRAM,2,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,CLB,112,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,LUT,565,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,FF,247,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,DSP,1,FF,247,catapult_fpga_latency
Throughput,161.73378618793467,catapult,BRAM,1,FF,247,catapult_fpga_latency
Throughput,460.40515653775327,catapult,CLB,658,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,LUT,3420,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,FF,2395,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,DSP,3,FF,2395,catapult_fpga_latency
Throughput,460.40515653775327,catapult,BRAM,0,FF,2395,catapult_fpga_latency
Throughput,185.70102135561746,catapult,CLB,363,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,LUT,1929,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,FF,522,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,DSP,3,FF,522,catapult_fpga_latency
Throughput,185.70102135561746,catapult,BRAM,16,FF,522,catapult_fpga_latency
Throughput,148.8316713796696,catapult,CLB,235,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,LUT,1278,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.8316713796696,catapult,BRAM,8,FF,271,catapult_fpga_latency
Throughput,156.64160401002508,catapult,CLB,205,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,LUT,1049,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,156.64160401002508,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,163.02575806977504,catapult,CLB,210,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,LUT,916,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,163.02575806977504,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,149.16467780429593,catapult,CLB,174,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,LUT,847,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,FF,255,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,DSP,1,FF,255,catapult_fpga_latency
Throughput,149.16467780429593,catapult,BRAM,1,FF,255,catapult_fpga_latency
Throughput,415.8004158004158,catapult,CLB,694,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,LUT,3426,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,FF,2407,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,DSP,3,FF,2407,catapult_fpga_latency
Throughput,415.8004158004158,catapult,BRAM,0,FF,2407,catapult_fpga_latency
Throughput,177.93594306049823,catapult,CLB,429,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,LUT,2181,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,FF,530,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,DSP,3,FF,530,catapult_fpga_latency
Throughput,177.93594306049823,catapult,BRAM,16,FF,530,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,306,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,1626,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,8,FF,282,catapult_fpga_latency
Throughput,153.75153751537516,catapult,CLB,243,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,LUT,1349,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,153.75153751537516,catapult,BRAM,4,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,CLB,299,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,LUT,1198,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,149.20919128618323,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,127.33987011333248,catapult,CLB,273,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,LUT,1157,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,127.33987011333248,catapult,BRAM,1,FF,272,catapult_fpga_latency
Throughput,564.9717514124294,catapult,CLB,547,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,LUT,2942,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,FF,2717,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,DSP,4,FF,2717,catapult_fpga_latency
Throughput,564.9717514124294,catapult,BRAM,0,FF,2717,catapult_fpga_latency
Throughput,236.18327822390177,catapult,CLB,198,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,LUT,901,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,FF,313,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,DSP,2,FF,313,catapult_fpga_latency
Throughput,236.18327822390177,catapult,BRAM,16,FF,313,catapult_fpga_latency
Throughput,170.76502732240436,catapult,CLB,131,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,LUT,726,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,FF,321,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,DSP,1,FF,321,catapult_fpga_latency
Throughput,170.76502732240436,catapult,BRAM,8,FF,321,catapult_fpga_latency
Throughput,186.01190476190476,catapult,CLB,118,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,LUT,621,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,FF,317,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,DSP,1,FF,317,catapult_fpga_latency
Throughput,186.01190476190476,catapult,BRAM,4,FF,317,catapult_fpga_latency
Throughput,189.3222264293828,catapult,CLB,110,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,LUT,561,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,189.3222264293828,catapult,BRAM,2,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,CLB,100,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,LUT,528,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,FF,315,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,DSP,1,FF,315,catapult_fpga_latency
Throughput,183.452577508714,catapult,BRAM,1,FF,315,catapult_fpga_latency
Throughput,578.7037037037037,catapult,CLB,660,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,LUT,3566,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,FF,2738,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,DSP,4,FF,2738,catapult_fpga_latency
Throughput,578.7037037037037,catapult,BRAM,0,FF,2738,catapult_fpga_latency
Throughput,221.97558268590453,catapult,CLB,327,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,LUT,1582,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,FF,325,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,DSP,2,FF,325,catapult_fpga_latency
Throughput,221.97558268590453,catapult,BRAM,16,FF,325,catapult_fpga_latency
Throughput,168.63406408094434,catapult,CLB,269,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,LUT,1350,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,FF,331,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,DSP,1,FF,331,catapult_fpga_latency
Throughput,168.63406408094434,catapult,BRAM,8,FF,331,catapult_fpga_latency
Throughput,160.51364365971108,catapult,CLB,225,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,LUT,1103,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,160.51364365971108,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,158.4534938995405,catapult,CLB,187,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,LUT,926,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,158.4534938995405,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,CLB,185,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,LUT,882,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,170.18379850238256,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,514.9330587023687,catapult,CLB,770,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,LUT,3722,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,FF,2744,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,DSP,4,FF,2744,catapult_fpga_latency
Throughput,514.9330587023687,catapult,BRAM,0,FF,2744,catapult_fpga_latency
Throughput,229.30520522815866,catapult,CLB,388,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,LUT,1994,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,DSP,2,FF,332,catapult_fpga_latency
Throughput,229.30520522815866,catapult,BRAM,16,FF,332,catapult_fpga_latency
Throughput,156.61707126076743,catapult,CLB,344,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,LUT,1660,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,FF,342,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,DSP,1,FF,342,catapult_fpga_latency
Throughput,156.61707126076743,catapult,BRAM,8,FF,342,catapult_fpga_latency
Throughput,166.6944490748458,catapult,CLB,295,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,LUT,1422,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,166.6944490748458,catapult,BRAM,4,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,CLB,286,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,LUT,1239,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,164.04199475065616,catapult,BRAM,2,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,CLB,268,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,LUT,1168,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,FF,337,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,DSP,1,FF,337,catapult_fpga_latency
Throughput,161.47263038914906,catapult,BRAM,1,FF,337,catapult_fpga_latency
Throughput,200.92425155716296,catapult,CLB,517,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,LUT,2608,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,FF,2770,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,DSP,1,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,BRAM,0,FF,2770,catapult_fpga_latency
Throughput,117.88282447247437,catapult,CLB,228,FF,196,catapult_fpga_latency
Throughput,117.88282447247437,catapult,LUT,1010,FF,196,catapult_fpga_latency
Throughput,117.88282447247437,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,117.88282447247437,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,117.88282447247437,catapult,BRAM,16,FF,196,catapult_fpga_latency
Throughput,123.83900928792569,catapult,CLB,146,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,LUT,755,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,135.68521031207598,catapult,CLB,112,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,LUT,618,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,CLB,103,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,LUT,570,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,138.50415512465375,catapult,CLB,99,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,LUT,570,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,BRAM,1,FF,176,catapult_fpga_latency
Throughput,186.56716417910448,catapult,CLB,782,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,LUT,3429,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,111.84431271669837,catapult,CLB,240,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,LUT,1132,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,BRAM,16,FF,195,catapult_fpga_latency
Throughput,121.03606874848704,catapult,CLB,187,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,LUT,918,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,134.04825737265415,catapult,CLB,146,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,LUT,789,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,134,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,761,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,143.04105278214848,catapult,CLB,137,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,LUT,751,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,FF,182,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,DSP,1,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,BRAM,1,FF,182,catapult_fpga_latency
Throughput,196.50225977598743,catapult,CLB,723,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,LUT,3109,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,FF,2787,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,DSP,1,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,BRAM,0,FF,2787,catapult_fpga_latency
Throughput,98.27044025157234,catapult,CLB,384,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,LUT,1410,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,BRAM,16,FF,206,catapult_fpga_latency
Throughput,98.71668311944718,catapult,CLB,252,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,LUT,1204,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,BRAM,8,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,CLB,246,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,LUT,1135,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,BRAM,4,FF,198,catapult_fpga_latency
Throughput,106.3264221158958,catapult,CLB,207,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,LUT,1016,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,BRAM,2,FF,195,catapult_fpga_latency
Throughput,101.37875101378752,catapult,CLB,199,FF,195,catapult_fpga_latency
Throughput,101.37875101378752,catapult,LUT,984,FF,195,catapult_fpga_latency
Throughput,101.37875101378752,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,101.37875101378752,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,101.37875101378752,catapult,BRAM,1,FF,195,catapult_fpga_latency
Throughput,338.98305084745766,catapult,CLB,564,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,LUT,2959,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,FF,2779,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,DSP,2,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,BRAM,0,FF,2779,catapult_fpga_latency
Throughput,130.05592404734037,catapult,CLB,232,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,LUT,1023,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,BRAM,16,FF,257,catapult_fpga_latency
Throughput,143.80212827149842,catapult,CLB,144,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,LUT,801,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,FF,246,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,DSP,1,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,BRAM,8,FF,246,catapult_fpga_latency
Throughput,145.09576320371445,catapult,CLB,130,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,LUT,693,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,BRAM,4,FF,241,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,127,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,637,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,2,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,CLB,109,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,LUT,631,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,BRAM,1,FF,239,catapult_fpga_latency
Throughput,345.54250172771253,catapult,CLB,709,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,LUT,3853,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,FF,2803,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,DSP,2,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,BRAM,0,FF,2803,catapult_fpga_latency
Throughput,139.68431345159937,catapult,CLB,314,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,LUT,1662,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,BRAM,16,FF,270,catapult_fpga_latency
Throughput,132.31013495633766,catapult,CLB,248,FF,256,catapult_fpga_latency
Throughput,132.31013495633766,catapult,LUT,1265,FF,256,catapult_fpga_latency
Throughput,132.31013495633766,catapult,FF,256,FF,256,catapult_fpga_latency
Throughput,132.31013495633766,catapult,DSP,1,FF,256,catapult_fpga_latency
Throughput,132.31013495633766,catapult,BRAM,8,FF,256,catapult_fpga_latency
Throughput,151.5610791148833,catapult,CLB,202,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,LUT,1095,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,153.28019619865114,catapult,CLB,174,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,LUT,974,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,BRAM,2,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,CLB,187,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,LUT,945,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,BRAM,1,FF,245,catapult_fpga_latency
Throughput,317.46031746031747,catapult,CLB,819,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,LUT,4056,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,DSP,2,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,136.14703880190606,catapult,CLB,394,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,LUT,2029,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,FF,273,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,DSP,1,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,BRAM,16,FF,273,catapult_fpga_latency
Throughput,132.99640909695438,catapult,CLB,297,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,LUT,1620,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,BRAM,8,FF,260,catapult_fpga_latency
Throughput,140.01680201624194,catapult,CLB,269,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,LUT,1433,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,BRAM,4,FF,257,catapult_fpga_latency
Throughput,138.12154696132598,catapult,CLB,293,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,LUT,1328,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,BRAM,2,FF,260,catapult_fpga_latency
Throughput,131.31976362442546,catapult,CLB,263,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,LUT,1237,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,FF,258,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,DSP,1,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,BRAM,1,FF,258,catapult_fpga_latency
Throughput,450.04500450045003,catapult,CLB,646,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,LUT,3164,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,FF,2600,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,DSP,3,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,BRAM,0,FF,2600,catapult_fpga_latency
Throughput,165.12549537648613,catapult,CLB,277,FF,524,catapult_fpga_latency
Throughput,165.12549537648613,catapult,LUT,1545,FF,524,catapult_fpga_latency
Throughput,165.12549537648613,catapult,FF,524,FF,524,catapult_fpga_latency
Throughput,165.12549537648613,catapult,DSP,3,FF,524,catapult_fpga_latency
Throughput,165.12549537648613,catapult,BRAM,16,FF,524,catapult_fpga_latency
Throughput,129.34937265554262,catapult,CLB,230,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,LUT,1211,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,128.15583749839806,catapult,CLB,160,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,LUT,950,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,BRAM,4,FF,272,catapult_fpga_latency
Throughput,143.5544071202986,catapult,CLB,138,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,LUT,802,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,BRAM,2,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,CLB,135,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,LUT,758,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,BRAM,1,FF,269,catapult_fpga_latency
Throughput,436.8719965050241,catapult,CLB,725,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,LUT,3647,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,FF,2601,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,DSP,3,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,BRAM,0,FF,2601,catapult_fpga_latency
Throughput,168.97600540723218,catapult,CLB,364,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,LUT,2044,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,DSP,3,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,BRAM,16,FF,541,catapult_fpga_latency
Throughput,131.42331449599158,catapult,CLB,288,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,LUT,1549,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,BRAM,8,FF,293,catapult_fpga_latency
Throughput,128.25445684237528,catapult,CLB,263,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,LUT,1246,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,BRAM,4,FF,286,catapult_fpga_latency
Throughput,126.85525815045034,catapult,CLB,209,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,LUT,1086,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,FF,283,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,DSP,1,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,BRAM,2,FF,283,catapult_fpga_latency
Throughput,132.92569453675395,catapult,CLB,220,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,LUT,1103,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,FF,277,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,DSP,1,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,BRAM,1,FF,277,catapult_fpga_latency
Throughput,418.23504809703053,catapult,CLB,832,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,LUT,3884,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,FF,2619,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,DSP,3,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,BRAM,0,FF,2619,catapult_fpga_latency
Throughput,163.826998689384,catapult,CLB,450,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,LUT,2449,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,FF,548,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,DSP,3,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,BRAM,16,FF,548,catapult_fpga_latency
Throughput,127.94268167860798,catapult,CLB,370,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,LUT,1986,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,BRAM,8,FF,302,catapult_fpga_latency
Throughput,131.54433043935805,catapult,CLB,281,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,LUT,1645,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,BRAM,4,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,CLB,270,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,LUT,1450,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,BRAM,2,FF,298,catapult_fpga_latency
Throughput,128.5016705217168,catapult,CLB,295,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,LUT,1412,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,561.4823133071308,catapult,CLB,678,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,LUT,3576,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,FF,2757,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,DSP,4,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,BRAM,0,FF,2757,catapult_fpga_latency
Throughput,222.12350066637052,catapult,CLB,274,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,LUT,1355,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,DSP,2,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,BRAM,16,FF,339,catapult_fpga_latency
Throughput,156.9612305760477,catapult,CLB,181,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,LUT,1000,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,BRAM,8,FF,268,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,160,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,901,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,172.08742040956807,catapult,CLB,139,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,LUT,783,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,CLB,132,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,LUT,767,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,BRAM,1,FF,261,catapult_fpga_latency
Throughput,550.0550055005501,catapult,CLB,736,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,LUT,4091,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,FF,2768,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,DSP,4,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,BRAM,0,FF,2768,catapult_fpga_latency
Throughput,210.7481559536354,catapult,CLB,416,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,LUT,2048,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,DSP,2,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,BRAM,16,FF,351,catapult_fpga_latency
Throughput,151.83723048891588,catapult,CLB,327,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,LUT,1725,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,148.3019427554501,catapult,CLB,245,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,LUT,1347,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,BRAM,4,FF,271,catapult_fpga_latency
Throughput,151.4004542013626,catapult,CLB,260,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,LUT,1238,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,BRAM,2,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,CLB,244,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,LUT,1102,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,BRAM,1,FF,268,catapult_fpga_latency
Throughput,534.1880341880342,catapult,CLB,911,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,LUT,4327,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,FF,2790,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,DSP,4,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,BRAM,0,FF,2790,catapult_fpga_latency
Throughput,222.9654403567447,catapult,CLB,487,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,LUT,2426,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,BRAM,16,FF,362,catapult_fpga_latency
Throughput,156.4210855623338,catapult,CLB,405,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,LUT,2094,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,FF,285,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,DSP,1,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,BRAM,8,FF,285,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1909,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,4,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,LUT,1593,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,BRAM,2,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,CLB,322,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,LUT,1606,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,BRAM,1,FF,282,catapult_fpga_latency
Throughput,200.92425155716296,catapult,CLB,517,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,LUT,2608,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,FF,2770,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,DSP,1,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,BRAM,0,FF,2770,catapult_fpga_latency
Throughput,115.63367252543942,catapult,CLB,227,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,LUT,1010,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,BRAM,16,FF,196,catapult_fpga_latency
Throughput,123.83900928792569,catapult,CLB,146,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,LUT,755,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,135.68521031207598,catapult,CLB,112,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,LUT,618,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,CLB,103,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,LUT,570,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,138.50415512465375,catapult,CLB,99,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,LUT,570,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,BRAM,1,FF,176,catapult_fpga_latency
Throughput,186.56716417910448,catapult,CLB,782,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,LUT,3429,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,111.84431271669837,catapult,CLB,240,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,LUT,1132,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,BRAM,16,FF,195,catapult_fpga_latency
Throughput,121.03606874848704,catapult,CLB,187,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,LUT,918,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,134.04825737265415,catapult,CLB,146,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,LUT,789,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,134,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,761,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,143.04105278214848,catapult,CLB,137,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,LUT,751,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,FF,182,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,DSP,1,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,BRAM,1,FF,182,catapult_fpga_latency
Throughput,196.50225977598743,catapult,CLB,723,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,LUT,3109,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,FF,2787,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,DSP,1,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,BRAM,0,FF,2787,catapult_fpga_latency
Throughput,98.27044025157234,catapult,CLB,384,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,LUT,1410,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,BRAM,16,FF,206,catapult_fpga_latency
Throughput,98.71668311944718,catapult,CLB,252,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,LUT,1204,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,BRAM,8,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,CLB,246,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,LUT,1135,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,BRAM,4,FF,198,catapult_fpga_latency
Throughput,106.3264221158958,catapult,CLB,207,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,LUT,1016,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,BRAM,2,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,CLB,199,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,LUT,984,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,BRAM,1,FF,195,catapult_fpga_latency
Throughput,338.98305084745766,catapult,CLB,564,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,LUT,2959,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,FF,2779,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,DSP,2,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,BRAM,0,FF,2779,catapult_fpga_latency
Throughput,130.05592404734037,catapult,CLB,232,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,LUT,1023,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,BRAM,16,FF,257,catapult_fpga_latency
Throughput,143.80212827149842,catapult,CLB,144,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,LUT,801,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,FF,246,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,DSP,1,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,BRAM,8,FF,246,catapult_fpga_latency
Throughput,145.09576320371445,catapult,CLB,130,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,LUT,693,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,BRAM,4,FF,241,catapult_fpga_latency
Throughput,135.6300013563,catapult,CLB,121,FF,239,catapult_fpga_latency
Throughput,135.6300013563,catapult,LUT,637,FF,239,catapult_fpga_latency
Throughput,135.6300013563,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,135.6300013563,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,135.6300013563,catapult,BRAM,2,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,CLB,109,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,LUT,631,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,BRAM,1,FF,239,catapult_fpga_latency
Throughput,345.54250172771253,catapult,CLB,709,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,LUT,3853,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,FF,2803,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,DSP,2,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,BRAM,0,FF,2803,catapult_fpga_latency
Throughput,139.68431345159937,catapult,CLB,314,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,LUT,1662,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,BRAM,16,FF,270,catapult_fpga_latency
Throughput,136.986301369863,catapult,CLB,247,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,LUT,1265,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,FF,256,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,DSP,1,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,BRAM,8,FF,256,catapult_fpga_latency
Throughput,151.5610791148833,catapult,CLB,202,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,LUT,1095,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,153.28019619865114,catapult,CLB,174,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,LUT,974,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,BRAM,2,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,CLB,187,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,LUT,945,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,BRAM,1,FF,245,catapult_fpga_latency
Throughput,317.46031746031747,catapult,CLB,819,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,LUT,4056,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,DSP,2,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,136.14703880190606,catapult,CLB,394,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,LUT,2029,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,FF,273,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,DSP,1,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,BRAM,16,FF,273,catapult_fpga_latency
Throughput,132.99640909695438,catapult,CLB,297,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,LUT,1620,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,BRAM,8,FF,260,catapult_fpga_latency
Throughput,140.01680201624194,catapult,CLB,269,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,LUT,1433,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,BRAM,4,FF,257,catapult_fpga_latency
Throughput,138.12154696132598,catapult,CLB,293,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,LUT,1328,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,BRAM,2,FF,260,catapult_fpga_latency
Throughput,131.31976362442546,catapult,CLB,263,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,LUT,1237,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,FF,258,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,DSP,1,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,BRAM,1,FF,258,catapult_fpga_latency
Throughput,450.04500450045003,catapult,CLB,646,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,LUT,3164,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,FF,2600,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,DSP,3,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,BRAM,0,FF,2600,catapult_fpga_latency
Throughput,162.04829039053638,catapult,CLB,282,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,LUT,1548,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,FF,524,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,DSP,3,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,BRAM,16,FF,524,catapult_fpga_latency
Throughput,129.34937265554262,catapult,CLB,230,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,LUT,1211,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,128.15583749839806,catapult,CLB,160,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,LUT,950,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,BRAM,4,FF,272,catapult_fpga_latency
Throughput,143.5544071202986,catapult,CLB,138,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,LUT,802,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,BRAM,2,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,CLB,135,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,LUT,758,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,BRAM,1,FF,269,catapult_fpga_latency
Throughput,436.8719965050241,catapult,CLB,725,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,LUT,3647,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,FF,2601,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,DSP,3,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,BRAM,0,FF,2601,catapult_fpga_latency
Throughput,168.97600540723218,catapult,CLB,364,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,LUT,2044,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,DSP,3,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,BRAM,16,FF,541,catapult_fpga_latency
Throughput,131.42331449599158,catapult,CLB,288,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,LUT,1549,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,BRAM,8,FF,293,catapult_fpga_latency
Throughput,128.25445684237528,catapult,CLB,263,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,LUT,1246,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,BRAM,4,FF,286,catapult_fpga_latency
Throughput,126.85525815045034,catapult,CLB,209,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,LUT,1086,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,FF,283,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,DSP,1,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,BRAM,2,FF,283,catapult_fpga_latency
Throughput,132.92569453675395,catapult,CLB,220,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,LUT,1103,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,FF,277,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,DSP,1,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,BRAM,1,FF,277,catapult_fpga_latency
Throughput,418.23504809703053,catapult,CLB,832,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,LUT,3884,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,FF,2619,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,DSP,3,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,BRAM,0,FF,2619,catapult_fpga_latency
Throughput,163.826998689384,catapult,CLB,450,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,LUT,2449,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,FF,548,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,DSP,3,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,BRAM,16,FF,548,catapult_fpga_latency
Throughput,127.94268167860798,catapult,CLB,370,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,LUT,1986,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,BRAM,8,FF,302,catapult_fpga_latency
Throughput,131.54433043935805,catapult,CLB,281,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,LUT,1645,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,BRAM,4,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,CLB,270,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,LUT,1450,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,BRAM,2,FF,298,catapult_fpga_latency
Throughput,128.5016705217168,catapult,CLB,295,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,LUT,1412,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,561.4823133071308,catapult,CLB,678,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,LUT,3576,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,FF,2757,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,DSP,4,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,BRAM,0,FF,2757,catapult_fpga_latency
Throughput,222.12350066637052,catapult,CLB,274,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,LUT,1355,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,DSP,2,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,BRAM,16,FF,339,catapult_fpga_latency
Throughput,154.87068297971194,catapult,CLB,177,FF,268,catapult_fpga_latency
Throughput,154.87068297971194,catapult,LUT,999,FF,268,catapult_fpga_latency
Throughput,154.87068297971194,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,154.87068297971194,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,154.87068297971194,catapult,BRAM,8,FF,268,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,160,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,901,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,172.08742040956807,catapult,CLB,139,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,LUT,783,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,CLB,132,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,LUT,767,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,BRAM,1,FF,261,catapult_fpga_latency
Throughput,550.0550055005501,catapult,CLB,736,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,LUT,4091,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,FF,2768,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,DSP,4,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,BRAM,0,FF,2768,catapult_fpga_latency
Throughput,210.7481559536354,catapult,CLB,416,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,LUT,2048,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,DSP,2,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,BRAM,16,FF,351,catapult_fpga_latency
Throughput,151.83723048891588,catapult,CLB,327,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,LUT,1725,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,148.3019427554501,catapult,CLB,245,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,LUT,1347,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,BRAM,4,FF,271,catapult_fpga_latency
Throughput,151.4004542013626,catapult,CLB,260,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,LUT,1238,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,BRAM,2,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,CLB,244,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,LUT,1102,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,BRAM,1,FF,268,catapult_fpga_latency
Throughput,534.1880341880342,catapult,CLB,911,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,LUT,4327,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,FF,2790,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,DSP,4,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,BRAM,0,FF,2790,catapult_fpga_latency
Throughput,222.9654403567447,catapult,CLB,487,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,LUT,2426,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,BRAM,16,FF,362,catapult_fpga_latency
Throughput,156.4210855623338,catapult,CLB,405,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,LUT,2094,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,FF,285,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,DSP,1,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,BRAM,8,FF,285,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1909,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,4,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,LUT,1593,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,BRAM,2,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,CLB,322,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,LUT,1606,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,BRAM,1,FF,282,catapult_fpga_latency
Throughput,200.92425155716296,catapult,CLB,517,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,LUT,2608,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,FF,2770,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,DSP,1,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,BRAM,0,FF,2770,catapult_fpga_latency
Throughput,115.63367252543942,catapult,CLB,227,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,LUT,1010,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,BRAM,16,FF,196,catapult_fpga_latency
Throughput,123.83900928792569,catapult,CLB,146,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,LUT,755,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,135.68521031207598,catapult,CLB,112,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,LUT,618,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,135.68521031207598,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,CLB,103,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,LUT,570,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,138.50415512465375,catapult,CLB,99,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,LUT,570,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,BRAM,1,FF,176,catapult_fpga_latency
Throughput,186.56716417910448,catapult,CLB,782,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,LUT,3429,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,111.84431271669837,catapult,CLB,240,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,LUT,1132,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,BRAM,16,FF,195,catapult_fpga_latency
Throughput,121.03606874848704,catapult,CLB,187,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,LUT,918,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,134.04825737265415,catapult,CLB,146,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,LUT,789,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,134,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,761,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,143.04105278214848,catapult,CLB,137,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,LUT,751,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,FF,182,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,DSP,1,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,BRAM,1,FF,182,catapult_fpga_latency
Throughput,196.50225977598743,catapult,CLB,723,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,LUT,3109,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,FF,2787,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,DSP,1,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,BRAM,0,FF,2787,catapult_fpga_latency
Throughput,98.27044025157234,catapult,CLB,384,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,LUT,1410,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,BRAM,16,FF,206,catapult_fpga_latency
Throughput,98.71668311944718,catapult,CLB,252,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,LUT,1204,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,98.71668311944718,catapult,BRAM,8,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,CLB,246,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,LUT,1135,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,BRAM,4,FF,198,catapult_fpga_latency
Throughput,106.3264221158958,catapult,CLB,207,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,LUT,1016,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,BRAM,2,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,CLB,199,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,LUT,984,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,BRAM,1,FF,195,catapult_fpga_latency
Throughput,338.98305084745766,catapult,CLB,564,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,LUT,2959,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,FF,2779,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,DSP,2,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,BRAM,0,FF,2779,catapult_fpga_latency
Throughput,130.05592404734037,catapult,CLB,232,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,LUT,1023,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,BRAM,16,FF,257,catapult_fpga_latency
Throughput,143.80212827149842,catapult,CLB,144,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,LUT,801,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,FF,246,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,DSP,1,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,BRAM,8,FF,246,catapult_fpga_latency
Throughput,145.09576320371445,catapult,CLB,130,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,LUT,693,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,BRAM,4,FF,241,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,127,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,637,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,2,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,CLB,109,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,LUT,631,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,BRAM,1,FF,239,catapult_fpga_latency
Throughput,345.54250172771253,catapult,CLB,709,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,LUT,3853,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,FF,2803,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,DSP,2,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,BRAM,0,FF,2803,catapult_fpga_latency
Throughput,139.68431345159937,catapult,CLB,314,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,LUT,1662,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,BRAM,16,FF,270,catapult_fpga_latency
Throughput,136.986301369863,catapult,CLB,247,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,LUT,1265,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,FF,256,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,DSP,1,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,BRAM,8,FF,256,catapult_fpga_latency
Throughput,151.5610791148833,catapult,CLB,202,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,LUT,1095,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,153.28019619865114,catapult,CLB,174,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,LUT,974,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,BRAM,2,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,CLB,187,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,LUT,945,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,BRAM,1,FF,245,catapult_fpga_latency
Throughput,317.46031746031747,catapult,CLB,819,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,LUT,4056,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,DSP,2,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,136.14703880190606,catapult,CLB,394,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,LUT,2029,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,FF,273,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,DSP,1,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,BRAM,16,FF,273,catapult_fpga_latency
Throughput,132.99640909695438,catapult,CLB,297,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,LUT,1620,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,BRAM,8,FF,260,catapult_fpga_latency
Throughput,140.01680201624194,catapult,CLB,269,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,LUT,1433,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,BRAM,4,FF,257,catapult_fpga_latency
Throughput,138.12154696132598,catapult,CLB,293,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,LUT,1328,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,BRAM,2,FF,260,catapult_fpga_latency
Throughput,131.31976362442546,catapult,CLB,263,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,LUT,1237,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,FF,258,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,DSP,1,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,BRAM,1,FF,258,catapult_fpga_latency
Throughput,450.04500450045003,catapult,CLB,646,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,LUT,3164,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,FF,2600,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,DSP,3,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,BRAM,0,FF,2600,catapult_fpga_latency
Throughput,162.04829039053638,catapult,CLB,282,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,LUT,1548,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,FF,524,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,DSP,3,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,BRAM,16,FF,524,catapult_fpga_latency
Throughput,129.34937265554262,catapult,CLB,230,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,LUT,1211,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,128.15583749839806,catapult,CLB,160,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,LUT,950,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,128.15583749839806,catapult,BRAM,4,FF,272,catapult_fpga_latency
Throughput,143.5544071202986,catapult,CLB,138,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,LUT,802,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,BRAM,2,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,CLB,135,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,LUT,758,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,BRAM,1,FF,269,catapult_fpga_latency
Throughput,436.8719965050241,catapult,CLB,725,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,LUT,3647,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,FF,2601,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,DSP,3,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,BRAM,0,FF,2601,catapult_fpga_latency
Throughput,168.97600540723218,catapult,CLB,364,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,LUT,2044,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,DSP,3,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,BRAM,16,FF,541,catapult_fpga_latency
Throughput,131.42331449599158,catapult,CLB,288,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,LUT,1549,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,BRAM,8,FF,293,catapult_fpga_latency
Throughput,128.25445684237528,catapult,CLB,263,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,LUT,1246,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,BRAM,4,FF,286,catapult_fpga_latency
Throughput,126.85525815045034,catapult,CLB,209,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,LUT,1086,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,FF,283,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,DSP,1,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,BRAM,2,FF,283,catapult_fpga_latency
Throughput,132.92569453675395,catapult,CLB,220,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,LUT,1103,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,FF,277,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,DSP,1,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,BRAM,1,FF,277,catapult_fpga_latency
Throughput,418.23504809703053,catapult,CLB,832,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,LUT,3884,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,FF,2619,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,DSP,3,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,BRAM,0,FF,2619,catapult_fpga_latency
Throughput,163.826998689384,catapult,CLB,450,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,LUT,2449,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,FF,548,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,DSP,3,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,BRAM,16,FF,548,catapult_fpga_latency
Throughput,127.94268167860798,catapult,CLB,370,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,LUT,1986,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,BRAM,8,FF,302,catapult_fpga_latency
Throughput,131.54433043935805,catapult,CLB,281,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,LUT,1645,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,BRAM,4,FF,298,catapult_fpga_latency
Throughput,131.87392852433072,catapult,CLB,270,FF,298,catapult_fpga_latency
Throughput,131.87392852433072,catapult,LUT,1449,FF,298,catapult_fpga_latency
Throughput,131.87392852433072,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,131.87392852433072,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,131.87392852433072,catapult,BRAM,2,FF,298,catapult_fpga_latency
Throughput,128.5016705217168,catapult,CLB,295,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,LUT,1412,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,561.4823133071308,catapult,CLB,678,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,LUT,3576,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,FF,2757,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,DSP,4,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,BRAM,0,FF,2757,catapult_fpga_latency
Throughput,222.12350066637052,catapult,CLB,274,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,LUT,1355,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,DSP,2,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,BRAM,16,FF,339,catapult_fpga_latency
Throughput,156.9612305760477,catapult,CLB,181,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,LUT,1000,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,BRAM,8,FF,268,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,160,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,901,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,172.08742040956807,catapult,CLB,139,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,LUT,783,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,CLB,132,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,LUT,767,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,BRAM,1,FF,261,catapult_fpga_latency
Throughput,550.0550055005501,catapult,CLB,736,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,LUT,4091,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,FF,2768,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,DSP,4,FF,2768,catapult_fpga_latency
Throughput,550.0550055005501,catapult,BRAM,0,FF,2768,catapult_fpga_latency
Throughput,210.7481559536354,catapult,CLB,416,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,LUT,2048,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,DSP,2,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,BRAM,16,FF,351,catapult_fpga_latency
Throughput,151.83723048891588,catapult,CLB,327,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,LUT,1725,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,148.3019427554501,catapult,CLB,245,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,LUT,1347,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,BRAM,4,FF,271,catapult_fpga_latency
Throughput,151.4004542013626,catapult,CLB,260,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,LUT,1238,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,BRAM,2,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,CLB,244,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,LUT,1102,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,BRAM,1,FF,268,catapult_fpga_latency
Throughput,534.1880341880342,catapult,CLB,911,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,LUT,4327,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,FF,2790,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,DSP,4,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,BRAM,0,FF,2790,catapult_fpga_latency
Throughput,222.9654403567447,catapult,CLB,487,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,LUT,2426,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,BRAM,16,FF,362,catapult_fpga_latency
Throughput,156.4210855623338,catapult,CLB,405,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,LUT,2094,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,FF,285,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,DSP,1,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,BRAM,8,FF,285,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1909,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,4,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,LUT,1593,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,BRAM,2,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,CLB,322,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,LUT,1606,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,BRAM,1,FF,282,catapult_fpga_latency
Throughput,200.92425155716296,catapult,CLB,517,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,LUT,2608,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,FF,2770,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,DSP,1,FF,2770,catapult_fpga_latency
Throughput,200.92425155716296,catapult,BRAM,0,FF,2770,catapult_fpga_latency
Throughput,115.63367252543942,catapult,CLB,227,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,LUT,1010,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,FF,196,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,DSP,1,FF,196,catapult_fpga_latency
Throughput,115.63367252543942,catapult,BRAM,16,FF,196,catapult_fpga_latency
Throughput,123.83900928792569,catapult,CLB,146,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,LUT,755,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,123.83900928792569,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,134.53518094981837,catapult,CLB,113,FF,181,catapult_fpga_latency
Throughput,134.53518094981837,catapult,LUT,618,FF,181,catapult_fpga_latency
Throughput,134.53518094981837,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,134.53518094981837,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,134.53518094981837,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,CLB,103,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,LUT,570,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,137.00506918755994,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,138.50415512465375,catapult,CLB,99,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,LUT,570,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,FF,176,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,DSP,1,FF,176,catapult_fpga_latency
Throughput,138.50415512465375,catapult,BRAM,1,FF,176,catapult_fpga_latency
Throughput,186.56716417910448,catapult,CLB,782,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,LUT,3429,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,FF,2785,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,DSP,1,FF,2785,catapult_fpga_latency
Throughput,186.56716417910448,catapult,BRAM,0,FF,2785,catapult_fpga_latency
Throughput,111.84431271669837,catapult,CLB,240,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,LUT,1132,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,111.84431271669837,catapult,BRAM,16,FF,195,catapult_fpga_latency
Throughput,121.03606874848704,catapult,CLB,187,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,LUT,918,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,FF,185,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,DSP,1,FF,185,catapult_fpga_latency
Throughput,121.03606874848704,catapult,BRAM,8,FF,185,catapult_fpga_latency
Throughput,134.04825737265415,catapult,CLB,146,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,LUT,789,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,134.04825737265415,catapult,BRAM,4,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,CLB,134,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,LUT,761,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,FF,181,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,DSP,1,FF,181,catapult_fpga_latency
Throughput,140.607424071991,catapult,BRAM,2,FF,181,catapult_fpga_latency
Throughput,143.04105278214848,catapult,CLB,137,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,LUT,751,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,FF,182,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,DSP,1,FF,182,catapult_fpga_latency
Throughput,143.04105278214848,catapult,BRAM,1,FF,182,catapult_fpga_latency
Throughput,196.50225977598743,catapult,CLB,723,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,LUT,3109,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,FF,2787,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,DSP,1,FF,2787,catapult_fpga_latency
Throughput,196.50225977598743,catapult,BRAM,0,FF,2787,catapult_fpga_latency
Throughput,98.27044025157234,catapult,CLB,384,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,LUT,1410,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,98.27044025157234,catapult,BRAM,16,FF,206,catapult_fpga_latency
Throughput,99.03931860948796,catapult,CLB,255,FF,198,catapult_fpga_latency
Throughput,99.03931860948796,catapult,LUT,1204,FF,198,catapult_fpga_latency
Throughput,99.03931860948796,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,99.03931860948796,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,99.03931860948796,catapult,BRAM,8,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,CLB,246,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,LUT,1135,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,FF,198,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,DSP,1,FF,198,catapult_fpga_latency
Throughput,107.38831615120274,catapult,BRAM,4,FF,198,catapult_fpga_latency
Throughput,106.3264221158958,catapult,CLB,207,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,LUT,1016,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,106.3264221158958,catapult,BRAM,2,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,CLB,199,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,LUT,984,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,FF,195,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,DSP,1,FF,195,catapult_fpga_latency
Throughput,101.40959334753067,catapult,BRAM,1,FF,195,catapult_fpga_latency
Throughput,338.98305084745766,catapult,CLB,564,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,LUT,2959,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,FF,2779,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,DSP,2,FF,2779,catapult_fpga_latency
Throughput,338.98305084745766,catapult,BRAM,0,FF,2779,catapult_fpga_latency
Throughput,130.05592404734037,catapult,CLB,232,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,LUT,1023,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,130.05592404734037,catapult,BRAM,16,FF,257,catapult_fpga_latency
Throughput,143.80212827149842,catapult,CLB,144,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,LUT,801,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,FF,246,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,DSP,1,FF,246,catapult_fpga_latency
Throughput,143.80212827149842,catapult,BRAM,8,FF,246,catapult_fpga_latency
Throughput,145.09576320371445,catapult,CLB,130,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,LUT,693,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,FF,241,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,DSP,1,FF,241,catapult_fpga_latency
Throughput,145.09576320371445,catapult,BRAM,4,FF,241,catapult_fpga_latency
Throughput,136.91128148959476,catapult,CLB,127,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,LUT,637,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,136.91128148959476,catapult,BRAM,2,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,CLB,109,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,LUT,631,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,156.98587127158555,catapult,BRAM,1,FF,239,catapult_fpga_latency
Throughput,345.54250172771253,catapult,CLB,709,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,LUT,3853,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,FF,2803,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,DSP,2,FF,2803,catapult_fpga_latency
Throughput,345.54250172771253,catapult,BRAM,0,FF,2803,catapult_fpga_latency
Throughput,139.68431345159937,catapult,CLB,314,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,LUT,1662,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,FF,270,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,DSP,1,FF,270,catapult_fpga_latency
Throughput,139.68431345159937,catapult,BRAM,16,FF,270,catapult_fpga_latency
Throughput,136.986301369863,catapult,CLB,247,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,LUT,1265,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,FF,256,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,DSP,1,FF,256,catapult_fpga_latency
Throughput,136.986301369863,catapult,BRAM,8,FF,256,catapult_fpga_latency
Throughput,151.5610791148833,catapult,CLB,202,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,LUT,1095,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,FF,250,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,DSP,1,FF,250,catapult_fpga_latency
Throughput,151.5610791148833,catapult,BRAM,4,FF,250,catapult_fpga_latency
Throughput,153.28019619865114,catapult,CLB,174,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,LUT,974,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,153.28019619865114,catapult,BRAM,2,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,CLB,187,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,LUT,945,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,FF,245,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,DSP,1,FF,245,catapult_fpga_latency
Throughput,135.464643727987,catapult,BRAM,1,FF,245,catapult_fpga_latency
Throughput,317.46031746031747,catapult,CLB,819,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,LUT,4056,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,DSP,2,FF,2811,catapult_fpga_latency
Throughput,317.46031746031747,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,136.14703880190606,catapult,CLB,394,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,LUT,2029,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,FF,273,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,DSP,1,FF,273,catapult_fpga_latency
Throughput,136.14703880190606,catapult,BRAM,16,FF,273,catapult_fpga_latency
Throughput,132.99640909695438,catapult,CLB,297,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,LUT,1620,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,132.99640909695438,catapult,BRAM,8,FF,260,catapult_fpga_latency
Throughput,140.01680201624194,catapult,CLB,269,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,LUT,1433,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,FF,257,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,DSP,1,FF,257,catapult_fpga_latency
Throughput,140.01680201624194,catapult,BRAM,4,FF,257,catapult_fpga_latency
Throughput,138.12154696132598,catapult,CLB,293,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,LUT,1328,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,FF,260,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,DSP,1,FF,260,catapult_fpga_latency
Throughput,138.12154696132598,catapult,BRAM,2,FF,260,catapult_fpga_latency
Throughput,131.31976362442546,catapult,CLB,263,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,LUT,1237,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,FF,258,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,DSP,1,FF,258,catapult_fpga_latency
Throughput,131.31976362442546,catapult,BRAM,1,FF,258,catapult_fpga_latency
Throughput,450.04500450045003,catapult,CLB,646,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,LUT,3164,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,FF,2600,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,DSP,3,FF,2600,catapult_fpga_latency
Throughput,450.04500450045003,catapult,BRAM,0,FF,2600,catapult_fpga_latency
Throughput,162.04829039053638,catapult,CLB,282,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,LUT,1548,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,FF,524,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,DSP,3,FF,524,catapult_fpga_latency
Throughput,162.04829039053638,catapult,BRAM,16,FF,524,catapult_fpga_latency
Throughput,129.34937265554262,catapult,CLB,230,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,LUT,1211,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,129.34937265554262,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,131.44058885383805,catapult,CLB,160,FF,272,catapult_fpga_latency
Throughput,131.44058885383805,catapult,LUT,948,FF,272,catapult_fpga_latency
Throughput,131.44058885383805,catapult,FF,272,FF,272,catapult_fpga_latency
Throughput,131.44058885383805,catapult,DSP,1,FF,272,catapult_fpga_latency
Throughput,131.44058885383805,catapult,BRAM,4,FF,272,catapult_fpga_latency
Throughput,143.5544071202986,catapult,CLB,138,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,LUT,802,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,143.5544071202986,catapult,BRAM,2,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,CLB,135,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,LUT,758,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,FF,269,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,DSP,1,FF,269,catapult_fpga_latency
Throughput,125.77034335303736,catapult,BRAM,1,FF,269,catapult_fpga_latency
Throughput,436.8719965050241,catapult,CLB,725,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,LUT,3647,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,FF,2601,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,DSP,3,FF,2601,catapult_fpga_latency
Throughput,436.8719965050241,catapult,BRAM,0,FF,2601,catapult_fpga_latency
Throughput,168.97600540723218,catapult,CLB,364,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,LUT,2044,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,FF,541,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,DSP,3,FF,541,catapult_fpga_latency
Throughput,168.97600540723218,catapult,BRAM,16,FF,541,catapult_fpga_latency
Throughput,131.42331449599158,catapult,CLB,288,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,LUT,1549,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,131.42331449599158,catapult,BRAM,8,FF,293,catapult_fpga_latency
Throughput,128.25445684237528,catapult,CLB,263,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,LUT,1246,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,128.25445684237528,catapult,BRAM,4,FF,286,catapult_fpga_latency
Throughput,126.85525815045034,catapult,CLB,209,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,LUT,1086,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,FF,283,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,DSP,1,FF,283,catapult_fpga_latency
Throughput,126.85525815045034,catapult,BRAM,2,FF,283,catapult_fpga_latency
Throughput,132.92569453675395,catapult,CLB,220,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,LUT,1103,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,FF,277,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,DSP,1,FF,277,catapult_fpga_latency
Throughput,132.92569453675395,catapult,BRAM,1,FF,277,catapult_fpga_latency
Throughput,418.23504809703053,catapult,CLB,832,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,LUT,3884,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,FF,2619,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,DSP,3,FF,2619,catapult_fpga_latency
Throughput,418.23504809703053,catapult,BRAM,0,FF,2619,catapult_fpga_latency
Throughput,163.826998689384,catapult,CLB,450,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,LUT,2449,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,FF,548,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,DSP,3,FF,548,catapult_fpga_latency
Throughput,163.826998689384,catapult,BRAM,16,FF,548,catapult_fpga_latency
Throughput,127.94268167860798,catapult,CLB,370,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,LUT,1986,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,127.94268167860798,catapult,BRAM,8,FF,302,catapult_fpga_latency
Throughput,131.54433043935805,catapult,CLB,281,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,LUT,1645,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,131.54433043935805,catapult,BRAM,4,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,CLB,270,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,LUT,1450,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,FF,298,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,DSP,1,FF,298,catapult_fpga_latency
Throughput,128.00819252432154,catapult,BRAM,2,FF,298,catapult_fpga_latency
Throughput,128.5016705217168,catapult,CLB,295,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,LUT,1412,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,128.5016705217168,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,561.4823133071308,catapult,CLB,678,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,LUT,3576,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,FF,2757,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,DSP,4,FF,2757,catapult_fpga_latency
Throughput,561.4823133071308,catapult,BRAM,0,FF,2757,catapult_fpga_latency
Throughput,222.12350066637052,catapult,CLB,274,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,LUT,1355,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,DSP,2,FF,339,catapult_fpga_latency
Throughput,222.12350066637052,catapult,BRAM,16,FF,339,catapult_fpga_latency
Throughput,156.9612305760477,catapult,CLB,181,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,LUT,1000,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,156.9612305760477,catapult,BRAM,8,FF,268,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,160,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,901,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,264,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,1,FF,264,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,4,FF,264,catapult_fpga_latency
Throughput,172.08742040956807,catapult,CLB,139,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,LUT,783,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,172.08742040956807,catapult,BRAM,2,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,CLB,132,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,LUT,767,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,FF,261,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,DSP,1,FF,261,catapult_fpga_latency
Throughput,158.2278481012658,catapult,BRAM,1,FF,261,catapult_fpga_latency
Throughput,557.4136008918617,catapult,CLB,736,FF,2768,catapult_fpga_latency
Throughput,557.4136008918617,catapult,LUT,4090,FF,2768,catapult_fpga_latency
Throughput,557.4136008918617,catapult,FF,2768,FF,2768,catapult_fpga_latency
Throughput,557.4136008918617,catapult,DSP,4,FF,2768,catapult_fpga_latency
Throughput,557.4136008918617,catapult,BRAM,0,FF,2768,catapult_fpga_latency
Throughput,210.7481559536354,catapult,CLB,416,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,LUT,2048,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,FF,351,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,DSP,2,FF,351,catapult_fpga_latency
Throughput,210.7481559536354,catapult,BRAM,16,FF,351,catapult_fpga_latency
Throughput,151.83723048891588,catapult,CLB,327,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,LUT,1725,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,151.83723048891588,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,148.3019427554501,catapult,CLB,245,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,LUT,1347,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,148.3019427554501,catapult,BRAM,4,FF,271,catapult_fpga_latency
Throughput,151.4004542013626,catapult,CLB,260,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,LUT,1238,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,151.4004542013626,catapult,BRAM,2,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,CLB,244,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,LUT,1102,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,FF,268,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,DSP,1,FF,268,catapult_fpga_latency
Throughput,147.3187978786093,catapult,BRAM,1,FF,268,catapult_fpga_latency
Throughput,534.1880341880342,catapult,CLB,911,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,LUT,4327,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,FF,2790,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,DSP,4,FF,2790,catapult_fpga_latency
Throughput,534.1880341880342,catapult,BRAM,0,FF,2790,catapult_fpga_latency
Throughput,222.9654403567447,catapult,CLB,487,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,LUT,2426,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,FF,362,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,DSP,2,FF,362,catapult_fpga_latency
Throughput,222.9654403567447,catapult,BRAM,16,FF,362,catapult_fpga_latency
Throughput,156.4210855623338,catapult,CLB,405,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,LUT,2094,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,FF,285,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,DSP,1,FF,285,catapult_fpga_latency
Throughput,156.4210855623338,catapult,BRAM,8,FF,285,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1909,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,4,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,CLB,365,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,LUT,1593,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,146.4557703573521,catapult,BRAM,2,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,CLB,322,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,LUT,1606,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,FF,282,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,DSP,1,FF,282,catapult_fpga_latency
Throughput,151.17157974300832,catapult,BRAM,1,FF,282,catapult_fpga_latency
Throughput,201.1263073209976,catapult,CLB,939,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,LUT,5332,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,DSP,1,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,120.97749818533751,catapult,CLB,235,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,LUT,1040,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,BRAM,16,FF,221,catapult_fpga_latency
Throughput,123.53304508956145,catapult,CLB,145,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,LUT,818,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,BRAM,8,FF,210,catapult_fpga_latency
Throughput,134.48090371167294,catapult,CLB,128,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,LUT,702,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,BRAM,4,FF,206,catapult_fpga_latency
Throughput,135.83265417006248,catapult,CLB,116,FF,206,catapult_fpga_latency
Throughput,135.83265417006248,catapult,LUT,647,FF,206,catapult_fpga_latency
Throughput,135.83265417006248,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,135.83265417006248,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,135.83265417006248,catapult,BRAM,2,FF,206,catapult_fpga_latency
Throughput,143.51320321469575,catapult,CLB,120,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,LUT,635,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,BRAM,1,FF,203,catapult_fpga_latency
Throughput,188.8930865130336,catapult,CLB,972,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,LUT,5810,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,FF,2809,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,DSP,1,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,BRAM,0,FF,2809,catapult_fpga_latency
Throughput,102.58514567090685,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,LUT,1261,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,BRAM,16,FF,227,catapult_fpga_latency
Throughput,109.67317394165389,catapult,CLB,208,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,LUT,1046,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,113.67511651699444,catapult,CLB,187,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,LUT,924,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,BRAM,4,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,CLB,169,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,LUT,868,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,BRAM,2,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,CLB,183,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,LUT,878,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,BRAM,1,FF,213,catapult_fpga_latency
Throughput,187.9699248120301,catapult,CLB,1057,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,LUT,5990,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,FF,2825,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,DSP,1,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,BRAM,0,FF,2825,catapult_fpga_latency
Throughput,99.76057462090982,catapult,CLB,341,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,LUT,1752,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,BRAM,16,FF,239,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,1561,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,8,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,CLB,285,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,LUT,1453,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,BRAM,4,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,CLB,277,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,LUT,1392,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,BRAM,2,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,CLB,273,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,LUT,1401,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,BRAM,1,FF,227,catapult_fpga_latency
Throughput,365.4970760233918,catapult,CLB,933,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,LUT,5265,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,FF,2818,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,DSP,2,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,BRAM,0,FF,2818,catapult_fpga_latency
Throughput,128.76641771825908,catapult,CLB,225,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,LUT,1344,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,BRAM,16,FF,290,catapult_fpga_latency
Throughput,125.47051442910916,catapult,CLB,165,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,LUT,1055,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,123.62467548522685,catapult,CLB,164,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,LUT,969,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,DSP,1,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,BRAM,4,FF,274,catapult_fpga_latency
Throughput,134.87995683841382,catapult,CLB,157,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,LUT,918,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,BRAM,2,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,CLB,143,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,LUT,847,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,BRAM,1,FF,271,catapult_fpga_latency
Throughput,357.5259206292456,catapult,CLB,809,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,LUT,4001,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,FF,2833,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,DSP,2,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,BRAM,0,FF,2833,catapult_fpga_latency
Throughput,121.58054711246201,catapult,CLB,360,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,LUT,1866,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,BRAM,16,FF,302,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,279,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1452,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,286,catapult_fpga_latency
Throughput,121.31505519835011,catapult,CLB,237,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,LUT,1220,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,FF,281,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,DSP,1,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,BRAM,4,FF,281,catapult_fpga_latency
Throughput,143.49261013057827,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,LUT,1100,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,LUT,1060,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,BRAM,1,FF,278,catapult_fpga_latency
Throughput,350.38542396636296,catapult,CLB,836,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,LUT,4043,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,FF,2837,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,DSP,2,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,BRAM,0,FF,2837,catapult_fpga_latency
Throughput,121.921482565228,catapult,CLB,413,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,LUT,2345,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,FF,307,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,DSP,1,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,BRAM,16,FF,307,catapult_fpga_latency
Throughput,122.684333210649,catapult,CLB,365,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,LUT,1945,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,FF,295,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,DSP,1,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,BRAM,8,FF,295,catapult_fpga_latency
Throughput,124.33171702101207,catapult,CLB,302,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,LUT,1669,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,BRAM,4,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,CLB,301,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,LUT,1664,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,BRAM,2,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,CLB,318,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,LUT,1548,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,403.2258064516129,catapult,CLB,625,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,LUT,3441,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,FF,2424,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,DSP,3,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,BRAM,0,FF,2424,catapult_fpga_latency
Throughput,166.44474034620504,catapult,CLB,303,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,LUT,1708,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,FF,487,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,DSP,3,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,BRAM,16,FF,487,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,219,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1274,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,332,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,170,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1050,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,134.78905512872353,catapult,CLB,179,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,LUT,979,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,CLB,162,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,LUT,877,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,423.3700254022015,catapult,CLB,708,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,LUT,4054,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,FF,2445,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,DSP,3,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,BRAM,0,FF,2445,catapult_fpga_latency
Throughput,163.18537859007833,catapult,CLB,477,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,LUT,2404,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,DSP,3,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,BRAM,16,FF,503,catapult_fpga_latency
Throughput,135.02565487442612,catapult,CLB,355,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,LUT,1771,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,DSP,1,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,BRAM,8,FF,347,catapult_fpga_latency
Throughput,123.06177701206006,catapult,CLB,270,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,LUT,1479,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,DSP,1,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,BRAM,4,FF,339,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,261,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1354,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,336,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,1,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,2,FF,336,catapult_fpga_latency
Throughput,124.70382840753211,catapult,CLB,221,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,LUT,1202,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,FF,330,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,DSP,1,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,BRAM,1,FF,330,catapult_fpga_latency
Throughput,415.6275976724854,catapult,CLB,958,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,LUT,4510,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,FF,2453,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,DSP,3,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,BRAM,0,FF,2453,catapult_fpga_latency
Throughput,165.86498590147622,catapult,CLB,555,FF,512,catapult_fpga_latency
Throughput,165.86498590147622,catapult,LUT,3019,FF,512,catapult_fpga_latency
Throughput,165.86498590147622,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,165.86498590147622,catapult,DSP,3,FF,512,catapult_fpga_latency
Throughput,165.86498590147622,catapult,BRAM,16,FF,512,catapult_fpga_latency
Throughput,124.90632025980516,catapult,CLB,433,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,LUT,2366,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,FF,354,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,DSP,1,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,BRAM,8,FF,354,catapult_fpga_latency
Throughput,125.23481527864745,catapult,CLB,407,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,LUT,2036,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,BRAM,4,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,349,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1804,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,2,FF,350,catapult_fpga_latency
Throughput,137.1553970648745,catapult,CLB,330,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,LUT,1707,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,FF,344,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,DSP,1,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,BRAM,1,FF,344,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,897,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,4970,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2799,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2799,catapult_fpga_latency
Throughput,210.79258010118045,catapult,CLB,300,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,LUT,1495,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,FF,397,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,DSP,2,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,BRAM,16,FF,397,catapult_fpga_latency
Throughput,152.92858235204162,catapult,CLB,236,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,LUT,1231,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,BRAM,8,FF,297,catapult_fpga_latency
Throughput,153.9171925504079,catapult,CLB,190,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,LUT,1097,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,BRAM,4,FF,293,catapult_fpga_latency
Throughput,166.9449081803005,catapult,CLB,180,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,LUT,988,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,BRAM,2,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,CLB,172,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,LUT,976,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,BRAM,1,FF,290,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,909,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,5408,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2815,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2815,catapult_fpga_latency
Throughput,211.72983273343215,catapult,CLB,410,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,LUT,2143,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,FF,409,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,DSP,2,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,BRAM,16,FF,409,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,406,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,2030,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,306,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,1,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,8,FF,306,catapult_fpga_latency
Throughput,145.45454545454547,catapult,CLB,318,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,LUT,1669,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,FF,300,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,DSP,1,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,BRAM,4,FF,300,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,264,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1442,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,2,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,CLB,247,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,LUT,1396,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,BRAM,1,FF,297,catapult_fpga_latency
Throughput,539.3743257820928,catapult,CLB,1046,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,LUT,5849,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,FF,2823,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,DSP,4,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,BRAM,0,FF,2823,catapult_fpga_latency
Throughput,222.4694104560623,catapult,CLB,561,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,LUT,2791,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,FF,414,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,DSP,2,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,BRAM,16,FF,414,catapult_fpga_latency
Throughput,153.79883112888342,catapult,CLB,537,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,LUT,2555,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,BRAM,8,FF,314,catapult_fpga_latency
Throughput,139.56734124214933,catapult,CLB,426,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,LUT,2280,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,BRAM,4,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,CLB,390,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,LUT,2086,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,BRAM,2,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,CLB,402,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,LUT,1972,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,BRAM,1,FF,311,catapult_fpga_latency
Throughput,201.1263073209976,catapult,CLB,939,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,LUT,5332,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,DSP,1,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,120.97749818533751,catapult,CLB,235,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,LUT,1040,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,BRAM,16,FF,221,catapult_fpga_latency
Throughput,123.53304508956145,catapult,CLB,145,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,LUT,818,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,BRAM,8,FF,210,catapult_fpga_latency
Throughput,134.48090371167294,catapult,CLB,128,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,LUT,702,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,BRAM,4,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,CLB,117,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,LUT,646,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,BRAM,2,FF,206,catapult_fpga_latency
Throughput,143.51320321469575,catapult,CLB,120,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,LUT,635,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,BRAM,1,FF,203,catapult_fpga_latency
Throughput,188.8930865130336,catapult,CLB,972,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,LUT,5810,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,FF,2809,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,DSP,1,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,BRAM,0,FF,2809,catapult_fpga_latency
Throughput,102.58514567090685,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,LUT,1261,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,BRAM,16,FF,227,catapult_fpga_latency
Throughput,109.67317394165389,catapult,CLB,208,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,LUT,1046,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,113.67511651699444,catapult,CLB,187,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,LUT,924,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,BRAM,4,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,CLB,169,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,LUT,868,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,BRAM,2,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,CLB,183,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,LUT,878,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,BRAM,1,FF,213,catapult_fpga_latency
Throughput,187.9699248120301,catapult,CLB,1057,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,LUT,5990,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,FF,2825,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,DSP,1,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,BRAM,0,FF,2825,catapult_fpga_latency
Throughput,99.76057462090982,catapult,CLB,341,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,LUT,1752,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,BRAM,16,FF,239,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,1561,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,8,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,CLB,285,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,LUT,1453,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,BRAM,4,FF,227,catapult_fpga_latency
Throughput,104.7888504663104,catapult,CLB,284,FF,227,catapult_fpga_latency
Throughput,104.7888504663104,catapult,LUT,1391,FF,227,catapult_fpga_latency
Throughput,104.7888504663104,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,104.7888504663104,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,104.7888504663104,catapult,BRAM,2,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,CLB,273,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,LUT,1401,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,BRAM,1,FF,227,catapult_fpga_latency
Throughput,363.901018922853,catapult,CLB,928,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,LUT,5265,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,FF,2818,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,DSP,2,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,BRAM,0,FF,2818,catapult_fpga_latency
Throughput,128.76641771825908,catapult,CLB,225,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,LUT,1344,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,BRAM,16,FF,290,catapult_fpga_latency
Throughput,125.47051442910916,catapult,CLB,165,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,LUT,1055,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,123.62467548522685,catapult,CLB,164,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,LUT,969,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,DSP,1,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,BRAM,4,FF,274,catapult_fpga_latency
Throughput,134.87995683841382,catapult,CLB,157,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,LUT,918,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,BRAM,2,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,CLB,143,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,LUT,847,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,BRAM,1,FF,271,catapult_fpga_latency
Throughput,357.5259206292456,catapult,CLB,809,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,LUT,4001,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,FF,2833,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,DSP,2,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,BRAM,0,FF,2833,catapult_fpga_latency
Throughput,121.58054711246201,catapult,CLB,360,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,LUT,1866,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,BRAM,16,FF,302,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,279,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1452,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,286,catapult_fpga_latency
Throughput,121.31505519835011,catapult,CLB,237,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,LUT,1220,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,FF,281,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,DSP,1,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,BRAM,4,FF,281,catapult_fpga_latency
Throughput,143.49261013057827,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,LUT,1100,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,LUT,1060,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,BRAM,1,FF,278,catapult_fpga_latency
Throughput,350.38542396636296,catapult,CLB,836,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,LUT,4043,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,FF,2837,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,DSP,2,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,BRAM,0,FF,2837,catapult_fpga_latency
Throughput,121.921482565228,catapult,CLB,413,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,LUT,2345,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,FF,307,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,DSP,1,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,BRAM,16,FF,307,catapult_fpga_latency
Throughput,122.684333210649,catapult,CLB,365,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,LUT,1945,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,FF,295,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,DSP,1,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,BRAM,8,FF,295,catapult_fpga_latency
Throughput,124.33171702101207,catapult,CLB,302,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,LUT,1669,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,BRAM,4,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,CLB,301,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,LUT,1664,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,BRAM,2,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,CLB,318,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,LUT,1548,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,403.2258064516129,catapult,CLB,625,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,LUT,3441,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,FF,2424,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,DSP,3,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,BRAM,0,FF,2424,catapult_fpga_latency
Throughput,166.44474034620504,catapult,CLB,303,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,LUT,1708,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,FF,487,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,DSP,3,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,BRAM,16,FF,487,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,219,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1274,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,332,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,170,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1050,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,134.78905512872353,catapult,CLB,179,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,LUT,979,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,CLB,162,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,LUT,877,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,423.3700254022015,catapult,CLB,708,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,LUT,4054,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,FF,2445,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,DSP,3,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,BRAM,0,FF,2445,catapult_fpga_latency
Throughput,163.18537859007833,catapult,CLB,477,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,LUT,2404,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,DSP,3,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,BRAM,16,FF,503,catapult_fpga_latency
Throughput,135.02565487442612,catapult,CLB,355,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,LUT,1771,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,DSP,1,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,BRAM,8,FF,347,catapult_fpga_latency
Throughput,123.06177701206006,catapult,CLB,270,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,LUT,1479,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,DSP,1,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,BRAM,4,FF,339,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,261,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1354,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,336,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,1,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,2,FF,336,catapult_fpga_latency
Throughput,124.70382840753211,catapult,CLB,221,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,LUT,1202,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,FF,330,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,DSP,1,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,BRAM,1,FF,330,catapult_fpga_latency
Throughput,415.6275976724854,catapult,CLB,958,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,LUT,4510,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,FF,2453,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,DSP,3,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,BRAM,0,FF,2453,catapult_fpga_latency
Throughput,159.6169193934557,catapult,CLB,566,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,LUT,3020,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,DSP,3,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,BRAM,16,FF,512,catapult_fpga_latency
Throughput,124.90632025980516,catapult,CLB,433,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,LUT,2366,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,FF,354,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,DSP,1,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,BRAM,8,FF,354,catapult_fpga_latency
Throughput,125.23481527864745,catapult,CLB,407,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,LUT,2036,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,BRAM,4,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,349,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1804,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,2,FF,350,catapult_fpga_latency
Throughput,137.1553970648745,catapult,CLB,330,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,LUT,1707,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,FF,344,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,DSP,1,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,BRAM,1,FF,344,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,897,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,4970,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2799,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2799,catapult_fpga_latency
Throughput,210.79258010118045,catapult,CLB,300,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,LUT,1495,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,FF,397,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,DSP,2,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,BRAM,16,FF,397,catapult_fpga_latency
Throughput,152.92858235204162,catapult,CLB,236,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,LUT,1231,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,BRAM,8,FF,297,catapult_fpga_latency
Throughput,153.9171925504079,catapult,CLB,190,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,LUT,1097,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,BRAM,4,FF,293,catapult_fpga_latency
Throughput,166.9449081803005,catapult,CLB,180,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,LUT,988,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,BRAM,2,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,CLB,172,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,LUT,976,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,BRAM,1,FF,290,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,909,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,5408,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2815,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2815,catapult_fpga_latency
Throughput,211.72983273343215,catapult,CLB,410,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,LUT,2143,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,FF,409,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,DSP,2,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,BRAM,16,FF,409,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,406,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,2030,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,306,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,1,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,8,FF,306,catapult_fpga_latency
Throughput,145.45454545454547,catapult,CLB,318,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,LUT,1669,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,FF,300,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,DSP,1,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,BRAM,4,FF,300,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,264,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1442,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,2,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,CLB,247,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,LUT,1396,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,BRAM,1,FF,297,catapult_fpga_latency
Throughput,539.3743257820928,catapult,CLB,1046,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,LUT,5849,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,FF,2823,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,DSP,4,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,BRAM,0,FF,2823,catapult_fpga_latency
Throughput,222.4694104560623,catapult,CLB,561,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,LUT,2791,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,FF,414,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,DSP,2,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,BRAM,16,FF,414,catapult_fpga_latency
Throughput,153.79883112888342,catapult,CLB,537,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,LUT,2555,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,BRAM,8,FF,314,catapult_fpga_latency
Throughput,139.56734124214933,catapult,CLB,426,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,LUT,2280,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,BRAM,4,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,CLB,390,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,LUT,2086,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,BRAM,2,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,CLB,402,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,LUT,1972,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,BRAM,1,FF,311,catapult_fpga_latency
Throughput,201.1263073209976,catapult,CLB,939,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,LUT,5332,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,DSP,1,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,120.97749818533751,catapult,CLB,235,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,LUT,1040,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,BRAM,16,FF,221,catapult_fpga_latency
Throughput,123.53304508956145,catapult,CLB,145,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,LUT,818,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,BRAM,8,FF,210,catapult_fpga_latency
Throughput,134.48090371167294,catapult,CLB,128,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,LUT,702,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,BRAM,4,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,CLB,117,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,LUT,646,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,BRAM,2,FF,206,catapult_fpga_latency
Throughput,143.51320321469575,catapult,CLB,120,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,LUT,635,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,BRAM,1,FF,203,catapult_fpga_latency
Throughput,188.8930865130336,catapult,CLB,972,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,LUT,5810,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,FF,2809,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,DSP,1,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,BRAM,0,FF,2809,catapult_fpga_latency
Throughput,102.58514567090685,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,LUT,1261,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,BRAM,16,FF,227,catapult_fpga_latency
Throughput,109.67317394165389,catapult,CLB,208,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,LUT,1046,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,113.67511651699444,catapult,CLB,187,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,LUT,924,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,BRAM,4,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,CLB,169,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,LUT,868,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,BRAM,2,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,CLB,183,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,LUT,878,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,BRAM,1,FF,213,catapult_fpga_latency
Throughput,187.9699248120301,catapult,CLB,1057,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,LUT,5990,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,FF,2825,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,DSP,1,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,BRAM,0,FF,2825,catapult_fpga_latency
Throughput,99.76057462090982,catapult,CLB,341,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,LUT,1752,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,BRAM,16,FF,239,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,1561,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,8,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,CLB,285,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,LUT,1453,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,BRAM,4,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,CLB,277,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,LUT,1392,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,BRAM,2,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,CLB,273,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,LUT,1401,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,BRAM,1,FF,227,catapult_fpga_latency
Throughput,363.901018922853,catapult,CLB,928,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,LUT,5265,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,FF,2818,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,DSP,2,FF,2818,catapult_fpga_latency
Throughput,363.901018922853,catapult,BRAM,0,FF,2818,catapult_fpga_latency
Throughput,128.76641771825908,catapult,CLB,225,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,LUT,1344,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,BRAM,16,FF,290,catapult_fpga_latency
Throughput,125.47051442910916,catapult,CLB,165,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,LUT,1055,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,123.62467548522685,catapult,CLB,164,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,LUT,969,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,DSP,1,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,BRAM,4,FF,274,catapult_fpga_latency
Throughput,134.87995683841382,catapult,CLB,157,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,LUT,918,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,BRAM,2,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,CLB,143,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,LUT,847,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,BRAM,1,FF,271,catapult_fpga_latency
Throughput,357.5259206292456,catapult,CLB,809,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,LUT,4001,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,FF,2833,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,DSP,2,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,BRAM,0,FF,2833,catapult_fpga_latency
Throughput,121.58054711246201,catapult,CLB,360,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,LUT,1866,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,BRAM,16,FF,302,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,279,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1452,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,286,catapult_fpga_latency
Throughput,121.31505519835011,catapult,CLB,237,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,LUT,1220,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,FF,281,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,DSP,1,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,BRAM,4,FF,281,catapult_fpga_latency
Throughput,143.49261013057827,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,LUT,1100,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,LUT,1060,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,BRAM,1,FF,278,catapult_fpga_latency
Throughput,350.38542396636296,catapult,CLB,836,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,LUT,4043,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,FF,2837,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,DSP,2,FF,2837,catapult_fpga_latency
Throughput,350.38542396636296,catapult,BRAM,0,FF,2837,catapult_fpga_latency
Throughput,121.921482565228,catapult,CLB,413,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,LUT,2345,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,FF,307,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,DSP,1,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,BRAM,16,FF,307,catapult_fpga_latency
Throughput,122.684333210649,catapult,CLB,365,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,LUT,1945,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,FF,295,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,DSP,1,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,BRAM,8,FF,295,catapult_fpga_latency
Throughput,124.33171702101207,catapult,CLB,302,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,LUT,1669,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,BRAM,4,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,CLB,301,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,LUT,1664,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,BRAM,2,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,CLB,318,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,LUT,1548,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,403.2258064516129,catapult,CLB,625,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,LUT,3441,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,FF,2424,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,DSP,3,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,BRAM,0,FF,2424,catapult_fpga_latency
Throughput,166.44474034620504,catapult,CLB,303,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,LUT,1708,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,FF,487,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,DSP,3,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,BRAM,16,FF,487,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,219,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1274,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,332,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,170,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1050,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,134.78905512872353,catapult,CLB,179,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,LUT,979,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,CLB,162,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,LUT,877,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,423.3700254022015,catapult,CLB,708,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,LUT,4054,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,FF,2445,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,DSP,3,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,BRAM,0,FF,2445,catapult_fpga_latency
Throughput,163.18537859007833,catapult,CLB,477,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,LUT,2404,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,DSP,3,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,BRAM,16,FF,503,catapult_fpga_latency
Throughput,135.02565487442612,catapult,CLB,355,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,LUT,1771,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,DSP,1,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,BRAM,8,FF,347,catapult_fpga_latency
Throughput,123.06177701206006,catapult,CLB,270,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,LUT,1479,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,DSP,1,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,BRAM,4,FF,339,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,261,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1354,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,336,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,1,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,2,FF,336,catapult_fpga_latency
Throughput,124.70382840753211,catapult,CLB,221,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,LUT,1202,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,FF,330,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,DSP,1,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,BRAM,1,FF,330,catapult_fpga_latency
Throughput,415.6275976724854,catapult,CLB,958,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,LUT,4510,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,FF,2453,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,DSP,3,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,BRAM,0,FF,2453,catapult_fpga_latency
Throughput,159.6169193934557,catapult,CLB,566,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,LUT,3020,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,DSP,3,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,BRAM,16,FF,512,catapult_fpga_latency
Throughput,124.90632025980516,catapult,CLB,433,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,LUT,2366,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,FF,354,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,DSP,1,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,BRAM,8,FF,354,catapult_fpga_latency
Throughput,125.23481527864745,catapult,CLB,407,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,LUT,2036,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,BRAM,4,FF,350,catapult_fpga_latency
Throughput,126.055716626749,catapult,CLB,355,FF,350,catapult_fpga_latency
Throughput,126.055716626749,catapult,LUT,1803,FF,350,catapult_fpga_latency
Throughput,126.055716626749,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,126.055716626749,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,126.055716626749,catapult,BRAM,2,FF,350,catapult_fpga_latency
Throughput,137.1553970648745,catapult,CLB,330,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,LUT,1707,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,FF,344,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,DSP,1,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,BRAM,1,FF,344,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,897,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,4970,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2799,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2799,catapult_fpga_latency
Throughput,210.79258010118045,catapult,CLB,300,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,LUT,1495,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,FF,397,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,DSP,2,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,BRAM,16,FF,397,catapult_fpga_latency
Throughput,152.92858235204162,catapult,CLB,236,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,LUT,1231,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,BRAM,8,FF,297,catapult_fpga_latency
Throughput,153.9171925504079,catapult,CLB,190,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,LUT,1097,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,BRAM,4,FF,293,catapult_fpga_latency
Throughput,166.9449081803005,catapult,CLB,180,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,LUT,988,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,BRAM,2,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,CLB,172,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,LUT,976,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,BRAM,1,FF,290,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,909,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,5408,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2815,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2815,catapult_fpga_latency
Throughput,211.72983273343215,catapult,CLB,410,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,LUT,2143,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,FF,409,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,DSP,2,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,BRAM,16,FF,409,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,406,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,2030,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,306,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,1,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,8,FF,306,catapult_fpga_latency
Throughput,145.45454545454547,catapult,CLB,318,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,LUT,1669,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,FF,300,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,DSP,1,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,BRAM,4,FF,300,catapult_fpga_latency
Throughput,153.49194167306217,catapult,CLB,264,FF,297,catapult_fpga_latency
Throughput,153.49194167306217,catapult,LUT,1441,FF,297,catapult_fpga_latency
Throughput,153.49194167306217,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,153.49194167306217,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,153.49194167306217,catapult,BRAM,2,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,CLB,247,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,LUT,1396,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,BRAM,1,FF,297,catapult_fpga_latency
Throughput,539.3743257820928,catapult,CLB,1046,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,LUT,5849,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,FF,2823,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,DSP,4,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,BRAM,0,FF,2823,catapult_fpga_latency
Throughput,222.4694104560623,catapult,CLB,561,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,LUT,2791,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,FF,414,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,DSP,2,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,BRAM,16,FF,414,catapult_fpga_latency
Throughput,153.79883112888342,catapult,CLB,537,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,LUT,2555,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,BRAM,8,FF,314,catapult_fpga_latency
Throughput,139.56734124214933,catapult,CLB,426,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,LUT,2280,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,BRAM,4,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,CLB,390,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,LUT,2086,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,BRAM,2,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,CLB,402,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,LUT,1972,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,BRAM,1,FF,311,catapult_fpga_latency
Throughput,201.1263073209976,catapult,CLB,939,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,LUT,5332,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,FF,2811,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,DSP,1,FF,2811,catapult_fpga_latency
Throughput,201.1263073209976,catapult,BRAM,0,FF,2811,catapult_fpga_latency
Throughput,120.97749818533751,catapult,CLB,235,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,LUT,1040,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,FF,221,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,DSP,1,FF,221,catapult_fpga_latency
Throughput,120.97749818533751,catapult,BRAM,16,FF,221,catapult_fpga_latency
Throughput,123.53304508956145,catapult,CLB,145,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,LUT,818,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,FF,210,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,DSP,1,FF,210,catapult_fpga_latency
Throughput,123.53304508956145,catapult,BRAM,8,FF,210,catapult_fpga_latency
Throughput,134.48090371167294,catapult,CLB,128,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,LUT,702,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,134.48090371167294,catapult,BRAM,4,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,CLB,117,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,LUT,646,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,FF,206,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,DSP,1,FF,206,catapult_fpga_latency
Throughput,142.22727919214907,catapult,BRAM,2,FF,206,catapult_fpga_latency
Throughput,143.51320321469575,catapult,CLB,120,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,LUT,635,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,FF,203,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,DSP,1,FF,203,catapult_fpga_latency
Throughput,143.51320321469575,catapult,BRAM,1,FF,203,catapult_fpga_latency
Throughput,188.8930865130336,catapult,CLB,972,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,LUT,5810,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,FF,2809,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,DSP,1,FF,2809,catapult_fpga_latency
Throughput,188.8930865130336,catapult,BRAM,0,FF,2809,catapult_fpga_latency
Throughput,102.58514567090685,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,LUT,1261,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,102.58514567090685,catapult,BRAM,16,FF,227,catapult_fpga_latency
Throughput,109.67317394165389,catapult,CLB,208,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,LUT,1046,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,FF,217,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,DSP,1,FF,217,catapult_fpga_latency
Throughput,109.67317394165389,catapult,BRAM,8,FF,217,catapult_fpga_latency
Throughput,113.67511651699444,catapult,CLB,187,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,LUT,924,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,113.67511651699444,catapult,BRAM,4,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,CLB,169,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,LUT,868,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,131.87392852433072,catapult,BRAM,2,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,CLB,183,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,LUT,878,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,FF,213,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,DSP,1,FF,213,catapult_fpga_latency
Throughput,133.44008540165467,catapult,BRAM,1,FF,213,catapult_fpga_latency
Throughput,187.9699248120301,catapult,CLB,1057,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,LUT,5990,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,FF,2825,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,DSP,1,FF,2825,catapult_fpga_latency
Throughput,187.9699248120301,catapult,BRAM,0,FF,2825,catapult_fpga_latency
Throughput,99.76057462090982,catapult,CLB,341,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,LUT,1752,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,FF,239,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,DSP,1,FF,239,catapult_fpga_latency
Throughput,99.76057462090982,catapult,BRAM,16,FF,239,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,333,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,1561,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,8,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,CLB,285,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,LUT,1453,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,112.63798152737102,catapult,BRAM,4,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,CLB,277,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,LUT,1392,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,108.56584518510476,catapult,BRAM,2,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,CLB,273,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,LUT,1401,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,FF,227,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,DSP,1,FF,227,catapult_fpga_latency
Throughput,107.55001075500107,catapult,BRAM,1,FF,227,catapult_fpga_latency
Throughput,365.4970760233918,catapult,CLB,933,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,LUT,5265,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,FF,2818,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,DSP,2,FF,2818,catapult_fpga_latency
Throughput,365.4970760233918,catapult,BRAM,0,FF,2818,catapult_fpga_latency
Throughput,128.76641771825908,catapult,CLB,225,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,LUT,1344,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,128.76641771825908,catapult,BRAM,16,FF,290,catapult_fpga_latency
Throughput,125.47051442910916,catapult,CLB,165,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,LUT,1055,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,125.47051442910916,catapult,BRAM,8,FF,278,catapult_fpga_latency
Throughput,123.62467548522685,catapult,CLB,164,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,LUT,969,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,FF,274,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,DSP,1,FF,274,catapult_fpga_latency
Throughput,123.62467548522685,catapult,BRAM,4,FF,274,catapult_fpga_latency
Throughput,134.87995683841382,catapult,CLB,157,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,LUT,918,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.87995683841382,catapult,BRAM,2,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,CLB,143,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,LUT,847,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,FF,271,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,DSP,1,FF,271,catapult_fpga_latency
Throughput,134.9345567399811,catapult,BRAM,1,FF,271,catapult_fpga_latency
Throughput,357.5259206292456,catapult,CLB,809,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,LUT,4001,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,FF,2833,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,DSP,2,FF,2833,catapult_fpga_latency
Throughput,357.5259206292456,catapult,BRAM,0,FF,2833,catapult_fpga_latency
Throughput,121.58054711246201,catapult,CLB,360,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,LUT,1866,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,FF,302,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,DSP,1,FF,302,catapult_fpga_latency
Throughput,121.58054711246201,catapult,BRAM,16,FF,302,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,279,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1452,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,286,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,286,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,286,catapult_fpga_latency
Throughput,121.31505519835011,catapult,CLB,237,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,LUT,1220,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,FF,281,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,DSP,1,FF,281,catapult_fpga_latency
Throughput,121.31505519835011,catapult,BRAM,4,FF,281,catapult_fpga_latency
Throughput,143.49261013057827,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,LUT,1100,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,143.49261013057827,catapult,BRAM,2,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,CLB,200,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,LUT,1060,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,FF,278,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,DSP,1,FF,278,catapult_fpga_latency
Throughput,134.9527665317139,catapult,BRAM,1,FF,278,catapult_fpga_latency
Throughput,346.860908775581,catapult,CLB,849,FF,2837,catapult_fpga_latency
Throughput,346.860908775581,catapult,LUT,4043,FF,2837,catapult_fpga_latency
Throughput,346.860908775581,catapult,FF,2837,FF,2837,catapult_fpga_latency
Throughput,346.860908775581,catapult,DSP,2,FF,2837,catapult_fpga_latency
Throughput,346.860908775581,catapult,BRAM,0,FF,2837,catapult_fpga_latency
Throughput,121.921482565228,catapult,CLB,413,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,LUT,2345,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,FF,307,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,DSP,1,FF,307,catapult_fpga_latency
Throughput,121.921482565228,catapult,BRAM,16,FF,307,catapult_fpga_latency
Throughput,122.684333210649,catapult,CLB,365,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,LUT,1945,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,FF,295,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,DSP,1,FF,295,catapult_fpga_latency
Throughput,122.684333210649,catapult,BRAM,8,FF,295,catapult_fpga_latency
Throughput,124.33171702101207,catapult,CLB,302,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,LUT,1669,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,124.33171702101207,catapult,BRAM,4,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,CLB,301,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,LUT,1664,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,130.82155939298798,catapult,BRAM,2,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,CLB,318,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,LUT,1548,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,FF,292,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,DSP,1,FF,292,catapult_fpga_latency
Throughput,121.49192078726765,catapult,BRAM,1,FF,292,catapult_fpga_latency
Throughput,403.2258064516129,catapult,CLB,625,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,LUT,3441,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,FF,2424,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,DSP,3,FF,2424,catapult_fpga_latency
Throughput,403.2258064516129,catapult,BRAM,0,FF,2424,catapult_fpga_latency
Throughput,166.44474034620504,catapult,CLB,303,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,LUT,1708,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,FF,487,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,DSP,3,FF,487,catapult_fpga_latency
Throughput,166.44474034620504,catapult,BRAM,16,FF,487,catapult_fpga_latency
Throughput,121.50668286755773,catapult,CLB,219,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,LUT,1274,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,FF,332,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,DSP,1,FF,332,catapult_fpga_latency
Throughput,121.50668286755773,catapult,BRAM,8,FF,332,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,170,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1050,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,326,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,326,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,4,FF,326,catapult_fpga_latency
Throughput,134.78905512872353,catapult,CLB,179,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,LUT,979,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,134.78905512872353,catapult,BRAM,2,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,CLB,162,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,LUT,877,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,FF,323,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,DSP,1,FF,323,catapult_fpga_latency
Throughput,131.1131506490101,catapult,BRAM,1,FF,323,catapult_fpga_latency
Throughput,423.3700254022015,catapult,CLB,708,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,LUT,4054,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,FF,2445,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,DSP,3,FF,2445,catapult_fpga_latency
Throughput,423.3700254022015,catapult,BRAM,0,FF,2445,catapult_fpga_latency
Throughput,163.18537859007833,catapult,CLB,477,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,LUT,2404,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,FF,503,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,DSP,3,FF,503,catapult_fpga_latency
Throughput,163.18537859007833,catapult,BRAM,16,FF,503,catapult_fpga_latency
Throughput,135.02565487442612,catapult,CLB,355,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,LUT,1771,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,FF,347,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,DSP,1,FF,347,catapult_fpga_latency
Throughput,135.02565487442612,catapult,BRAM,8,FF,347,catapult_fpga_latency
Throughput,123.06177701206006,catapult,CLB,270,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,LUT,1479,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,FF,339,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,DSP,1,FF,339,catapult_fpga_latency
Throughput,123.06177701206006,catapult,BRAM,4,FF,339,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,261,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1354,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,336,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,1,FF,336,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,2,FF,336,catapult_fpga_latency
Throughput,124.70382840753211,catapult,CLB,221,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,LUT,1202,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,FF,330,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,DSP,1,FF,330,catapult_fpga_latency
Throughput,124.70382840753211,catapult,BRAM,1,FF,330,catapult_fpga_latency
Throughput,415.6275976724854,catapult,CLB,958,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,LUT,4510,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,FF,2453,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,DSP,3,FF,2453,catapult_fpga_latency
Throughput,415.6275976724854,catapult,BRAM,0,FF,2453,catapult_fpga_latency
Throughput,159.6169193934557,catapult,CLB,566,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,LUT,3020,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,FF,512,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,DSP,3,FF,512,catapult_fpga_latency
Throughput,159.6169193934557,catapult,BRAM,16,FF,512,catapult_fpga_latency
Throughput,124.90632025980516,catapult,CLB,433,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,LUT,2366,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,FF,354,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,DSP,1,FF,354,catapult_fpga_latency
Throughput,124.90632025980516,catapult,BRAM,8,FF,354,catapult_fpga_latency
Throughput,125.23481527864745,catapult,CLB,407,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,LUT,2036,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,125.23481527864745,catapult,BRAM,4,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,CLB,349,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,LUT,1804,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,FF,350,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,DSP,1,FF,350,catapult_fpga_latency
Throughput,127.73023374632777,catapult,BRAM,2,FF,350,catapult_fpga_latency
Throughput,137.1553970648745,catapult,CLB,330,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,LUT,1707,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,FF,344,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,DSP,1,FF,344,catapult_fpga_latency
Throughput,137.1553970648745,catapult,BRAM,1,FF,344,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,897,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,4970,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2799,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2799,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2799,catapult_fpga_latency
Throughput,210.79258010118045,catapult,CLB,300,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,LUT,1495,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,FF,397,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,DSP,2,FF,397,catapult_fpga_latency
Throughput,210.79258010118045,catapult,BRAM,16,FF,397,catapult_fpga_latency
Throughput,152.92858235204162,catapult,CLB,236,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,LUT,1231,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,152.92858235204162,catapult,BRAM,8,FF,297,catapult_fpga_latency
Throughput,153.9171925504079,catapult,CLB,190,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,LUT,1097,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,FF,293,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,DSP,1,FF,293,catapult_fpga_latency
Throughput,153.9171925504079,catapult,BRAM,4,FF,293,catapult_fpga_latency
Throughput,166.9449081803005,catapult,CLB,180,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,LUT,988,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,166.9449081803005,catapult,BRAM,2,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,CLB,172,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,LUT,976,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,FF,290,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,DSP,1,FF,290,catapult_fpga_latency
Throughput,161.49870801033592,catapult,BRAM,1,FF,290,catapult_fpga_latency
Throughput,519.2107995846313,catapult,CLB,909,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,LUT,5408,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,FF,2815,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,DSP,4,FF,2815,catapult_fpga_latency
Throughput,519.2107995846313,catapult,BRAM,0,FF,2815,catapult_fpga_latency
Throughput,211.72983273343215,catapult,CLB,410,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,LUT,2143,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,FF,409,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,DSP,2,FF,409,catapult_fpga_latency
Throughput,211.72983273343215,catapult,BRAM,16,FF,409,catapult_fpga_latency
Throughput,151.03458692040476,catapult,CLB,406,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,LUT,2030,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,FF,306,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,DSP,1,FF,306,catapult_fpga_latency
Throughput,151.03458692040476,catapult,BRAM,8,FF,306,catapult_fpga_latency
Throughput,145.45454545454547,catapult,CLB,318,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,LUT,1669,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,FF,300,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,DSP,1,FF,300,catapult_fpga_latency
Throughput,145.45454545454547,catapult,BRAM,4,FF,300,catapult_fpga_latency
Throughput,142.69406392694063,catapult,CLB,264,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,LUT,1442,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,142.69406392694063,catapult,BRAM,2,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,CLB,247,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,LUT,1396,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,FF,297,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,DSP,1,FF,297,catapult_fpga_latency
Throughput,154.7748026621266,catapult,BRAM,1,FF,297,catapult_fpga_latency
Throughput,539.3743257820928,catapult,CLB,1046,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,LUT,5849,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,FF,2823,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,DSP,4,FF,2823,catapult_fpga_latency
Throughput,539.3743257820928,catapult,BRAM,0,FF,2823,catapult_fpga_latency
Throughput,222.4694104560623,catapult,CLB,561,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,LUT,2791,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,FF,414,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,DSP,2,FF,414,catapult_fpga_latency
Throughput,222.4694104560623,catapult,BRAM,16,FF,414,catapult_fpga_latency
Throughput,153.79883112888342,catapult,CLB,537,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,LUT,2555,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,FF,314,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,DSP,1,FF,314,catapult_fpga_latency
Throughput,153.79883112888342,catapult,BRAM,8,FF,314,catapult_fpga_latency
Throughput,139.56734124214933,catapult,CLB,426,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,LUT,2280,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,139.56734124214933,catapult,BRAM,4,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,CLB,390,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,LUT,2086,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,153.7751806858373,catapult,BRAM,2,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,CLB,402,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,LUT,1972,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,FF,311,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,DSP,1,FF,311,catapult_fpga_latency
Throughput,151.76809834572774,catapult,BRAM,1,FF,311,catapult_fpga_latency
