

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Tue Mar 24 00:13:47 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  348481|    1|  348481|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  348480|  3 ~ 484 |          -|          -| 0 ~ 720 |    no    |
        | + loop_width  |    0|     481|         3|          1|          1| 0 ~ 480 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    232|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    222|
|Register         |        -|      -|     133|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     133|    454|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_193_p2                         |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_204_p2                         |     +    |      0|  0|  16|           9|           1|
    |r_V_fu_177_p2                         |     +    |      0|  0|  16|           2|           9|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1      |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   8|           1|           1|
    |nor_output_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |nor_output_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |nor_output_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |nor_output_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |nor_output_V_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |nor_output_V_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |axi_last_V_fu_210_p2                  |   icmp   |      0|  0|  13|           9|           9|
    |exitcond2_i_fu_188_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_199_p2                  |   icmp   |      0|  0|  13|           9|           9|
    |nor_output_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |nor_output_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |nor_output_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   8|           1|           1|
    |ap_block_state2                       |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   8|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 232|          71|          58|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |nor_mat_data_stream_s_blk_n     |   9|          2|    1|          2|
    |nor_output_TDATA_blk_n          |   9|          2|    1|          2|
    |nor_output_V_data_V_1_data_out  |   9|          2|   32|         64|
    |nor_output_V_data_V_1_state     |  15|          3|    2|          6|
    |nor_output_V_dest_V_1_state     |  15|          3|    2|          6|
    |nor_output_V_id_V_1_state       |  15|          3|    2|          6|
    |nor_output_V_keep_V_1_state     |  15|          3|    2|          6|
    |nor_output_V_last_V_1_data_out  |   9|          2|    1|          2|
    |nor_output_V_last_V_1_state     |  15|          3|    2|          6|
    |nor_output_V_strb_V_1_state     |  15|          3|    2|          6|
    |nor_output_V_user_V_1_data_out  |   9|          2|    1|          2|
    |nor_output_V_user_V_1_state     |  15|          3|    2|          6|
    |t_V_13_reg_158                  |   9|          2|    9|         18|
    |t_V_reg_147                     |   9|          2|   10|         20|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 222|         46|   73|        163|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_i_reg_260  |   1|   0|    1|          0|
    |axi_last_V_reg_269                   |   1|   0|    1|          0|
    |exitcond_i_reg_260                   |   1|   0|    1|          0|
    |i_V_reg_255                          |  10|   0|   10|          0|
    |nor_output_V_data_V_1_payload_A      |  32|   0|   32|          0|
    |nor_output_V_data_V_1_payload_B      |  32|   0|   32|          0|
    |nor_output_V_data_V_1_sel_rd         |   1|   0|    1|          0|
    |nor_output_V_data_V_1_sel_wr         |   1|   0|    1|          0|
    |nor_output_V_data_V_1_state          |   2|   0|    2|          0|
    |nor_output_V_dest_V_1_sel_rd         |   1|   0|    1|          0|
    |nor_output_V_dest_V_1_state          |   2|   0|    2|          0|
    |nor_output_V_id_V_1_sel_rd           |   1|   0|    1|          0|
    |nor_output_V_id_V_1_state            |   2|   0|    2|          0|
    |nor_output_V_keep_V_1_sel_rd         |   1|   0|    1|          0|
    |nor_output_V_keep_V_1_state          |   2|   0|    2|          0|
    |nor_output_V_last_V_1_payload_A      |   1|   0|    1|          0|
    |nor_output_V_last_V_1_payload_B      |   1|   0|    1|          0|
    |nor_output_V_last_V_1_sel_rd         |   1|   0|    1|          0|
    |nor_output_V_last_V_1_sel_wr         |   1|   0|    1|          0|
    |nor_output_V_last_V_1_state          |   2|   0|    2|          0|
    |nor_output_V_strb_V_1_sel_rd         |   1|   0|    1|          0|
    |nor_output_V_strb_V_1_state          |   2|   0|    2|          0|
    |nor_output_V_user_V_1_payload_A      |   1|   0|    1|          0|
    |nor_output_V_user_V_1_payload_B      |   1|   0|    1|          0|
    |nor_output_V_user_V_1_sel_rd         |   1|   0|    1|          0|
    |nor_output_V_user_V_1_sel_wr         |   1|   0|    1|          0|
    |nor_output_V_user_V_1_state          |   2|   0|    2|          0|
    |t_V_13_reg_158                       |   9|   0|    9|          0|
    |t_V_reg_147                          |  10|   0|   10|          0|
    |tmp_user_V_fu_96                     |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 133|   0|  133|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      Mat2AXIvideo     | return value |
|rows                           |  in |   32|  ap_stable |          rows         |    scalar    |
|cols                           |  in |   32|  ap_stable |          cols         |    scalar    |
|nor_mat_data_stream_s_dout     |  in |   32|   ap_fifo  | nor_mat_data_stream_s |    pointer   |
|nor_mat_data_stream_s_empty_n  |  in |    1|   ap_fifo  | nor_mat_data_stream_s |    pointer   |
|nor_mat_data_stream_s_read     | out |    1|   ap_fifo  | nor_mat_data_stream_s |    pointer   |
|nor_output_TDATA               | out |   32|    axis    |  nor_output_V_data_V  |    pointer   |
|nor_output_TVALID              | out |    1|    axis    |  nor_output_V_dest_V  |    pointer   |
|nor_output_TREADY              |  in |    1|    axis    |  nor_output_V_dest_V  |    pointer   |
|nor_output_TDEST               | out |    1|    axis    |  nor_output_V_dest_V  |    pointer   |
|nor_output_TKEEP               | out |    4|    axis    |  nor_output_V_keep_V  |    pointer   |
|nor_output_TSTRB               | out |    4|    axis    |  nor_output_V_strb_V  |    pointer   |
|nor_output_TUSER               | out |    1|    axis    |  nor_output_V_user_V  |    pointer   |
|nor_output_TLAST               | out |    1|    axis    |  nor_output_V_last_V  |    pointer   |
|nor_output_TID                 | out |    1|    axis    |   nor_output_V_id_V   |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

