
modbusTrying.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004788  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08004910  08004910  00005910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b48  08004b48  00006034  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004b48  08004b48  00006034  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004b48  08004b48  00006034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b4c  08004b4c  00005b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  08004b50  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006034  2**0
                  CONTENTS
 10 .bss          000003a8  20000034  20000034  00006034  2**2
                  ALLOC
 11 ._user_heap_stack 00000c04  200003dc  200003dc  00006034  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c1eb  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002363  00000000  00000000  0001224f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008f0  00000000  00000000  000145b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b6  00000000  00000000  00014ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aba6  00000000  00000000  0001555e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ce9e  00000000  00000000  00030104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009adc2  00000000  00000000  0003cfa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d7d64  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000021b0  00000000  00000000  000d7da8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  000d9f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000034 	.word	0x20000034
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080048f8 	.word	0x080048f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000038 	.word	0x20000038
 80001c4:	080048f8 	.word	0x080048f8

080001c8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f001 f928 	bl	8001420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f84e 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f8f8 	bl	80003c8 <MX_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); // Debug: Init step 1 - GPIO
 80001d8:	2201      	movs	r2, #1
 80001da:	2101      	movs	r1, #1
 80001dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001e0:	f001 fe3e 	bl	8001e60 <HAL_GPIO_WritePin>

  MX_DMA_Init();
 80001e4:	f000 f8ca 	bl	800037c <MX_DMA_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); // Debug: Init step 2 - DMA
 80001e8:	2201      	movs	r2, #1
 80001ea:	2102      	movs	r1, #2
 80001ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001f0:	f001 fe36 	bl	8001e60 <HAL_GPIO_WritePin>

  MX_USART1_UART_Init();
 80001f4:	f000 f878 	bl	80002e8 <MX_USART1_UART_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); // Debug: Init step 3 - UART
 80001f8:	2201      	movs	r2, #1
 80001fa:	2104      	movs	r1, #4
 80001fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000200:	f001 fe2e 	bl	8001e60 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN 2 */

  // printf("Starting Modbus RTU Slave...\n"); // Removed to prevent timing delays

  // Initialize UART callbacks
  UART_Callbacks_Init();
 8000204:	f001 f884 	bl	8001310 <UART_Callbacks_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Debug: Init step 4 - UART callbacks
 8000208:	2201      	movs	r2, #1
 800020a:	2108      	movs	r1, #8
 800020c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000210:	f001 fe26 	bl	8001e60 <HAL_GPIO_WritePin>

  // Initialize Modbus RTU slave
  Modbus_Init();
 8000214:	f000 fe86 	bl	8000f24 <Modbus_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // Debug: Init step 5 - Modbus
 8000218:	2201      	movs	r2, #1
 800021a:	2110      	movs	r1, #16
 800021c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000220:	f001 fe1e 	bl	8001e60 <HAL_GPIO_WritePin>
  // printf("Array check: [0]=0x%04X [1]=0x%04X [12]=0x%04X [13]=0x%04X\n",
  //        Modbus_Device_GetRegister(0), Modbus_Device_GetRegister(1),
  //        Modbus_Device_GetRegister(12), Modbus_Device_GetRegister(13));

  // Initialize test functions
  Modbus_Test_Init();
 8000224:	f000 ff3a 	bl	800109c <Modbus_Test_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // Debug: Init step 6 - Test functions
 8000228:	2201      	movs	r2, #1
 800022a:	2120      	movs	r1, #32
 800022c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000230:	f001 fe16 	bl	8001e60 <HAL_GPIO_WritePin>
  {
    /* USER CODE BEGIN 3 */

    // Heartbeat LED toggle every second for standalone debugging
    static uint32_t heartbeat_counter = 0;
    heartbeat_counter++;
 8000234:	4b0d      	ldr	r3, [pc, #52]	@ (800026c <main+0xa4>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	3301      	adds	r3, #1
 800023a:	4a0c      	ldr	r2, [pc, #48]	@ (800026c <main+0xa4>)
 800023c:	6013      	str	r3, [r2, #0]
    if (heartbeat_counter >= 10) // 10 * 100ms = 1 second
 800023e:	4b0b      	ldr	r3, [pc, #44]	@ (800026c <main+0xa4>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	2b09      	cmp	r3, #9
 8000244:	d907      	bls.n	8000256 <main+0x8e>
    {
      heartbeat_counter = 0;
 8000246:	4b09      	ldr	r3, [pc, #36]	@ (800026c <main+0xa4>)
 8000248:	2200      	movs	r2, #0
 800024a:	601a      	str	r2, [r3, #0]
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 800024c:	2140      	movs	r1, #64	@ 0x40
 800024e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000252:	f001 fe1d 	bl	8001e90 <HAL_GPIO_TogglePin>
    }

    // Update sensor values periodically
    Modbus_Device_UpdateSensors();
 8000256:	f000 fe5d 	bl	8000f14 <Modbus_Device_UpdateSensors>

    // Update test values
    Modbus_Test_Update();
 800025a:	f000 ff27 	bl	80010ac <Modbus_Test_Update>

    // Process Modbus (if needed)
    Modbus_Process(); // Test: Modify register values every 3 seconds to verify callbacks are working
 800025e:	f000 feeb 	bl	8001038 <Modbus_Process>
        device_registers[i] += 1;
      }
    }
    */
    // Add small delay to prevent busy waiting
    HAL_Delay(100);
 8000262:	2064      	movs	r0, #100	@ 0x64
 8000264:	f001 f942 	bl	80014ec <HAL_Delay>
  {
 8000268:	e7e4      	b.n	8000234 <main+0x6c>
 800026a:	bf00      	nop
 800026c:	20000160 	.word	0x20000160

08000270 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b090      	sub	sp, #64	@ 0x40
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	2228      	movs	r2, #40	@ 0x28
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f004 fb00 	bl	8004884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	605a      	str	r2, [r3, #4]
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	60da      	str	r2, [r3, #12]
 8000290:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000292:	2302      	movs	r3, #2
 8000294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000296:	2301      	movs	r3, #1
 8000298:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029a:	2310      	movs	r3, #16
 800029c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800029e:	2300      	movs	r3, #0
 80002a0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a2:	f107 0318 	add.w	r3, r7, #24
 80002a6:	4618      	mov	r0, r3
 80002a8:	f001 fe0c 	bl	8001ec4 <HAL_RCC_OscConfig>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d001      	beq.n	80002b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002b2:	f000 f8b9 	bl	8000428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80002b6:	230f      	movs	r3, #15
 80002b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ba:	2300      	movs	r3, #0
 80002bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c6:	2300      	movs	r3, #0
 80002c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	2100      	movs	r1, #0
 80002ce:	4618      	mov	r0, r3
 80002d0:	f002 fe06 	bl	8002ee0 <HAL_RCC_ClockConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002da:	f000 f8a5 	bl	8000428 <Error_Handler>
  }
}
 80002de:	bf00      	nop
 80002e0:	3740      	adds	r7, #64	@ 0x40
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002ee:	463b      	mov	r3, r7
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
 80002fa:	611a      	str	r2, [r3, #16]
 80002fc:	615a      	str	r2, [r3, #20]

  // Configure USART1 clock source
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80002fe:	2301      	movs	r3, #1
 8000300:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000302:	2300      	movs	r3, #0
 8000304:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000306:	463b      	mov	r3, r7
 8000308:	4618      	mov	r0, r3
 800030a:	f002 fffb 	bl	8003304 <HAL_RCCEx_PeriphCLKConfig>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
 8000314:	f000 f888 	bl	8000428 <Error_Handler>
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000318:	4b16      	ldr	r3, [pc, #88]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 800031a:	4a17      	ldr	r2, [pc, #92]	@ (8000378 <MX_USART1_UART_Init+0x90>)
 800031c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800031e:	4b15      	ldr	r3, [pc, #84]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 8000320:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000324:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000326:	4b13      	ldr	r3, [pc, #76]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 8000328:	2200      	movs	r2, #0
 800032a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800032c:	4b11      	ldr	r3, [pc, #68]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 800032e:	2200      	movs	r2, #0
 8000330:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000332:	4b10      	ldr	r3, [pc, #64]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 8000334:	2200      	movs	r2, #0
 8000336:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000338:	4b0e      	ldr	r3, [pc, #56]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 800033a:	220c      	movs	r2, #12
 800033c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800033e:	4b0d      	ldr	r3, [pc, #52]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 8000340:	2200      	movs	r2, #0
 8000342:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000344:	4b0b      	ldr	r3, [pc, #44]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 8000346:	2200      	movs	r2, #0
 8000348:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800034a:	4b0a      	ldr	r3, [pc, #40]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 800034c:	2200      	movs	r2, #0
 800034e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000350:	4b08      	ldr	r3, [pc, #32]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 8000352:	2200      	movs	r2, #0
 8000354:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000356:	2300      	movs	r3, #0
 8000358:	2200      	movs	r2, #0
 800035a:	2100      	movs	r1, #0
 800035c:	4805      	ldr	r0, [pc, #20]	@ (8000374 <MX_USART1_UART_Init+0x8c>)
 800035e:	f004 f9cc 	bl	80046fa <HAL_RS485Ex_Init>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <MX_USART1_UART_Init+0x84>
  {
    Error_Handler();
 8000368:	f000 f85e 	bl	8000428 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 800036c:	bf00      	nop
 800036e:	3718      	adds	r7, #24
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000050 	.word	0x20000050
 8000378:	40013800 	.word	0x40013800

0800037c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000382:	4b10      	ldr	r3, [pc, #64]	@ (80003c4 <MX_DMA_Init+0x48>)
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	4a0f      	ldr	r2, [pc, #60]	@ (80003c4 <MX_DMA_Init+0x48>)
 8000388:	f043 0301 	orr.w	r3, r3, #1
 800038c:	6153      	str	r3, [r2, #20]
 800038e:	4b0d      	ldr	r3, [pc, #52]	@ (80003c4 <MX_DMA_Init+0x48>)
 8000390:	695b      	ldr	r3, [r3, #20]
 8000392:	f003 0301 	and.w	r3, r3, #1
 8000396:	607b      	str	r3, [r7, #4]
 8000398:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800039a:	2200      	movs	r2, #0
 800039c:	2100      	movs	r1, #0
 800039e:	200e      	movs	r0, #14
 80003a0:	f001 f9a3 	bl	80016ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80003a4:	200e      	movs	r0, #14
 80003a6:	f001 f9bc 	bl	8001722 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2100      	movs	r1, #0
 80003ae:	200f      	movs	r0, #15
 80003b0:	f001 f99b 	bl	80016ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80003b4:	200f      	movs	r0, #15
 80003b6:	f001 f9b4 	bl	8001722 <HAL_NVIC_EnableIRQ>
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40021000 	.word	0x40021000

080003c8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b086      	sub	sp, #24
 80003cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
 80003d4:	605a      	str	r2, [r3, #4]
 80003d6:	609a      	str	r2, [r3, #8]
 80003d8:	60da      	str	r2, [r3, #12]
 80003da:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_GPIO_Init+0x5c>)
 80003de:	695b      	ldr	r3, [r3, #20]
 80003e0:	4a10      	ldr	r2, [pc, #64]	@ (8000424 <MX_GPIO_Init+0x5c>)
 80003e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003e6:	6153      	str	r3, [r2, #20]
 80003e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000424 <MX_GPIO_Init+0x5c>)
 80003ea:	695b      	ldr	r3, [r3, #20]
 80003ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003f0:	603b      	str	r3, [r7, #0]
 80003f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6, GPIO_PIN_RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	217f      	movs	r1, #127	@ 0x7f
 80003f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003fc:	f001 fd30 	bl	8001e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6;
 8000400:	237f      	movs	r3, #127	@ 0x7f
 8000402:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000404:	2301      	movs	r3, #1
 8000406:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000408:	2300      	movs	r3, #0
 800040a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800040c:	2300      	movs	r3, #0
 800040e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000410:	1d3b      	adds	r3, r7, #4
 8000412:	4619      	mov	r1, r3
 8000414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000418:	f001 fbb0 	bl	8001b7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800041c:	bf00      	nop
 800041e:	3718      	adds	r7, #24
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40021000 	.word	0x40021000

08000428 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800042c:	b672      	cpsid	i
}
 800042e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000430:	bf00      	nop
 8000432:	e7fd      	b.n	8000430 <Error_Handler+0x8>

08000434 <mbus_crc16>:
}

*/

uint16_t mbus_crc16(const uint16_t crc16, const uint8_t byte)
{
 8000434:	b480      	push	{r7}
 8000436:	b085      	sub	sp, #20
 8000438:	af00      	add	r7, sp, #0
 800043a:	4603      	mov	r3, r0
 800043c:	460a      	mov	r2, r1
 800043e:	80fb      	strh	r3, [r7, #6]
 8000440:	4613      	mov	r3, r2
 8000442:	717b      	strb	r3, [r7, #5]
    const int index = (crc16 & 0xFF) ^ byte;
 8000444:	88fb      	ldrh	r3, [r7, #6]
 8000446:	b2da      	uxtb	r2, r3
 8000448:	797b      	ldrb	r3, [r7, #5]
 800044a:	4053      	eors	r3, r2
 800044c:	60fb      	str	r3, [r7, #12]
    return (aucCRCLo[index] << 8) | ((crc16 >> 8) ^ aucCRCHi[index]);
 800044e:	4a0d      	ldr	r2, [pc, #52]	@ (8000484 <mbus_crc16+0x50>)
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	4413      	add	r3, r2
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	b21b      	sxth	r3, r3
 8000458:	021b      	lsls	r3, r3, #8
 800045a:	b21a      	sxth	r2, r3
 800045c:	88fb      	ldrh	r3, [r7, #6]
 800045e:	0a1b      	lsrs	r3, r3, #8
 8000460:	b29b      	uxth	r3, r3
 8000462:	4809      	ldr	r0, [pc, #36]	@ (8000488 <mbus_crc16+0x54>)
 8000464:	68f9      	ldr	r1, [r7, #12]
 8000466:	4401      	add	r1, r0
 8000468:	7809      	ldrb	r1, [r1, #0]
 800046a:	404b      	eors	r3, r1
 800046c:	b29b      	uxth	r3, r3
 800046e:	b21b      	sxth	r3, r3
 8000470:	4313      	orrs	r3, r2
 8000472:	b21b      	sxth	r3, r3
 8000474:	b29b      	uxth	r3, r3
}
 8000476:	4618      	mov	r0, r3
 8000478:	3714      	adds	r7, #20
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	08004a10 	.word	0x08004a10
 8000488:	08004910 	.word	0x08004910

0800048c <mbus_tickcount>:

__attribute__((weak)) uint32_t mbus_tickcount() { return 0; }
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
 8000490:	2300      	movs	r3, #0
 8000492:	4618      	mov	r0, r3
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr

0800049c <mbus_open>:
   * function mbus_open()
   * open new modbus context for new port
   * return: MODBUS_ERROR - if can't open context
   */
  mbus_t mbus_open(Modbus_Conf_t *pconf)
  {
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
    mbus_t context;
    for (context = 0; context < STMODBUS_COUNT_CONTEXT; context++)
 80004a4:	2300      	movs	r3, #0
 80004a6:	73fb      	strb	r3, [r7, #15]
 80004a8:	e011      	b.n	80004ce <mbus_open+0x32>
    {
      if (g_mbusContext[context].open == 0)
 80004aa:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80004ae:	4924      	ldr	r1, [pc, #144]	@ (8000540 <mbus_open+0xa4>)
 80004b0:	4613      	mov	r3, r2
 80004b2:	011b      	lsls	r3, r3, #4
 80004b4:	4413      	add	r3, r2
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	440b      	add	r3, r1
 80004ba:	3328      	adds	r3, #40	@ 0x28
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d00a      	beq.n	80004d8 <mbus_open+0x3c>
    for (context = 0; context < STMODBUS_COUNT_CONTEXT; context++)
 80004c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	3301      	adds	r3, #1
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	73fb      	strb	r3, [r7, #15]
 80004ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	dde9      	ble.n	80004aa <mbus_open+0xe>
 80004d6:	e000      	b.n	80004da <mbus_open+0x3e>
      {
        break;
 80004d8:	bf00      	nop
      }
    }
    if (context == STMODBUS_COUNT_CONTEXT)
 80004da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004de:	2b01      	cmp	r3, #1
 80004e0:	d102      	bne.n	80004e8 <mbus_open+0x4c>
      return (mbus_t)MBUS_ERROR;
 80004e2:	f04f 33ff 	mov.w	r3, #4294967295
 80004e6:	e026      	b.n	8000536 <mbus_open+0x9a>
    // Clear context
    memset(&g_mbusContext[context], 0, sizeof(_stmodbus_context_t));
 80004e8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80004ec:	4613      	mov	r3, r2
 80004ee:	011b      	lsls	r3, r3, #4
 80004f0:	4413      	add	r3, r2
 80004f2:	009b      	lsls	r3, r3, #2
 80004f4:	4a12      	ldr	r2, [pc, #72]	@ (8000540 <mbus_open+0xa4>)
 80004f6:	4413      	add	r3, r2
 80004f8:	2244      	movs	r2, #68	@ 0x44
 80004fa:	2100      	movs	r1, #0
 80004fc:	4618      	mov	r0, r3
 80004fe:	f004 f9c1 	bl	8004884 <memset>
    // Copy config to context
    memcpy((void *)&g_mbusContext[context].conf, (void *)pconf,
 8000502:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000506:	4613      	mov	r3, r2
 8000508:	011b      	lsls	r3, r3, #4
 800050a:	4413      	add	r3, r2
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	4a0c      	ldr	r2, [pc, #48]	@ (8000540 <mbus_open+0xa4>)
 8000510:	4413      	add	r3, r2
 8000512:	2228      	movs	r2, #40	@ 0x28
 8000514:	6879      	ldr	r1, [r7, #4]
 8000516:	4618      	mov	r0, r3
 8000518:	f004 f9e0 	bl	80048dc <memcpy>
           sizeof(Modbus_Conf_t));

    g_mbusContext[context].open = 1;
 800051c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000520:	4907      	ldr	r1, [pc, #28]	@ (8000540 <mbus_open+0xa4>)
 8000522:	4613      	mov	r3, r2
 8000524:	011b      	lsls	r3, r3, #4
 8000526:	4413      	add	r3, r2
 8000528:	009b      	lsls	r3, r3, #2
 800052a:	440b      	add	r3, r1
 800052c:	3328      	adds	r3, #40	@ 0x28
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
    return context;
 8000532:	f997 300f 	ldrsb.w	r3, [r7, #15]
  }
 8000536:	4618      	mov	r0, r3
 8000538:	3710      	adds	r7, #16
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000164 	.word	0x20000164

08000544 <mbus_flush>:

  mbus_status_t mbus_flush(const mbus_t context)
  {
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    g_mbusContext[context].crc16 = 0xFFFF;
 800054e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000552:	490e      	ldr	r1, [pc, #56]	@ (800058c <mbus_flush+0x48>)
 8000554:	4613      	mov	r3, r2
 8000556:	011b      	lsls	r3, r3, #4
 8000558:	4413      	add	r3, r2
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	440b      	add	r3, r1
 800055e:	332a      	adds	r3, #42	@ 0x2a
 8000560:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000564:	801a      	strh	r2, [r3, #0]
    g_mbusContext[context].state = MBUS_STATE_IDLE;
 8000566:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800056a:	4908      	ldr	r1, [pc, #32]	@ (800058c <mbus_flush+0x48>)
 800056c:	4613      	mov	r3, r2
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	4413      	add	r3, r2
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	440b      	add	r3, r1
 8000576:	3329      	adds	r3, #41	@ 0x29
 8000578:	2200      	movs	r2, #0
 800057a:	701a      	strb	r2, [r3, #0]
    return MBUS_OK;
 800057c:	2300      	movs	r3, #0
  }
 800057e:	4618      	mov	r0, r3
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000164 	.word	0x20000164

08000590 <mbus_response>:

  mbus_status_t mbus_response(mbus_t mb_context, Modbus_ResponseType response)
  {
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	460a      	mov	r2, r1
 800059a:	71fb      	strb	r3, [r7, #7]
 800059c:	4613      	mov	r3, r2
 800059e:	71bb      	strb	r3, [r7, #6]

    if (response != MBUS_RESPONSE_OK)
 80005a0:	79bb      	ldrb	r3, [r7, #6]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d008      	beq.n	80005b8 <mbus_response+0x28>
    {
      return mbus_send_error(mb_context, response);
 80005a6:	79ba      	ldrb	r2, [r7, #6]
 80005a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ac:	4611      	mov	r1, r2
 80005ae:	4618      	mov	r0, r3
 80005b0:	f000 fb66 	bl	8000c80 <mbus_send_error>
 80005b4:	4603      	mov	r3, r0
 80005b6:	e001      	b.n	80005bc <mbus_response+0x2c>
    }
    else
    {
    }
    return MBUS_ERROR;
 80005b8:	f04f 33ff 	mov.w	r3, #4294967295
  }
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}

080005c4 <mbus_poll_response>:
    g_userError = error;
    return 0;
  }

  inline mbus_status_t mbus_poll_response(mbus_t mb_context)
  {
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	@ 0x28
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
    stmbCallBackFunc func = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	617b      	str	r3, [r7, #20]
    _stmodbus_context_t *ctx = &g_mbusContext[mb_context];
 80005d2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80005d6:	4613      	mov	r3, r2
 80005d8:	011b      	lsls	r3, r3, #4
 80005da:	4413      	add	r3, r2
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	4a9b      	ldr	r2, [pc, #620]	@ (800084c <mbus_poll_response+0x288>)
 80005e0:	4413      	add	r3, r2
 80005e2:	613b      	str	r3, [r7, #16]
    int read = 1, la;
 80005e4:	2301      	movs	r3, #1
 80005e6:	60bb      	str	r3, [r7, #8]
    uint16_t d;

    if (ctx->header.func == 0x04)
 80005e8:	693b      	ldr	r3, [r7, #16]
 80005ea:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80005ee:	2b04      	cmp	r3, #4
 80005f0:	d101      	bne.n	80005f6 <mbus_poll_response+0x32>
    {
      la = 10;
 80005f2:	230a      	movs	r3, #10
 80005f4:	627b      	str	r3, [r7, #36]	@ 0x24
        func = ctx->func[i].func;
        break;
      }
    }
#endif
    switch (ctx->header.func)
 80005f6:	693b      	ldr	r3, [r7, #16]
 80005f8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80005fc:	2b0f      	cmp	r3, #15
 80005fe:	d006      	beq.n	800060e <mbus_poll_response+0x4a>
 8000600:	2b0f      	cmp	r3, #15
 8000602:	dc4a      	bgt.n	800069a <mbus_poll_response+0xd6>
 8000604:	2b01      	cmp	r3, #1
 8000606:	d002      	beq.n	800060e <mbus_poll_response+0x4a>
 8000608:	2b02      	cmp	r3, #2
 800060a:	d023      	beq.n	8000654 <mbus_poll_response+0x90>
      {
        return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_ADDRESS);
      }
      break;
    default:
      break;
 800060c:	e045      	b.n	800069a <mbus_poll_response+0xd6>
      if ((ctx->header.num == 0) || (ctx->header.num > 0x07D0))
 800060e:	693b      	ldr	r3, [r7, #16]
 8000610:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000612:	2b00      	cmp	r3, #0
 8000614:	d004      	beq.n	8000620 <mbus_poll_response+0x5c>
 8000616:	693b      	ldr	r3, [r7, #16]
 8000618:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800061a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800061e:	d907      	bls.n	8000630 <mbus_poll_response+0x6c>
        return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_VALUE);
 8000620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000624:	2103      	movs	r1, #3
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ffb2 	bl	8000590 <mbus_response>
 800062c:	4603      	mov	r3, r0
 800062e:	e155      	b.n	80008dc <mbus_poll_response+0x318>
      if ((ctx->header.addr + ctx->header.num) >= ctx->conf.coils)
 8000630:	693b      	ldr	r3, [r7, #16]
 8000632:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8000634:	461a      	mov	r2, r3
 8000636:	693b      	ldr	r3, [r7, #16]
 8000638:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800063a:	4413      	add	r3, r2
 800063c:	693a      	ldr	r2, [r7, #16]
 800063e:	8852      	ldrh	r2, [r2, #2]
 8000640:	4293      	cmp	r3, r2
 8000642:	db2c      	blt.n	800069e <mbus_poll_response+0xda>
        return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_ADDRESS);
 8000644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000648:	2102      	movs	r1, #2
 800064a:	4618      	mov	r0, r3
 800064c:	f7ff ffa0 	bl	8000590 <mbus_response>
 8000650:	4603      	mov	r3, r0
 8000652:	e143      	b.n	80008dc <mbus_poll_response+0x318>
      if ((ctx->header.num == 0) || (ctx->header.num > 0x07D0))
 8000654:	693b      	ldr	r3, [r7, #16]
 8000656:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000658:	2b00      	cmp	r3, #0
 800065a:	d004      	beq.n	8000666 <mbus_poll_response+0xa2>
 800065c:	693b      	ldr	r3, [r7, #16]
 800065e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000660:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000664:	d907      	bls.n	8000676 <mbus_poll_response+0xb2>
        return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_VALUE);
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	2103      	movs	r1, #3
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ff8f 	bl	8000590 <mbus_response>
 8000672:	4603      	mov	r3, r0
 8000674:	e132      	b.n	80008dc <mbus_poll_response+0x318>
      if ((ctx->header.addr + ctx->header.num) > ctx->conf.discrete)
 8000676:	693b      	ldr	r3, [r7, #16]
 8000678:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800067a:	461a      	mov	r2, r3
 800067c:	693b      	ldr	r3, [r7, #16]
 800067e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000680:	4413      	add	r3, r2
 8000682:	693a      	ldr	r2, [r7, #16]
 8000684:	8892      	ldrh	r2, [r2, #4]
 8000686:	4293      	cmp	r3, r2
 8000688:	dd0b      	ble.n	80006a2 <mbus_poll_response+0xde>
        return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_DATA_ADDRESS);
 800068a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068e:	2102      	movs	r1, #2
 8000690:	4618      	mov	r0, r3
 8000692:	f7ff ff7d 	bl	8000590 <mbus_response>
 8000696:	4603      	mov	r3, r0
 8000698:	e120      	b.n	80008dc <mbus_poll_response+0x318>
      break;
 800069a:	bf00      	nop
 800069c:	e002      	b.n	80006a4 <mbus_poll_response+0xe0>
      break;
 800069e:	bf00      	nop
 80006a0:	e000      	b.n	80006a4 <mbus_poll_response+0xe0>
      break;
 80006a2:	bf00      	nop
    }

    if (func != 0)
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d006      	beq.n	80006b8 <mbus_poll_response+0xf4>
    {
      return func(mb_context);
 80006aa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	4610      	mov	r0, r2
 80006b2:	4798      	blx	r3
 80006b4:	4603      	mov	r3, r0
 80006b6:	e111      	b.n	80008dc <mbus_poll_response+0x318>
    }

    la = mbus_proto_address((Modbus_ConnectFuncType)ctx->header.func, (int *)&read);
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80006be:	f107 0208 	add.w	r2, r7, #8
 80006c2:	4611      	mov	r1, r2
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fb6d 	bl	8000da4 <mbus_proto_address>
 80006ca:	6278      	str	r0, [r7, #36]	@ 0x24
    if (la > 0)
 80006cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	dd05      	ble.n	80006de <mbus_poll_response+0x11a>
    {
      la += ctx->header.addr;
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80006d6:	461a      	mov	r2, r3
 80006d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006da:	4413      	add	r3, r2
 80006dc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    if (la < 50001)
 80006de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e0:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80006e4:	4293      	cmp	r3, r2
 80006e6:	f300 80f2 	bgt.w	80008ce <mbus_poll_response+0x30a>
    {
      ctx->conf.sendbuf[0] = ctx->header.devaddr;
 80006ea:	693b      	ldr	r3, [r7, #16]
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	693a      	ldr	r2, [r7, #16]
 80006f0:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80006f4:	701a      	strb	r2, [r3, #0]
      ctx->conf.sendbuf[1] = ctx->header.func;
 80006f6:	693b      	ldr	r3, [r7, #16]
 80006f8:	699b      	ldr	r3, [r3, #24]
 80006fa:	3301      	adds	r3, #1
 80006fc:	693a      	ldr	r2, [r7, #16]
 80006fe:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8000702:	701a      	strb	r2, [r3, #0]
      ctx->conf.sendbuf[2] = ctx->header.num * 2;
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000708:	b2da      	uxtb	r2, r3
 800070a:	693b      	ldr	r3, [r7, #16]
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	3302      	adds	r3, #2
 8000710:	0052      	lsls	r2, r2, #1
 8000712:	b2d2      	uxtb	r2, r2
 8000714:	701a      	strb	r2, [r3, #0]
      if (read && ctx->conf.read)
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d04b      	beq.n	80007b4 <mbus_poll_response+0x1f0>
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	691b      	ldr	r3, [r3, #16]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d047      	beq.n	80007b4 <mbus_poll_response+0x1f0>
      {
        g_userError = MBUS_RESPONSE_OK;
 8000724:	4b4a      	ldr	r3, [pc, #296]	@ (8000850 <mbus_poll_response+0x28c>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ctx->header.num; i++)
 800072a:	2300      	movs	r3, #0
 800072c:	623b      	str	r3, [r7, #32]
 800072e:	e01f      	b.n	8000770 <mbus_poll_response+0x1ac>
        {

          d = ctx->conf.read(la + i);
 8000730:	693b      	ldr	r3, [r7, #16]
 8000732:	691b      	ldr	r3, [r3, #16]
 8000734:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000736:	6a3a      	ldr	r2, [r7, #32]
 8000738:	440a      	add	r2, r1
 800073a:	4610      	mov	r0, r2
 800073c:	4798      	blx	r3
 800073e:	4603      	mov	r3, r0
 8000740:	81fb      	strh	r3, [r7, #14]
          ctx->conf.sendbuf[3 + (i << 1)] = d >> 8;
 8000742:	89fb      	ldrh	r3, [r7, #14]
 8000744:	0a1b      	lsrs	r3, r3, #8
 8000746:	b299      	uxth	r1, r3
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	6a3a      	ldr	r2, [r7, #32]
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	3203      	adds	r2, #3
 8000752:	4413      	add	r3, r2
 8000754:	b2ca      	uxtb	r2, r1
 8000756:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[3 + (i << 1) + 1] = d & 0xFF;
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	699a      	ldr	r2, [r3, #24]
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	005b      	lsls	r3, r3, #1
 8000760:	3304      	adds	r3, #4
 8000762:	4413      	add	r3, r2
 8000764:	89fa      	ldrh	r2, [r7, #14]
 8000766:	b2d2      	uxtb	r2, r2
 8000768:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ctx->header.num; i++)
 800076a:	6a3b      	ldr	r3, [r7, #32]
 800076c:	3301      	adds	r3, #1
 800076e:	623b      	str	r3, [r7, #32]
 8000770:	693b      	ldr	r3, [r7, #16]
 8000772:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000774:	461a      	mov	r2, r3
 8000776:	6a3b      	ldr	r3, [r7, #32]
 8000778:	4293      	cmp	r3, r2
 800077a:	dbd9      	blt.n	8000730 <mbus_poll_response+0x16c>
        }
        if (g_userError == MBUS_RESPONSE_OK)
 800077c:	4b34      	ldr	r3, [pc, #208]	@ (8000850 <mbus_poll_response+0x28c>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d10d      	bne.n	80007a0 <mbus_poll_response+0x1dc>
        {
          return mbus_send_data(mb_context, 3 + ctx->conf.sendbuf[2]);
 8000784:	693b      	ldr	r3, [r7, #16]
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	3302      	adds	r3, #2
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	3303      	adds	r3, #3
 800078e:	b29a      	uxth	r2, r3
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	4611      	mov	r1, r2
 8000796:	4618      	mov	r0, r3
 8000798:	f000 fa9e 	bl	8000cd8 <mbus_send_data>
 800079c:	4603      	mov	r3, r0
 800079e:	e09d      	b.n	80008dc <mbus_poll_response+0x318>
        }
        else
        {
          return mbus_response(mb_context, g_userError);
 80007a0:	4b2b      	ldr	r3, [pc, #172]	@ (8000850 <mbus_poll_response+0x28c>)
 80007a2:	781a      	ldrb	r2, [r3, #0]
 80007a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a8:	4611      	mov	r1, r2
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff fef0 	bl	8000590 <mbus_response>
 80007b0:	4603      	mov	r3, r0
 80007b2:	e093      	b.n	80008dc <mbus_poll_response+0x318>
        }
      }
      else if (ctx->conf.write)
 80007b4:	693b      	ldr	r3, [r7, #16]
 80007b6:	695b      	ldr	r3, [r3, #20]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	f000 8088 	beq.w	80008ce <mbus_poll_response+0x30a>
      {
        uint16_t *value;
        ctx->conf.sendbuf[2] = 0;
 80007be:	693b      	ldr	r3, [r7, #16]
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	3302      	adds	r3, #2
 80007c4:	2200      	movs	r2, #0
 80007c6:	701a      	strb	r2, [r3, #0]
        switch (ctx->header.func)
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80007ce:	2b06      	cmp	r3, #6
 80007d0:	dc02      	bgt.n	80007d8 <mbus_poll_response+0x214>
 80007d2:	2b05      	cmp	r3, #5
 80007d4:	da03      	bge.n	80007de <mbus_poll_response+0x21a>
 80007d6:	e07a      	b.n	80008ce <mbus_poll_response+0x30a>
 80007d8:	2b10      	cmp	r3, #16
 80007da:	d030      	beq.n	800083e <mbus_poll_response+0x27a>
 80007dc:	e077      	b.n	80008ce <mbus_poll_response+0x30a>
        case MBUS_FUNC_WRITE_REG:
        case MBUS_FUNC_WRITE_COIL:
          // in both these cases, we should return the same packet that we
          // received. in both cases, the packes have 6 bytes of data + 2 CRC
          // bytes = 8 bytes
          value = (uint16_t *)ctx->conf.recvbuf;
 80007de:	693b      	ldr	r3, [r7, #16]
 80007e0:	6a1b      	ldr	r3, [r3, #32]
 80007e2:	61fb      	str	r3, [r7, #28]
          ctx->conf.write(la, *value);
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	695b      	ldr	r3, [r3, #20]
 80007e8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80007ea:	69fa      	ldr	r2, [r7, #28]
 80007ec:	8812      	ldrh	r2, [r2, #0]
 80007ee:	4611      	mov	r1, r2
 80007f0:	4798      	blx	r3
          ctx->conf.sendbuf[2] = ctx->header.addr >> 8;
 80007f2:	693b      	ldr	r3, [r7, #16]
 80007f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80007f6:	0a1b      	lsrs	r3, r3, #8
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	699b      	ldr	r3, [r3, #24]
 80007fe:	3302      	adds	r3, #2
 8000800:	b2d2      	uxtb	r2, r2
 8000802:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[3] = ctx->header.addr & 0xFF;
 8000804:	693b      	ldr	r3, [r7, #16]
 8000806:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	3303      	adds	r3, #3
 800080e:	b2d2      	uxtb	r2, r2
 8000810:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[4] = ctx->conf.recvbuf[1];
 8000812:	693b      	ldr	r3, [r7, #16]
 8000814:	6a1a      	ldr	r2, [r3, #32]
 8000816:	693b      	ldr	r3, [r7, #16]
 8000818:	699b      	ldr	r3, [r3, #24]
 800081a:	3304      	adds	r3, #4
 800081c:	7852      	ldrb	r2, [r2, #1]
 800081e:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[5] = ctx->conf.recvbuf[0];
 8000820:	693b      	ldr	r3, [r7, #16]
 8000822:	6a1a      	ldr	r2, [r3, #32]
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	3305      	adds	r3, #5
 800082a:	7812      	ldrb	r2, [r2, #0]
 800082c:	701a      	strb	r2, [r3, #0]
          return mbus_send_data(mb_context, 6);
 800082e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000832:	2106      	movs	r1, #6
 8000834:	4618      	mov	r0, r3
 8000836:	f000 fa4f 	bl	8000cd8 <mbus_send_data>
 800083a:	4603      	mov	r3, r0
 800083c:	e04e      	b.n	80008dc <mbus_poll_response+0x318>

        case MBUS_FUNC_WRITE_REGS:
          value = (uint16_t *)ctx->conf.recvbuf;
 800083e:	693b      	ldr	r3, [r7, #16]
 8000840:	6a1b      	ldr	r3, [r3, #32]
 8000842:	61fb      	str	r3, [r7, #28]
          for (int i = 0; i < ctx->header.num; i++)
 8000844:	2300      	movs	r3, #0
 8000846:	61bb      	str	r3, [r7, #24]
 8000848:	e013      	b.n	8000872 <mbus_poll_response+0x2ae>
 800084a:	bf00      	nop
 800084c:	20000164 	.word	0x20000164
 8000850:	200001a8 	.word	0x200001a8
          {
            ctx->conf.write(la + i, *value++);
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	695a      	ldr	r2, [r3, #20]
 8000858:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800085a:	69bb      	ldr	r3, [r7, #24]
 800085c:	440b      	add	r3, r1
 800085e:	4618      	mov	r0, r3
 8000860:	69fb      	ldr	r3, [r7, #28]
 8000862:	1c99      	adds	r1, r3, #2
 8000864:	61f9      	str	r1, [r7, #28]
 8000866:	881b      	ldrh	r3, [r3, #0]
 8000868:	4619      	mov	r1, r3
 800086a:	4790      	blx	r2
          for (int i = 0; i < ctx->header.num; i++)
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	3301      	adds	r3, #1
 8000870:	61bb      	str	r3, [r7, #24]
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000876:	461a      	mov	r2, r3
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	4293      	cmp	r3, r2
 800087c:	dbea      	blt.n	8000854 <mbus_poll_response+0x290>
          }
          ctx->conf.sendbuf[2] = ctx->header.addr >> 8;
 800087e:	693b      	ldr	r3, [r7, #16]
 8000880:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8000882:	0a1b      	lsrs	r3, r3, #8
 8000884:	b29a      	uxth	r2, r3
 8000886:	693b      	ldr	r3, [r7, #16]
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	3302      	adds	r3, #2
 800088c:	b2d2      	uxtb	r2, r2
 800088e:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[3] = ctx->header.addr & 0xFF;
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	3303      	adds	r3, #3
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[4] = ctx->header.num >> 8;
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80008a2:	0a1b      	lsrs	r3, r3, #8
 80008a4:	b29a      	uxth	r2, r3
 80008a6:	693b      	ldr	r3, [r7, #16]
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	3304      	adds	r3, #4
 80008ac:	b2d2      	uxtb	r2, r2
 80008ae:	701a      	strb	r2, [r3, #0]
          ctx->conf.sendbuf[5] = ctx->header.num & 0xFF;
 80008b0:	693b      	ldr	r3, [r7, #16]
 80008b2:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 80008b4:	693b      	ldr	r3, [r7, #16]
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	3305      	adds	r3, #5
 80008ba:	b2d2      	uxtb	r2, r2
 80008bc:	701a      	strb	r2, [r3, #0]
          return mbus_send_data(mb_context, 6);
 80008be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c2:	2106      	movs	r1, #6
 80008c4:	4618      	mov	r0, r3
 80008c6:	f000 fa07 	bl	8000cd8 <mbus_send_data>
 80008ca:	4603      	mov	r3, r0
 80008cc:	e006      	b.n	80008dc <mbus_poll_response+0x318>
        } // end of switch
      }
    }
    return mbus_response(mb_context, MBUS_RESPONSE_ILLEGAL_FUNCTION);
 80008ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d2:	2101      	movs	r1, #1
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fe5b 	bl	8000590 <mbus_response>
 80008da:	4603      	mov	r3, r0
  }
 80008dc:	4618      	mov	r0, r3
 80008de:	3728      	adds	r7, #40	@ 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <mbus_poll>:
   * function mbus_close()
   * close modbus context
   * return: none
   */
  mbus_status_t mbus_poll(mbus_t mb_context, uint8_t byte)
  {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	460a      	mov	r2, r1
 80008ee:	71fb      	strb	r3, [r7, #7]
 80008f0:	4613      	mov	r3, r2
 80008f2:	71bb      	strb	r3, [r7, #6]
    // State machine
    _stmodbus_context_t *ctx = &g_mbusContext[mb_context];
 80008f4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80008f8:	4613      	mov	r3, r2
 80008fa:	011b      	lsls	r3, r3, #4
 80008fc:	4413      	add	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	4ab1      	ldr	r2, [pc, #708]	@ (8000bc8 <mbus_poll+0x2e4>)
 8000902:	4413      	add	r3, r2
 8000904:	60fb      	str	r3, [r7, #12]

    if (mbus_tickcount() - ctx->timer > 4)
 8000906:	f7ff fdc1 	bl	800048c <mbus_tickcount>
 800090a:	4602      	mov	r2, r0
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	2b04      	cmp	r3, #4
 8000914:	d904      	bls.n	8000920 <mbus_poll+0x3c>
    {
      mbus_flush(mb_context);
 8000916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff fe12 	bl	8000544 <mbus_flush>
    }
    ctx->timer = mbus_tickcount();
 8000920:	f7ff fdb4 	bl	800048c <mbus_tickcount>
 8000924:	4602      	mov	r2, r0
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	62da      	str	r2, [r3, #44]	@ 0x2c

    switch (ctx->state)
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000930:	2b0e      	cmp	r3, #14
 8000932:	f200 8153 	bhi.w	8000bdc <mbus_poll+0x2f8>
 8000936:	a201      	add	r2, pc, #4	@ (adr r2, 800093c <mbus_poll+0x58>)
 8000938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800093c:	08000979 	.word	0x08000979
 8000940:	08000bdd 	.word	0x08000bdd
 8000944:	08000995 	.word	0x08000995
 8000948:	08000a69 	.word	0x08000a69
 800094c:	08000a53 	.word	0x08000a53
 8000950:	08000b6f 	.word	0x08000b6f
 8000954:	08000b59 	.word	0x08000b59
 8000958:	08000ac1 	.word	0x08000ac1
 800095c:	08000a9d 	.word	0x08000a9d
 8000960:	08000b01 	.word	0x08000b01
 8000964:	08000b1b 	.word	0x08000b1b
 8000968:	08000bbd 	.word	0x08000bbd
 800096c:	08000bcd 	.word	0x08000bcd
 8000970:	08000bdd 	.word	0x08000bdd
 8000974:	08000bd7 	.word	0x08000bd7
    {
    case MBUS_STATE_IDLE:
      mbus_flush(mb_context);
 8000978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff fde1 	bl	8000544 <mbus_flush>
      ctx->state = MBUS_STATE_FUNCTION;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	2202      	movs	r2, #2
 8000986:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      ctx->header.devaddr = byte;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	79ba      	ldrb	r2, [r7, #6]
 800098e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      break;
 8000992:	e12c      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_FUNCTION:
      ctx->header.func = byte;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	79ba      	ldrb	r2, [r7, #6]
 8000998:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
      switch (byte)
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	3b01      	subs	r3, #1
 80009a0:	2b0f      	cmp	r3, #15
 80009a2:	d84f      	bhi.n	8000a44 <mbus_poll+0x160>
 80009a4:	a201      	add	r2, pc, #4	@ (adr r2, 80009ac <mbus_poll+0xc8>)
 80009a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009aa:	bf00      	nop
 80009ac:	08000a19 	.word	0x08000a19
 80009b0:	08000a45 	.word	0x08000a45
 80009b4:	08000a19 	.word	0x08000a19
 80009b8:	08000a19 	.word	0x08000a19
 80009bc:	08000a2f 	.word	0x08000a2f
 80009c0:	080009ed 	.word	0x080009ed
 80009c4:	08000a45 	.word	0x08000a45
 80009c8:	08000a45 	.word	0x08000a45
 80009cc:	08000a45 	.word	0x08000a45
 80009d0:	08000a45 	.word	0x08000a45
 80009d4:	08000a45 	.word	0x08000a45
 80009d8:	08000a45 	.word	0x08000a45
 80009dc:	08000a45 	.word	0x08000a45
 80009e0:	08000a45 	.word	0x08000a45
 80009e4:	08000a03 	.word	0x08000a03
 80009e8:	08000a03 	.word	0x08000a03
      {
      case MBUS_FUNC_WRITE_REG:
        ctx->header.rnum = 1;
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	2201      	movs	r2, #1
 80009f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        ctx->header.num = 1;
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2201      	movs	r2, #1
 80009f6:	869a      	strh	r2, [r3, #52]	@ 0x34
        ctx->state = MBUS_STATE_REGADDR_HI;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2204      	movs	r2, #4
 80009fc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        break;
 8000a00:	e026      	b.n	8000a50 <mbus_poll+0x16c>
      case MBUS_FUNC_WRITE_REGS:
      case MBUS_FUNC_WRITE_COILS:
        ctx->header.rnum = 1;
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	2201      	movs	r2, #1
 8000a06:	86da      	strh	r2, [r3, #54]	@ 0x36
        ctx->header.num = 0;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	869a      	strh	r2, [r3, #52]	@ 0x34
        ctx->state = MBUS_STATE_REGADDR_HI;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2204      	movs	r2, #4
 8000a12:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        break;
 8000a16:	e01b      	b.n	8000a50 <mbus_poll+0x16c>
      case MBUS_FUNC_READ_INPUT_REGS:
      case MBUS_FUNC_READ_COILS:
      case MBUS_FUNC_READ_REGS:
        ctx->state = MBUS_STATE_REGADDR_HI;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        ctx->header.rnum = 0;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2200      	movs	r2, #0
 8000a24:	86da      	strh	r2, [r3, #54]	@ 0x36
        ctx->header.num = 0;
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	2200      	movs	r2, #0
 8000a2a:	869a      	strh	r2, [r3, #52]	@ 0x34
        break;
 8000a2c:	e010      	b.n	8000a50 <mbus_poll+0x16c>
      case MBUS_FUNC_WRITE_COIL:
        ctx->header.rnum = 1;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	2201      	movs	r2, #1
 8000a32:	86da      	strh	r2, [r3, #54]	@ 0x36
        ctx->header.num = 1;
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2201      	movs	r2, #1
 8000a38:	869a      	strh	r2, [r3, #52]	@ 0x34
        ctx->state = MBUS_STATE_REGADDR_HI;
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	2204      	movs	r2, #4
 8000a3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        break;
 8000a42:	e005      	b.n	8000a50 <mbus_poll+0x16c>
      default:
        // ctx->state = MBUS_STATE_IDLE;
        mbus_flush(mb_context);
 8000a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fd7b 	bl	8000544 <mbus_flush>
        break;
 8000a4e:	bf00      	nop
      }
      break;
 8000a50:	e0cd      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_REGADDR_HI:
      ctx->state = MBUS_STATE_REGADDR_LO;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	2203      	movs	r2, #3
 8000a56:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      ctx->header.addr = byte << 8;
 8000a5a:	79bb      	ldrb	r3, [r7, #6]
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	021b      	lsls	r3, r3, #8
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	865a      	strh	r2, [r3, #50]	@ 0x32
      break;
 8000a66:	e0c2      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_REGADDR_LO:
      ctx->header.addr |= byte;
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8000a6c:	79bb      	ldrb	r3, [r7, #6]
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	4313      	orrs	r3, r2
 8000a72:	b29a      	uxth	r2, r3
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	865a      	strh	r2, [r3, #50]	@ 0x32
      if (ctx->header.num == 1 && ctx->header.rnum == 1)
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d108      	bne.n	8000a92 <mbus_poll+0x1ae>
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d104      	bne.n	8000a92 <mbus_poll+0x1ae>
      {
        ctx->state = MBUS_STATE_DATA_HI;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	2208      	movs	r2, #8
 8000a8c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      }
      else
      {
        ctx->state = MBUS_STATE_REGNUM_HI;
      }
      break;
 8000a90:	e0ad      	b.n	8000bee <mbus_poll+0x30a>
        ctx->state = MBUS_STATE_REGNUM_HI;
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	2206      	movs	r2, #6
 8000a96:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      break;
 8000a9a:	e0a8      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_DATA_HI:
      ctx->state = MBUS_STATE_DATA_LO;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	2207      	movs	r2, #7
 8000aa0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      ctx->conf.recvbuf[2 * (ctx->header.num - ctx->header.rnum) + 1] = byte;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	6a1a      	ldr	r2, [r3, #32]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8000aac:	4619      	mov	r1, r3
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000ab2:	1acb      	subs	r3, r1, r3
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	4413      	add	r3, r2
 8000aba:	79ba      	ldrb	r2, [r7, #6]
 8000abc:	701a      	strb	r2, [r3, #0]
      break;
 8000abe:	e096      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_DATA_LO:
      ctx->conf.recvbuf[2 * (ctx->header.num - ctx->header.rnum)] = byte;
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	6a1b      	ldr	r3, [r3, #32]
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8000ac8:	4611      	mov	r1, r2
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	8ed2      	ldrh	r2, [r2, #54]	@ 0x36
 8000ace:	1a8a      	subs	r2, r1, r2
 8000ad0:	0052      	lsls	r2, r2, #1
 8000ad2:	4413      	add	r3, r2
 8000ad4:	79ba      	ldrb	r2, [r7, #6]
 8000ad6:	701a      	strb	r2, [r3, #0]
      ctx->header.rnum--;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000adc:	3b01      	subs	r3, #1
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	86da      	strh	r2, [r3, #54]	@ 0x36
      if (ctx->header.rnum == 0)
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d104      	bne.n	8000af6 <mbus_poll+0x212>
      {
        ctx->state = MBUS_STATE_CRC_LO;
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	220b      	movs	r2, #11
 8000af0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      }
      else
      {
        ctx->state = MBUS_STATE_DATA_HI;
      }
      break;
 8000af4:	e07b      	b.n	8000bee <mbus_poll+0x30a>
        ctx->state = MBUS_STATE_DATA_HI;
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	2208      	movs	r2, #8
 8000afa:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      break;
 8000afe:	e076      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_DATA_SIZE:
      ctx->state = MBUS_STATE_DATA;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	220a      	movs	r2, #10
 8000b04:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      ctx->header.size = byte;
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	79ba      	ldrb	r2, [r7, #6]
 8000b0c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      ctx->header.rsize = byte;
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	79ba      	ldrb	r2, [r7, #6]
 8000b14:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
      break;
 8000b18:	e069      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_DATA:
      ctx->conf.recvbuf[ctx->header.size - ctx->header.rsize] = byte;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	6a1b      	ldr	r3, [r3, #32]
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8000b24:	4611      	mov	r1, r2
 8000b26:	68fa      	ldr	r2, [r7, #12]
 8000b28:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 8000b2c:	1a8a      	subs	r2, r1, r2
 8000b2e:	4413      	add	r3, r2
 8000b30:	79ba      	ldrb	r2, [r7, #6]
 8000b32:	701a      	strb	r2, [r3, #0]
      ctx->header.rsize--;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
      if (ctx->header.rsize == 0)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d14c      	bne.n	8000be8 <mbus_poll+0x304>
      {
        ctx->state = MBUS_STATE_CRC_LO;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	220b      	movs	r2, #11
 8000b52:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      }
      break;
 8000b56:	e047      	b.n	8000be8 <mbus_poll+0x304>
    case MBUS_STATE_REGNUM_HI:
      ctx->state = MBUS_STATE_REGNUM_LO;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2205      	movs	r2, #5
 8000b5c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      ctx->header.num = byte << 8;
 8000b60:	79bb      	ldrb	r3, [r7, #6]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	021b      	lsls	r3, r3, #8
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	869a      	strh	r2, [r3, #52]	@ 0x34
      break;
 8000b6c:	e03f      	b.n	8000bee <mbus_poll+0x30a>
    case MBUS_STATE_REGNUM_LO:
      ctx->state = MBUS_STATE_CRC_LO;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	220b      	movs	r2, #11
 8000b72:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      ctx->header.num |= byte;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8000b7a:	79bb      	ldrb	r3, [r7, #6]
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	869a      	strh	r2, [r3, #52]	@ 0x34
      if (ctx->header.rnum == 0)
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d104      	bne.n	8000b98 <mbus_poll+0x2b4>
      {
        ctx->state = MBUS_STATE_CRC_LO;
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	220b      	movs	r2, #11
 8000b92:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        {
          ctx->state = MBUS_STATE_DATA_SIZE;
        }
      }

      break;
 8000b96:	e029      	b.n	8000bec <mbus_poll+0x308>
        ctx->header.rnum = ctx->header.num;
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	86da      	strh	r2, [r3, #54]	@ 0x36
        ctx->state = MBUS_STATE_DATA_HI;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	2208      	movs	r2, #8
 8000ba4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        if (ctx->header.func == MBUS_FUNC_WRITE_REGS)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000bae:	2b10      	cmp	r3, #16
 8000bb0:	d11c      	bne.n	8000bec <mbus_poll+0x308>
          ctx->state = MBUS_STATE_DATA_SIZE;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	2209      	movs	r2, #9
 8000bb6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      break;
 8000bba:	e017      	b.n	8000bec <mbus_poll+0x308>
    case MBUS_STATE_CRC_LO:
      ctx->state = MBUS_STATE_CRC_HI;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      break;
 8000bc4:	e013      	b.n	8000bee <mbus_poll+0x30a>
 8000bc6:	bf00      	nop
 8000bc8:	20000164 	.word	0x20000164
    case MBUS_STATE_CRC_HI:
      ctx->state = MBUS_STATE_FINISH;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	220d      	movs	r2, #13
 8000bd0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
      break;
 8000bd4:	e00b      	b.n	8000bee <mbus_poll+0x30a>
    // We can't processing any more before callback not returned
    case MBUS_STATE_RESPONSE:
      return MBUS_ERROR;
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	e04c      	b.n	8000c76 <mbus_poll+0x392>
    default:
      mbus_flush(mb_context);
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fcaf 	bl	8000544 <mbus_flush>
      break;
 8000be6:	e002      	b.n	8000bee <mbus_poll+0x30a>
      break;
 8000be8:	bf00      	nop
 8000bea:	e000      	b.n	8000bee <mbus_poll+0x30a>
      break;
 8000bec:	bf00      	nop
    }

    ctx->crc16 = mbus_crc16(ctx->crc16, byte);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000bf2:	79ba      	ldrb	r2, [r7, #6]
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fc1c 	bl	8000434 <mbus_crc16>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	461a      	mov	r2, r3
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (ctx->state == MBUS_STATE_FINISH)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000c0a:	2b0d      	cmp	r3, #13
 8000c0c:	d132      	bne.n	8000c74 <mbus_poll+0x390>
    {
      // CRC error
      if (ctx->crc16 != 0)
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d007      	beq.n	8000c26 <mbus_poll+0x342>
      {
        mbus_flush(mb_context);
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fc92 	bl	8000544 <mbus_flush>
        return MBUS_ERROR;
 8000c20:	f04f 33ff 	mov.w	r3, #4294967295
 8000c24:	e027      	b.n	8000c76 <mbus_poll+0x392>
      }

      // TODO: Add broadcast messages
      if (ctx->header.devaddr == ctx->conf.devaddr)
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d11a      	bne.n	8000c6a <mbus_poll+0x386>
      {
        ctx->state = MBUS_STATE_RESPONSE;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	220e      	movs	r2, #14
 8000c38:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        if (mbus_poll_response(mb_context) == MBUS_OK)
 8000c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fcbf 	bl	80005c4 <mbus_poll_response>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d106      	bne.n	8000c5a <mbus_poll+0x376>
        {
          mbus_flush(mb_context);
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fc77 	bl	8000544 <mbus_flush>
          return MBUS_OK;
 8000c56:	2300      	movs	r3, #0
 8000c58:	e00d      	b.n	8000c76 <mbus_poll+0x392>
        }
        mbus_flush(mb_context);
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fc70 	bl	8000544 <mbus_flush>
        return MBUS_ERROR;
 8000c64:	f04f 33ff 	mov.w	r3, #4294967295
 8000c68:	e005      	b.n	8000c76 <mbus_poll+0x392>
      }
      mbus_flush(mb_context);
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fc68 	bl	8000544 <mbus_flush>
    }
    return MBUS_OK;
 8000c74:	2300      	movs	r3, #0
  }
 8000c76:	4618      	mov	r0, r3
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop

08000c80 <mbus_send_error>:
      return (mbus_context_t)&g_mbusContext[mb_context];
    return 0;
  }

  mbus_status_t mbus_send_error(mbus_t mb_context, Modbus_ResponseType response)
  {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	460a      	mov	r2, r1
 8000c8a:	71fb      	strb	r3, [r7, #7]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	71bb      	strb	r3, [r7, #6]
    uint16_t *pbuf = (uint16_t *)(g_mbusContext[mb_context].conf.sendbuf + 2);
 8000c90:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000c94:	490e      	ldr	r1, [pc, #56]	@ (8000cd0 <mbus_send_error+0x50>)
 8000c96:	4613      	mov	r3, r2
 8000c98:	011b      	lsls	r3, r3, #4
 8000c9a:	4413      	add	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	440b      	add	r3, r1
 8000ca0:	3318      	adds	r3, #24
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	3302      	adds	r3, #2
 8000ca6:	60fb      	str	r3, [r7, #12]
    *pbuf = 0x8300 | (uint8_t)response;
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	b21a      	sxth	r2, r3
 8000cac:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <mbus_send_error+0x54>)
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	b21b      	sxth	r3, r3
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	801a      	strh	r2, [r3, #0]
    return mbus_send_data(mb_context, 4);
 8000cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbc:	2104      	movs	r1, #4
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 f80a 	bl	8000cd8 <mbus_send_data>
 8000cc4:	4603      	mov	r3, r0
  }
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000164 	.word	0x20000164
 8000cd4:	ffff8300 	.word	0xffff8300

08000cd8 <mbus_send_data>:

  mbus_status_t mbus_send_data(mbus_t mb_context, uint16_t size)
  {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	460a      	mov	r2, r1
 8000ce2:	71fb      	strb	r3, [r7, #7]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	80bb      	strh	r3, [r7, #4]
    // if size > ( conf.send_sz-2) error
    uint16_t crc32 = 0xFFFF;
 8000ce8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cec:	82fb      	strh	r3, [r7, #22]
    const _stmodbus_context_t *ctx = &g_mbusContext[mb_context];
 8000cee:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	011b      	lsls	r3, r3, #4
 8000cf6:	4413      	add	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4a29      	ldr	r2, [pc, #164]	@ (8000da0 <mbus_send_data+0xc8>)
 8000cfc:	4413      	add	r3, r2
 8000cfe:	60fb      	str	r3, [r7, #12]
    uint8_t *pbuf = ctx->conf.sendbuf;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	60bb      	str	r3, [r7, #8]
    if (ctx->conf.send == 0 || pbuf == 0 || ctx->conf.sendbuf_sz < (size + 2))
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d008      	beq.n	8000d20 <mbus_send_data+0x48>
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d005      	beq.n	8000d20 <mbus_send_data+0x48>
 8000d14:	88bb      	ldrh	r3, [r7, #4]
 8000d16:	3301      	adds	r3, #1
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	8b92      	ldrh	r2, [r2, #28]
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	db02      	blt.n	8000d26 <mbus_send_data+0x4e>
      return MBUS_ERROR;
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	e037      	b.n	8000d96 <mbus_send_data+0xbe>
    for (int i = 0; i < size; i++)
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
 8000d2a:	e00d      	b.n	8000d48 <mbus_send_data+0x70>
    {
      crc32 = mbus_crc16(crc32, pbuf[i]);
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	68ba      	ldr	r2, [r7, #8]
 8000d30:	4413      	add	r3, r2
 8000d32:	781a      	ldrb	r2, [r3, #0]
 8000d34:	8afb      	ldrh	r3, [r7, #22]
 8000d36:	4611      	mov	r1, r2
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fb7b 	bl	8000434 <mbus_crc16>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < size; i++)
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	3301      	adds	r3, #1
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	88bb      	ldrh	r3, [r7, #4]
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	dbed      	blt.n	8000d2c <mbus_send_data+0x54>
    }
    pbuf[size++] = crc32 & 0xFF;
 8000d50:	88bb      	ldrh	r3, [r7, #4]
 8000d52:	1c5a      	adds	r2, r3, #1
 8000d54:	80ba      	strh	r2, [r7, #4]
 8000d56:	461a      	mov	r2, r3
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	8afa      	ldrh	r2, [r7, #22]
 8000d5e:	b2d2      	uxtb	r2, r2
 8000d60:	701a      	strb	r2, [r3, #0]
    pbuf[size++] = (crc32 >> 8);
 8000d62:	8afb      	ldrh	r3, [r7, #22]
 8000d64:	0a1b      	lsrs	r3, r3, #8
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	88bb      	ldrh	r3, [r7, #4]
 8000d6a:	1c59      	adds	r1, r3, #1
 8000d6c:	80b9      	strh	r1, [r7, #4]
 8000d6e:	4619      	mov	r1, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	440b      	add	r3, r1
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	701a      	strb	r2, [r3, #0]

    if (ctx->conf.send(mb_context, pbuf, size) != size)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	88ba      	ldrh	r2, [r7, #4]
 8000d7e:	f997 0007 	ldrsb.w	r0, [r7, #7]
 8000d82:	68b9      	ldr	r1, [r7, #8]
 8000d84:	4798      	blx	r3
 8000d86:	4602      	mov	r2, r0
 8000d88:	88bb      	ldrh	r3, [r7, #4]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d002      	beq.n	8000d94 <mbus_send_data+0xbc>
      return MBUS_ERROR;
 8000d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d92:	e000      	b.n	8000d96 <mbus_send_data+0xbe>
    return MBUS_OK;
 8000d94:	2300      	movs	r3, #0
  }
 8000d96:	4618      	mov	r0, r3
 8000d98:	3718      	adds	r7, #24
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000164 	.word	0x20000164

08000da4 <mbus_proto_address>:
#endif
    return MBUS_ERROR;
  }

  int mbus_proto_address(Modbus_ConnectFuncType func, int *r)
  {
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	6039      	str	r1, [r7, #0]
 8000dae:	71fb      	strb	r3, [r7, #7]
    int adr = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
    *r = 1;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	2201      	movs	r2, #1
 8000db8:	601a      	str	r2, [r3, #0]
    switch (func)
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2b17      	cmp	r3, #23
 8000dbe:	dc3f      	bgt.n	8000e40 <mbus_proto_address+0x9c>
 8000dc0:	2b04      	cmp	r3, #4
 8000dc2:	da08      	bge.n	8000dd6 <mbus_proto_address+0x32>
 8000dc4:	2b03      	cmp	r3, #3
 8000dc6:	d029      	beq.n	8000e1c <mbus_proto_address+0x78>
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	dc39      	bgt.n	8000e40 <mbus_proto_address+0x9c>
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d034      	beq.n	8000e3a <mbus_proto_address+0x96>
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d02b      	beq.n	8000e2c <mbus_proto_address+0x88>
      *r = 0;
    case MBUS_FUNC_READ_COILS:
      adr = 0001;
      break;
    default:
      break;
 8000dd4:	e034      	b.n	8000e40 <mbus_proto_address+0x9c>
    switch (func)
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	2301      	movs	r3, #1
 8000dda:	4093      	lsls	r3, r2
 8000ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8000e50 <mbus_proto_address+0xac>)
 8000dde:	401a      	ands	r2, r3
 8000de0:	2a00      	cmp	r2, #0
 8000de2:	bf14      	ite	ne
 8000de4:	2201      	movne	r2, #1
 8000de6:	2200      	moveq	r2, #0
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	2a00      	cmp	r2, #0
 8000dec:	d113      	bne.n	8000e16 <mbus_proto_address+0x72>
 8000dee:	f248 0220 	movw	r2, #32800	@ 0x8020
 8000df2:	401a      	ands	r2, r3
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	bf14      	ite	ne
 8000df8:	2201      	movne	r2, #1
 8000dfa:	2200      	moveq	r2, #0
 8000dfc:	b2d2      	uxtb	r2, r2
 8000dfe:	2a00      	cmp	r2, #0
 8000e00:	d118      	bne.n	8000e34 <mbus_proto_address+0x90>
 8000e02:	f003 0310 	and.w	r3, r3, #16
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	bf14      	ite	ne
 8000e0a:	2301      	movne	r3, #1
 8000e0c:	2300      	moveq	r3, #0
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d107      	bne.n	8000e24 <mbus_proto_address+0x80>
      break;
 8000e14:	e014      	b.n	8000e40 <mbus_proto_address+0x9c>
      *r = 0;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
      adr = 40001;
 8000e1c:	f649 4341 	movw	r3, #40001	@ 0x9c41
 8000e20:	60fb      	str	r3, [r7, #12]
      break;
 8000e22:	e00e      	b.n	8000e42 <mbus_proto_address+0x9e>
      adr = 30001;
 8000e24:	f247 5331 	movw	r3, #30001	@ 0x7531
 8000e28:	60fb      	str	r3, [r7, #12]
      break;
 8000e2a:	e00a      	b.n	8000e42 <mbus_proto_address+0x9e>
      adr = 10001;
 8000e2c:	f242 7311 	movw	r3, #10001	@ 0x2711
 8000e30:	60fb      	str	r3, [r7, #12]
      break;
 8000e32:	e006      	b.n	8000e42 <mbus_proto_address+0x9e>
      *r = 0;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
      adr = 0001;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	60fb      	str	r3, [r7, #12]
      break;
 8000e3e:	e000      	b.n	8000e42 <mbus_proto_address+0x9e>
      break;
 8000e40:	bf00      	nop
    }
    return adr;
 8000e42:	68fb      	ldr	r3, [r7, #12]
  }
 8000e44:	4618      	mov	r0, r3
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	00c10040 	.word	0x00c10040

08000e54 <Modbus_Device_Read>:
 * @brief  Modbus device read callback
 * @param  logical_address: Modbus logical address (40001, 40002, etc.)
 * @retval Register value
 */
uint16_t Modbus_Device_Read(uint32_t logical_address)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
    // Simple direct array access like the sample code
    if (logical_address >= 40001 && logical_address <= 40020)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d911      	bls.n	8000e8a <Modbus_Device_Read+0x36>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f649 4254 	movw	r2, #40020	@ 0x9c54
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d80c      	bhi.n	8000e8a <Modbus_Device_Read+0x36>
    {
        uint16_t index = logical_address - 40001;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	f503 43c7 	add.w	r3, r3, #25472	@ 0x6380
 8000e78:	333f      	adds	r3, #63	@ 0x3f
 8000e7a:	81fb      	strh	r3, [r7, #14]
        uint16_t value = device_registers[index];
 8000e7c:	89fb      	ldrh	r3, [r7, #14]
 8000e7e:	4a06      	ldr	r2, [pc, #24]	@ (8000e98 <Modbus_Device_Read+0x44>)
 8000e80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e84:	81bb      	strh	r3, [r7, #12]

        // Debug: Show what we're returning for ALL registers
        // printf("READ: addr=%lu, index=%d, returning %d (0x%04X)\n", logical_address, index, value, value); // Removed to prevent timeouts

        return value;
 8000e86:	89bb      	ldrh	r3, [r7, #12]
 8000e88:	e000      	b.n	8000e8c <Modbus_Device_Read+0x38>
    }

    return 0; // Invalid address
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3714      	adds	r7, #20
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	20000000 	.word	0x20000000

08000e9c <Modbus_Device_Write>:
 * @param  logical_address: Modbus logical address (40001, 40002, etc.)
 * @param  value: Value to write
 * @retval Written value
 */
uint16_t Modbus_Device_Write(uint32_t logical_address, uint16_t value)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	807b      	strh	r3, [r7, #2]
    // Convert logical address to array index
    if (logical_address >= 40001 && logical_address <= 40020)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d926      	bls.n	8000f00 <Modbus_Device_Write+0x64>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	f649 4254 	movw	r2, #40020	@ 0x9c54
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d821      	bhi.n	8000f00 <Modbus_Device_Write+0x64>
    {
        uint16_t index = logical_address - 40001;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	f503 43c7 	add.w	r3, r3, #25472	@ 0x6380
 8000ec4:	333f      	adds	r3, #63	@ 0x3f
 8000ec6:	81fb      	strh	r3, [r7, #14]

        // Handle special write operations
        switch (logical_address)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f5a3 431c 	sub.w	r3, r3, #39936	@ 0x9c00
 8000ece:	3b4f      	subs	r3, #79	@ 0x4f
 8000ed0:	2b04      	cmp	r3, #4
 8000ed2:	d80d      	bhi.n	8000ef0 <Modbus_Device_Write+0x54>
 8000ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8000edc <Modbus_Device_Write+0x40>)
 8000ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eda:	bf00      	nop
 8000edc:	08000ef1 	.word	0x08000ef1
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08000ef1 	.word	0x08000ef1
 8000ee8:	08000ef1 	.word	0x08000ef1
 8000eec:	08000ef1 	.word	0x08000ef1
            // Handle test operations
            break;

        default:
            // Store value for other registers
            break;
 8000ef0:	bf00      	nop
        }

        // Store the value
        device_registers[index] = value;
 8000ef2:	89fb      	ldrh	r3, [r7, #14]
 8000ef4:	4906      	ldr	r1, [pc, #24]	@ (8000f10 <Modbus_Device_Write+0x74>)
 8000ef6:	887a      	ldrh	r2, [r7, #2]
 8000ef8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return value;
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	e000      	b.n	8000f02 <Modbus_Device_Write+0x66>
    }

    return 0; // Invalid address
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000000 	.word	0x20000000

08000f14 <Modbus_Device_UpdateSensors>:
 * @brief  Update sensor values (call this periodically)
 * @param  None
 * @retval None
 */
void Modbus_Device_UpdateSensors(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
    // device_registers[0] = Read_Sensor1_Value();  // 40001
    // device_registers[1] = Read_Sensor2_Value();  // 40002
    // device_registers[4] = Read_Temperature();    // 40005
    // device_registers[5] = Read_Humidity();       // 40006
    // etc.
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
	...

08000f24 <Modbus_Init>:
 * @brief  Initialize Modbus RTU slave
 * @param  None
 * @retval None
 */
void Modbus_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
    // printf("Initializing Modbus...\n"); // Removed to prevent timing delays

    // Configure Modbus
    modbus_config.devaddr = 0x01; // Slave address
 8000f28:	4b3a      	ldr	r3, [pc, #232]	@ (8001014 <Modbus_Init+0xf0>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
    modbus_config.coils = 0;      // No internal coil handling
 8000f2e:	4b39      	ldr	r3, [pc, #228]	@ (8001014 <Modbus_Init+0xf0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	805a      	strh	r2, [r3, #2]
    modbus_config.discrete = 0;   // No internal discrete handling
 8000f34:	4b37      	ldr	r3, [pc, #220]	@ (8001014 <Modbus_Init+0xf0>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	809a      	strh	r2, [r3, #4]
    modbus_config.device = NULL;  // No device pointer needed
 8000f3a:	4b36      	ldr	r3, [pc, #216]	@ (8001014 <Modbus_Init+0xf0>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
    modbus_config.send = Modbus_SendData;
 8000f40:	4b34      	ldr	r3, [pc, #208]	@ (8001014 <Modbus_Init+0xf0>)
 8000f42:	4a35      	ldr	r2, [pc, #212]	@ (8001018 <Modbus_Init+0xf4>)
 8000f44:	60da      	str	r2, [r3, #12]
    modbus_config.read = Modbus_Device_Read;
 8000f46:	4b33      	ldr	r3, [pc, #204]	@ (8001014 <Modbus_Init+0xf0>)
 8000f48:	4a34      	ldr	r2, [pc, #208]	@ (800101c <Modbus_Init+0xf8>)
 8000f4a:	611a      	str	r2, [r3, #16]
    modbus_config.write = Modbus_Device_Write;
 8000f4c:	4b31      	ldr	r3, [pc, #196]	@ (8001014 <Modbus_Init+0xf0>)
 8000f4e:	4a34      	ldr	r2, [pc, #208]	@ (8001020 <Modbus_Init+0xfc>)
 8000f50:	615a      	str	r2, [r3, #20]
    modbus_config.sendbuf = modbus_tx_buffer;
 8000f52:	4b30      	ldr	r3, [pc, #192]	@ (8001014 <Modbus_Init+0xf0>)
 8000f54:	4a33      	ldr	r2, [pc, #204]	@ (8001024 <Modbus_Init+0x100>)
 8000f56:	619a      	str	r2, [r3, #24]
    modbus_config.sendbuf_sz = sizeof(modbus_tx_buffer);
 8000f58:	4b2e      	ldr	r3, [pc, #184]	@ (8001014 <Modbus_Init+0xf0>)
 8000f5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f5e:	839a      	strh	r2, [r3, #28]
    modbus_config.recvbuf = modbus_rx_buffer;
 8000f60:	4b2c      	ldr	r3, [pc, #176]	@ (8001014 <Modbus_Init+0xf0>)
 8000f62:	4a31      	ldr	r2, [pc, #196]	@ (8001028 <Modbus_Init+0x104>)
 8000f64:	621a      	str	r2, [r3, #32]
    modbus_config.recvbuf_sz = sizeof(modbus_rx_buffer);
 8000f66:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <Modbus_Init+0xf0>)
 8000f68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f6c:	849a      	strh	r2, [r3, #36]	@ 0x24

    // printf("Modbus config: addr=0x%02X, buffers=%d/%d bytes\n",
    //        modbus_config.devaddr, modbus_config.sendbuf_sz, modbus_config.recvbuf_sz); // Removed

    // Initialize Modbus context
    modbus_context = mbus_open(&modbus_config);
 8000f6e:	4829      	ldr	r0, [pc, #164]	@ (8001014 <Modbus_Init+0xf0>)
 8000f70:	f7ff fa94 	bl	800049c <mbus_open>
 8000f74:	4603      	mov	r3, r0
 8000f76:	461a      	mov	r2, r3
 8000f78:	4b2c      	ldr	r3, [pc, #176]	@ (800102c <Modbus_Init+0x108>)
 8000f7a:	701a      	strb	r2, [r3, #0]
    // printf("Modbus context opened: %d\n", modbus_context); // Removed

    // Set register values AFTER mbus_open (like sample code does)
    device_registers[0] = 20;  // 40001
 8000f7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001030 <Modbus_Init+0x10c>)
 8000f7e:	2214      	movs	r2, #20
 8000f80:	801a      	strh	r2, [r3, #0]
    device_registers[1] = 19;  // 40002
 8000f82:	4b2b      	ldr	r3, [pc, #172]	@ (8001030 <Modbus_Init+0x10c>)
 8000f84:	2213      	movs	r2, #19
 8000f86:	805a      	strh	r2, [r3, #2]
    device_registers[2] = 18;  // 40003
 8000f88:	4b29      	ldr	r3, [pc, #164]	@ (8001030 <Modbus_Init+0x10c>)
 8000f8a:	2212      	movs	r2, #18
 8000f8c:	809a      	strh	r2, [r3, #4]
    device_registers[3] = 17;  // 40004
 8000f8e:	4b28      	ldr	r3, [pc, #160]	@ (8001030 <Modbus_Init+0x10c>)
 8000f90:	2211      	movs	r2, #17
 8000f92:	80da      	strh	r2, [r3, #6]
    device_registers[4] = 16;  // 40005
 8000f94:	4b26      	ldr	r3, [pc, #152]	@ (8001030 <Modbus_Init+0x10c>)
 8000f96:	2210      	movs	r2, #16
 8000f98:	811a      	strh	r2, [r3, #8]
    device_registers[5] = 15;  // 40006
 8000f9a:	4b25      	ldr	r3, [pc, #148]	@ (8001030 <Modbus_Init+0x10c>)
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	815a      	strh	r2, [r3, #10]
    device_registers[6] = 14;  // 40007
 8000fa0:	4b23      	ldr	r3, [pc, #140]	@ (8001030 <Modbus_Init+0x10c>)
 8000fa2:	220e      	movs	r2, #14
 8000fa4:	819a      	strh	r2, [r3, #12]
    device_registers[7] = 13;  // 40008
 8000fa6:	4b22      	ldr	r3, [pc, #136]	@ (8001030 <Modbus_Init+0x10c>)
 8000fa8:	220d      	movs	r2, #13
 8000faa:	81da      	strh	r2, [r3, #14]
    device_registers[8] = 12;  // 40009
 8000fac:	4b20      	ldr	r3, [pc, #128]	@ (8001030 <Modbus_Init+0x10c>)
 8000fae:	220c      	movs	r2, #12
 8000fb0:	821a      	strh	r2, [r3, #16]
    device_registers[9] = 11;  // 40010
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <Modbus_Init+0x10c>)
 8000fb4:	220b      	movs	r2, #11
 8000fb6:	825a      	strh	r2, [r3, #18]
    device_registers[10] = 10; // 40011
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001030 <Modbus_Init+0x10c>)
 8000fba:	220a      	movs	r2, #10
 8000fbc:	829a      	strh	r2, [r3, #20]
    device_registers[11] = 9;  // 40012
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <Modbus_Init+0x10c>)
 8000fc0:	2209      	movs	r2, #9
 8000fc2:	82da      	strh	r2, [r3, #22]
    device_registers[12] = 8;  // 40013
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <Modbus_Init+0x10c>)
 8000fc6:	2208      	movs	r2, #8
 8000fc8:	831a      	strh	r2, [r3, #24]
    device_registers[13] = 7;  // 40014
 8000fca:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <Modbus_Init+0x10c>)
 8000fcc:	2207      	movs	r2, #7
 8000fce:	835a      	strh	r2, [r3, #26]
    device_registers[14] = 6;  // 40015
 8000fd0:	4b17      	ldr	r3, [pc, #92]	@ (8001030 <Modbus_Init+0x10c>)
 8000fd2:	2206      	movs	r2, #6
 8000fd4:	839a      	strh	r2, [r3, #28]
    device_registers[15] = 5;  // 40016
 8000fd6:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <Modbus_Init+0x10c>)
 8000fd8:	2205      	movs	r2, #5
 8000fda:	83da      	strh	r2, [r3, #30]
    device_registers[16] = 4;  // 40017
 8000fdc:	4b14      	ldr	r3, [pc, #80]	@ (8001030 <Modbus_Init+0x10c>)
 8000fde:	2204      	movs	r2, #4
 8000fe0:	841a      	strh	r2, [r3, #32]
    device_registers[17] = 3;  // 40018
 8000fe2:	4b13      	ldr	r3, [pc, #76]	@ (8001030 <Modbus_Init+0x10c>)
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	845a      	strh	r2, [r3, #34]	@ 0x22
    device_registers[18] = 2;  // 40019
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <Modbus_Init+0x10c>)
 8000fea:	2202      	movs	r2, #2
 8000fec:	849a      	strh	r2, [r3, #36]	@ 0x24
    device_registers[19] = 1;  // 40020
 8000fee:	4b10      	ldr	r3, [pc, #64]	@ (8001030 <Modbus_Init+0x10c>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	84da      	strh	r2, [r3, #38]	@ 0x26
    //     printf("Reg[%d] = %d\n", i, device_registers[i]);
    // }
    // printf("Registers initialized. Ready for ModbusPoll connection.\n"); // Removed to prevent timeouts

    // Start UART DMA reception
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, modbus_rx_buffer, sizeof(modbus_rx_buffer));
 8000ff4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ff8:	490b      	ldr	r1, [pc, #44]	@ (8001028 <Modbus_Init+0x104>)
 8000ffa:	480e      	ldr	r0, [pc, #56]	@ (8001034 <Modbus_Init+0x110>)
 8000ffc:	f003 fbee 	bl	80047dc <HAL_UARTEx_ReceiveToIdle_DMA>
    // printf("DMA reception started: %d\n", dma_status); // Removed

    // Enable UART idle line interrupt for Modbus frame detection
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <Modbus_Init+0x110>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b0b      	ldr	r3, [pc, #44]	@ (8001034 <Modbus_Init+0x110>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f042 0210 	orr.w	r2, r2, #16
 800100e:	601a      	str	r2, [r3, #0]
    // printf("UART idle interrupt enabled\n"); // Removed
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200001ac 	.word	0x200001ac
 8001018:	08001049 	.word	0x08001049
 800101c:	08000e55 	.word	0x08000e55
 8001020:	08000e9d 	.word	0x08000e9d
 8001024:	200002d4 	.word	0x200002d4
 8001028:	200001d4 	.word	0x200001d4
 800102c:	200001a9 	.word	0x200001a9
 8001030:	20000000 	.word	0x20000000
 8001034:	20000050 	.word	0x20000050

08001038 <Modbus_Process>:
 * @brief  Process Modbus communication
 * @param  None
 * @retval None
 */
void Modbus_Process(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
    // This function can be called in main loop if needed
    // Currently, processing is handled in UART callback
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
	...

08001048 <Modbus_SendData>:
 * @param  data: Data to send
 * @param  size: Size of data
 * @retval Number of bytes sent
 */
static int Modbus_SendData(const mbus_t context, const uint8_t *data, const uint16_t size)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	6039      	str	r1, [r7, #0]
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	4613      	mov	r3, r2
 8001056:	80bb      	strh	r3, [r7, #4]
    // {
    //     printf("0x%02X ", data[i]);
    // }
    // printf("\n");

    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t *)data, size, 1000);
 8001058:	88ba      	ldrh	r2, [r7, #4]
 800105a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105e:	6839      	ldr	r1, [r7, #0]
 8001060:	4807      	ldr	r0, [pc, #28]	@ (8001080 <Modbus_SendData+0x38>)
 8001062:	f002 fa73 	bl	800354c <HAL_UART_Transmit>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d101      	bne.n	8001074 <Modbus_SendData+0x2c>
    {
        // printf("TX Success\n"); // Removed to prevent timing delays
        return size;
 8001070:	88bb      	ldrh	r3, [r7, #4]
 8001072:	e000      	b.n	8001076 <Modbus_SendData+0x2e>
    }
    else
    {
        // printf("TX Failed: %d\n", status); // Removed to prevent timing delays
        return 0;
 8001074:	2300      	movs	r3, #0
    }
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000050 	.word	0x20000050

08001084 <Modbus_GetContext>:
 * @brief  Get Modbus context (for external access)
 * @param  None
 * @retval Modbus context
 */
mbus_t Modbus_GetContext(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
    return modbus_context;
 8001088:	4b03      	ldr	r3, [pc, #12]	@ (8001098 <Modbus_GetContext+0x14>)
 800108a:	f993 3000 	ldrsb.w	r3, [r3]
 800108e:	4618      	mov	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	200001a9 	.word	0x200001a9

0800109c <Modbus_Test_Init>:
 * @brief  Initialize Modbus test functions
 * @param  None
 * @retval None
 */
void Modbus_Test_Init(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
    // Set initial test values - DISABLED to preserve sequential test data (1-20)
    // Modbus_Device_SetRegister(0, 0x1234);  // 40001: Test sensor 1
    // Modbus_Device_SetRegister(1, 0x5678);  // 40002: Test sensor 2
    // Modbus_Device_SetRegister(9, 0x0001);  // 40010: Status (bit 0 = ready)
    // Modbus_Device_SetRegister(11, 0x0100); // 40012: Firmware version 1.0
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
	...

080010ac <Modbus_Test_Update>:
 * @brief  Update test values periodically
 * @param  None
 * @retval None
 */
void Modbus_Test_Update(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
    test_counter++;
 80010b0:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <Modbus_Test_Update+0x18>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3301      	adds	r3, #1
 80010b6:	4a03      	ldr	r2, [pc, #12]	@ (80010c4 <Modbus_Test_Update+0x18>)
 80010b8:	6013      	str	r3, [r2, #0]
    // Simulate temperature reading (25.00C = 9472) - Commented out to preserve test data
    // Modbus_Device_SetRegister(4, 205); // 40005

    // Simulate humidity reading (65.00% = 25856) - Commented out to preserve test data
    // Modbus_Device_SetRegister(5, 652); // 40006
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	200003d4 	.word	0x200003d4

080010c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	@ (800110c <HAL_MspInit+0x44>)
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	4a0e      	ldr	r2, [pc, #56]	@ (800110c <HAL_MspInit+0x44>)
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	6193      	str	r3, [r2, #24]
 80010da:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <HAL_MspInit+0x44>)
 80010dc:	699b      	ldr	r3, [r3, #24]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e6:	4b09      	ldr	r3, [pc, #36]	@ (800110c <HAL_MspInit+0x44>)
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	4a08      	ldr	r2, [pc, #32]	@ (800110c <HAL_MspInit+0x44>)
 80010ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	61d3      	str	r3, [r2, #28]
 80010f2:	4b06      	ldr	r3, [pc, #24]	@ (800110c <HAL_MspInit+0x44>)
 80010f4:	69db      	ldr	r3, [r3, #28]
 80010f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000

08001110 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a42      	ldr	r2, [pc, #264]	@ (8001238 <HAL_UART_MspInit+0x128>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d17d      	bne.n	800122e <HAL_UART_MspInit+0x11e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001132:	4b42      	ldr	r3, [pc, #264]	@ (800123c <HAL_UART_MspInit+0x12c>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	4a41      	ldr	r2, [pc, #260]	@ (800123c <HAL_UART_MspInit+0x12c>)
 8001138:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800113c:	6193      	str	r3, [r2, #24]
 800113e:	4b3f      	ldr	r3, [pc, #252]	@ (800123c <HAL_UART_MspInit+0x12c>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	4b3c      	ldr	r3, [pc, #240]	@ (800123c <HAL_UART_MspInit+0x12c>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	4a3b      	ldr	r2, [pc, #236]	@ (800123c <HAL_UART_MspInit+0x12c>)
 8001150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001154:	6153      	str	r3, [r2, #20]
 8001156:	4b39      	ldr	r3, [pc, #228]	@ (800123c <HAL_UART_MspInit+0x12c>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA12     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8001162:	f44f 53b0 	mov.w	r3, #5632	@ 0x1600
 8001166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001174:	2307      	movs	r3, #7
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001182:	f000 fcfb 	bl	8001b7c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001186:	4b2e      	ldr	r3, [pc, #184]	@ (8001240 <HAL_UART_MspInit+0x130>)
 8001188:	4a2e      	ldr	r2, [pc, #184]	@ (8001244 <HAL_UART_MspInit+0x134>)
 800118a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800118c:	4b2c      	ldr	r3, [pc, #176]	@ (8001240 <HAL_UART_MspInit+0x130>)
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001192:	4b2b      	ldr	r3, [pc, #172]	@ (8001240 <HAL_UART_MspInit+0x130>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001198:	4b29      	ldr	r3, [pc, #164]	@ (8001240 <HAL_UART_MspInit+0x130>)
 800119a:	2280      	movs	r2, #128	@ 0x80
 800119c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800119e:	4b28      	ldr	r3, [pc, #160]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011a4:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80011aa:	4b25      	ldr	r3, [pc, #148]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011b0:	4b23      	ldr	r3, [pc, #140]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80011b6:	4822      	ldr	r0, [pc, #136]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011b8:	f000 facd 	bl	8001756 <HAL_DMA_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 80011c2:	f7ff f931 	bl	8000428 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011ca:	675a      	str	r2, [r3, #116]	@ 0x74
 80011cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001240 <HAL_UART_MspInit+0x130>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80011d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011d4:	4a1d      	ldr	r2, [pc, #116]	@ (800124c <HAL_UART_MspInit+0x13c>)
 80011d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011da:	2210      	movs	r2, #16
 80011dc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011de:	4b1a      	ldr	r3, [pc, #104]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011e4:	4b18      	ldr	r3, [pc, #96]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011e6:	2280      	movs	r2, #128	@ 0x80
 80011e8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011ea:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011f0:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <HAL_UART_MspInit+0x138>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001202:	4811      	ldr	r0, [pc, #68]	@ (8001248 <HAL_UART_MspInit+0x138>)
 8001204:	f000 faa7 	bl	8001756 <HAL_DMA_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 800120e:	f7ff f90b 	bl	8000428 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a0c      	ldr	r2, [pc, #48]	@ (8001248 <HAL_UART_MspInit+0x138>)
 8001216:	671a      	str	r2, [r3, #112]	@ 0x70
 8001218:	4a0b      	ldr	r2, [pc, #44]	@ (8001248 <HAL_UART_MspInit+0x138>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2100      	movs	r1, #0
 8001222:	2025      	movs	r0, #37	@ 0x25
 8001224:	f000 fa61 	bl	80016ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001228:	2025      	movs	r0, #37	@ 0x25
 800122a:	f000 fa7a 	bl	8001722 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800122e:	bf00      	nop
 8001230:	3728      	adds	r7, #40	@ 0x28
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40013800 	.word	0x40013800
 800123c:	40021000 	.word	0x40021000
 8001240:	200000d8 	.word	0x200000d8
 8001244:	40020058 	.word	0x40020058
 8001248:	2000011c 	.word	0x2000011c
 800124c:	40020044 	.word	0x40020044

08001250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <NMI_Handler+0x4>

08001258 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800125c:	bf00      	nop
 800125e:	e7fd      	b.n	800125c <HardFault_Handler+0x4>

08001260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <MemManage_Handler+0x4>

08001268 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <BusFault_Handler+0x4>

08001270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <UsageFault_Handler+0x4>

08001278 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001286:	b480      	push	{r7}
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a6:	f000 f901 	bl	80014ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <DMA1_Channel4_IRQHandler+0x10>)
 80012b6:	f000 fb70 	bl	800199a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000011c 	.word	0x2000011c

080012c4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <DMA1_Channel5_IRQHandler+0x10>)
 80012ca:	f000 fb66 	bl	800199a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	200000d8 	.word	0x200000d8

080012d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012dc:	4802      	ldr	r0, [pc, #8]	@ (80012e8 <USART1_IRQHandler+0x10>)
 80012de:	f002 f9bf 	bl	8003660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000050 	.word	0x20000050

080012ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <SystemInit+0x20>)
 80012f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012f6:	4a05      	ldr	r2, [pc, #20]	@ (800130c <SystemInit+0x20>)
 80012f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <UART_Callbacks_Init>:
 * @brief  Initialize UART callbacks
 * @param  None
 * @retval None
 */
void UART_Callbacks_Init(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
    // UART callbacks are handled by HAL, this function can be used
    // for any additional initialization if needed
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
	...

08001320 <HAL_UARTEx_RxEventCallback>:
 * @param  huart: UART handle
 * @param  Size: Number of bytes received
 * @retval None
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	807b      	strh	r3, [r7, #2]
    if (huart == &huart1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a14      	ldr	r2, [pc, #80]	@ (8001380 <HAL_UARTEx_RxEventCallback+0x60>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d120      	bne.n	8001376 <HAL_UARTEx_RxEventCallback+0x56>
    {
        // Get Modbus context
        mbus_t modbus_ctx = Modbus_GetContext();
 8001334:	f7ff fea6 	bl	8001084 <Modbus_GetContext>
 8001338:	4603      	mov	r3, r0
 800133a:	737b      	strb	r3, [r7, #13]

        // Process received Modbus data byte by byte
        for (uint16_t i = 0; i < Size; i++)
 800133c:	2300      	movs	r3, #0
 800133e:	81fb      	strh	r3, [r7, #14]
 8001340:	e00b      	b.n	800135a <HAL_UARTEx_RxEventCallback+0x3a>
        {
            mbus_poll(modbus_ctx, modbus_rx_buffer[i]);
 8001342:	89fb      	ldrh	r3, [r7, #14]
 8001344:	4a0f      	ldr	r2, [pc, #60]	@ (8001384 <HAL_UARTEx_RxEventCallback+0x64>)
 8001346:	5cd2      	ldrb	r2, [r2, r3]
 8001348:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fac8 	bl	80008e4 <mbus_poll>
        for (uint16_t i = 0; i < Size; i++)
 8001354:	89fb      	ldrh	r3, [r7, #14]
 8001356:	3301      	adds	r3, #1
 8001358:	81fb      	strh	r3, [r7, #14]
 800135a:	89fa      	ldrh	r2, [r7, #14]
 800135c:	887b      	ldrh	r3, [r7, #2]
 800135e:	429a      	cmp	r2, r3
 8001360:	d3ef      	bcc.n	8001342 <HAL_UARTEx_RxEventCallback+0x22>
        }

        // Clear the UART idle flag
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2210      	movs	r2, #16
 8001368:	621a      	str	r2, [r3, #32]

        // Restart DMA reception for next frame
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, modbus_rx_buffer, sizeof(modbus_rx_buffer));
 800136a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800136e:	4905      	ldr	r1, [pc, #20]	@ (8001384 <HAL_UARTEx_RxEventCallback+0x64>)
 8001370:	4803      	ldr	r0, [pc, #12]	@ (8001380 <HAL_UARTEx_RxEventCallback+0x60>)
 8001372:	f003 fa33 	bl	80047dc <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000050 	.word	0x20000050
 8001384:	200001d4 	.word	0x200001d4

08001388 <HAL_UART_ErrorCallback>:
 * @brief  UART error callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    if (huart == &huart1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a0c      	ldr	r2, [pc, #48]	@ (80013c4 <HAL_UART_ErrorCallback+0x3c>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d111      	bne.n	80013bc <HAL_UART_ErrorCallback+0x34>
    {
        // Handle UART errors
        __HAL_UART_CLEAR_OREFLAG(huart);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2208      	movs	r2, #8
 800139e:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_NEFLAG(huart);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2204      	movs	r2, #4
 80013a6:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FEFLAG(huart);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2202      	movs	r2, #2
 80013ae:	621a      	str	r2, [r3, #32]

        // Restart DMA reception
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, modbus_rx_buffer, sizeof(modbus_rx_buffer));
 80013b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013b4:	4904      	ldr	r1, [pc, #16]	@ (80013c8 <HAL_UART_ErrorCallback+0x40>)
 80013b6:	4803      	ldr	r0, [pc, #12]	@ (80013c4 <HAL_UART_ErrorCallback+0x3c>)
 80013b8:	f003 fa10 	bl	80047dc <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000050 	.word	0x20000050
 80013c8:	200001d4 	.word	0x200001d4

080013cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001404 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80013d0:	f7ff ff8c 	bl	80012ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopForever+0x6>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopForever+0xe>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopForever+0x16>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013fa:	f003 fa4b 	bl	8004894 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013fe:	f7fe fee3 	bl	80001c8 <main>

08001402 <LoopForever>:

LoopForever:
    b LoopForever
 8001402:	e7fe      	b.n	8001402 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001404:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001410:	08004b50 	.word	0x08004b50
  ldr r2, =_sbss
 8001414:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001418:	200003dc 	.word	0x200003dc

0800141c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC1_2_IRQHandler>
	...

08001420 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001424:	4b08      	ldr	r3, [pc, #32]	@ (8001448 <HAL_Init+0x28>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a07      	ldr	r2, [pc, #28]	@ (8001448 <HAL_Init+0x28>)
 800142a:	f043 0310 	orr.w	r3, r3, #16
 800142e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001430:	2003      	movs	r0, #3
 8001432:	f000 f94f 	bl	80016d4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001436:	200f      	movs	r0, #15
 8001438:	f000 f808 	bl	800144c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800143c:	f7ff fe44 	bl	80010c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40022000 	.word	0x40022000

0800144c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001454:	4b12      	ldr	r3, [pc, #72]	@ (80014a0 <HAL_InitTick+0x54>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	4b12      	ldr	r3, [pc, #72]	@ (80014a4 <HAL_InitTick+0x58>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	4619      	mov	r1, r3
 800145e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001462:	fbb3 f3f1 	udiv	r3, r3, r1
 8001466:	fbb2 f3f3 	udiv	r3, r2, r3
 800146a:	4618      	mov	r0, r3
 800146c:	f000 f967 	bl	800173e <HAL_SYSTICK_Config>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e00e      	b.n	8001498 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b0f      	cmp	r3, #15
 800147e:	d80a      	bhi.n	8001496 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001480:	2200      	movs	r2, #0
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	f04f 30ff 	mov.w	r0, #4294967295
 8001488:	f000 f92f 	bl	80016ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800148c:	4a06      	ldr	r2, [pc, #24]	@ (80014a8 <HAL_InitTick+0x5c>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001492:	2300      	movs	r3, #0
 8001494:	e000      	b.n	8001498 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000028 	.word	0x20000028
 80014a4:	20000030 	.word	0x20000030
 80014a8:	2000002c 	.word	0x2000002c

080014ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_IncTick+0x20>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_IncTick+0x24>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4413      	add	r3, r2
 80014bc:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <HAL_IncTick+0x24>)
 80014be:	6013      	str	r3, [r2, #0]
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20000030 	.word	0x20000030
 80014d0:	200003d8 	.word	0x200003d8

080014d4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return uwTick;  
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_GetTick+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	200003d8 	.word	0x200003d8

080014ec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014f4:	f7ff ffee 	bl	80014d4 <HAL_GetTick>
 80014f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001504:	d005      	beq.n	8001512 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001506:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <HAL_Delay+0x44>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	461a      	mov	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4413      	add	r3, r2
 8001510:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001512:	bf00      	nop
 8001514:	f7ff ffde 	bl	80014d4 <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	429a      	cmp	r2, r3
 8001522:	d8f7      	bhi.n	8001514 <HAL_Delay+0x28>
  {
  }
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000030 	.word	0x20000030

08001534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001544:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001550:	4013      	ands	r3, r2
 8001552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800155c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001566:	4a04      	ldr	r2, [pc, #16]	@ (8001578 <__NVIC_SetPriorityGrouping+0x44>)
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	60d3      	str	r3, [r2, #12]
}
 800156c:	bf00      	nop
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000ed00 	.word	0xe000ed00

0800157c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001580:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <__NVIC_GetPriorityGrouping+0x18>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	f003 0307 	and.w	r3, r3, #7
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	db0b      	blt.n	80015c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	f003 021f 	and.w	r2, r3, #31
 80015b0:	4907      	ldr	r1, [pc, #28]	@ (80015d0 <__NVIC_EnableIRQ+0x38>)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	095b      	lsrs	r3, r3, #5
 80015b8:	2001      	movs	r0, #1
 80015ba:	fa00 f202 	lsl.w	r2, r0, r2
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000e100 	.word	0xe000e100

080015d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	db0a      	blt.n	80015fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	490c      	ldr	r1, [pc, #48]	@ (8001620 <__NVIC_SetPriority+0x4c>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	0112      	lsls	r2, r2, #4
 80015f4:	b2d2      	uxtb	r2, r2
 80015f6:	440b      	add	r3, r1
 80015f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015fc:	e00a      	b.n	8001614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	b2da      	uxtb	r2, r3
 8001602:	4908      	ldr	r1, [pc, #32]	@ (8001624 <__NVIC_SetPriority+0x50>)
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	f003 030f 	and.w	r3, r3, #15
 800160a:	3b04      	subs	r3, #4
 800160c:	0112      	lsls	r2, r2, #4
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	440b      	add	r3, r1
 8001612:	761a      	strb	r2, [r3, #24]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000e100 	.word	0xe000e100
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001628:	b480      	push	{r7}
 800162a:	b089      	sub	sp, #36	@ 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	f1c3 0307 	rsb	r3, r3, #7
 8001642:	2b04      	cmp	r3, #4
 8001644:	bf28      	it	cs
 8001646:	2304      	movcs	r3, #4
 8001648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	3304      	adds	r3, #4
 800164e:	2b06      	cmp	r3, #6
 8001650:	d902      	bls.n	8001658 <NVIC_EncodePriority+0x30>
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	3b03      	subs	r3, #3
 8001656:	e000      	b.n	800165a <NVIC_EncodePriority+0x32>
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800165c:	f04f 32ff 	mov.w	r2, #4294967295
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	43da      	mvns	r2, r3
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	401a      	ands	r2, r3
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001670:	f04f 31ff 	mov.w	r1, #4294967295
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa01 f303 	lsl.w	r3, r1, r3
 800167a:	43d9      	mvns	r1, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001680:	4313      	orrs	r3, r2
         );
}
 8001682:	4618      	mov	r0, r3
 8001684:	3724      	adds	r7, #36	@ 0x24
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3b01      	subs	r3, #1
 800169c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016a0:	d301      	bcc.n	80016a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a2:	2301      	movs	r3, #1
 80016a4:	e00f      	b.n	80016c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a6:	4a0a      	ldr	r2, [pc, #40]	@ (80016d0 <SysTick_Config+0x40>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016ae:	210f      	movs	r1, #15
 80016b0:	f04f 30ff 	mov.w	r0, #4294967295
 80016b4:	f7ff ff8e 	bl	80015d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <SysTick_Config+0x40>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016be:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <SysTick_Config+0x40>)
 80016c0:	2207      	movs	r2, #7
 80016c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	e000e010 	.word	0xe000e010

080016d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff ff29 	bl	8001534 <__NVIC_SetPriorityGrouping>
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b086      	sub	sp, #24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	4603      	mov	r3, r0
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
 80016f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016fc:	f7ff ff3e 	bl	800157c <__NVIC_GetPriorityGrouping>
 8001700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	6978      	ldr	r0, [r7, #20]
 8001708:	f7ff ff8e 	bl	8001628 <NVIC_EncodePriority>
 800170c:	4602      	mov	r2, r0
 800170e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff ff5d 	bl	80015d4 <__NVIC_SetPriority>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800172c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff31 	bl	8001598 <__NVIC_EnableIRQ>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff ffa2 	bl	8001690 <SysTick_Config>
 800174c:	4603      	mov	r3, r0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b084      	sub	sp, #16
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e037      	b.n	80017dc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001782:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001786:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800179c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	695b      	ldr	r3, [r3, #20]
 80017a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 f9bc 	bl	8001b3c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3710      	adds	r7, #16
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017f2:	2300      	movs	r3, #0
 80017f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d101      	bne.n	8001804 <HAL_DMA_Start_IT+0x20>
 8001800:	2302      	movs	r3, #2
 8001802:	e04a      	b.n	800189a <HAL_DMA_Start_IT+0xb6>
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001812:	2b01      	cmp	r3, #1
 8001814:	d13a      	bne.n	800188c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2202      	movs	r2, #2
 800181a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	2200      	movs	r2, #0
 8001822:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f022 0201 	bic.w	r2, r2, #1
 8001832:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	68f8      	ldr	r0, [r7, #12]
 800183c:	f000 f950 	bl	8001ae0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001844:	2b00      	cmp	r3, #0
 8001846:	d008      	beq.n	800185a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 020e 	orr.w	r2, r2, #14
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	e00f      	b.n	800187a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f042 020a 	orr.w	r2, r2, #10
 8001868:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f022 0204 	bic.w	r2, r2, #4
 8001878:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f042 0201 	orr.w	r2, r2, #1
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	e005      	b.n	8001898 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2200      	movs	r2, #0
 8001890:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001894:	2302      	movs	r3, #2
 8001896:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001898:	7dfb      	ldrb	r3, [r7, #23]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b083      	sub	sp, #12
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e02e      	b.n	8001912 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d008      	beq.n	80018d0 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2204      	movs	r2, #4
 80018c2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e020      	b.n	8001912 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f022 020e 	bic.w	r2, r2, #14
 80018de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 0201 	bic.w	r2, r2, #1
 80018ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018f8:	2101      	movs	r1, #1
 80018fa:	fa01 f202 	lsl.w	r2, r1, r2
 80018fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b084      	sub	sp, #16
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001930:	2b02      	cmp	r3, #2
 8001932:	d005      	beq.n	8001940 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2204      	movs	r2, #4
 8001938:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	73fb      	strb	r3, [r7, #15]
 800193e:	e027      	b.n	8001990 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f022 020e 	bic.w	r2, r2, #14
 800194e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0201 	bic.w	r2, r2, #1
 800195e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001968:	2101      	movs	r1, #1
 800196a:	fa01 f202 	lsl.w	r2, r1, r2
 800196e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001984:	2b00      	cmp	r3, #0
 8001986:	d003      	beq.n	8001990 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	4798      	blx	r3
    }
  }
  return status;
 8001990:	7bfb      	ldrb	r3, [r7, #15]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b084      	sub	sp, #16
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b6:	2204      	movs	r2, #4
 80019b8:	409a      	lsls	r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4013      	ands	r3, r2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d024      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x72>
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d01f      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0320 	and.w	r3, r3, #32
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d107      	bne.n	80019ea <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f022 0204 	bic.w	r2, r2, #4
 80019e8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019f2:	2104      	movs	r1, #4
 80019f4:	fa01 f202 	lsl.w	r2, r1, r2
 80019f8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d06a      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001a0a:	e065      	b.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	2202      	movs	r2, #2
 8001a12:	409a      	lsls	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4013      	ands	r3, r2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d02c      	beq.n	8001a76 <HAL_DMA_IRQHandler+0xdc>
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d027      	beq.n	8001a76 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0320 	and.w	r3, r3, #32
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d10b      	bne.n	8001a4c <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 020a 	bic.w	r2, r2, #10
 8001a42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2201      	movs	r2, #1
 8001a48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a54:	2102      	movs	r1, #2
 8001a56:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d035      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001a74:	e030      	b.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d028      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	f003 0308 	and.w	r3, r3, #8
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d023      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 020e 	bic.w	r2, r2, #14
 8001a9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8001aae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d004      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4798      	blx	r3
    }
  }
}
 8001ad6:	e7ff      	b.n	8001ad8 <HAL_DMA_IRQHandler+0x13e>
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af6:	2101      	movs	r1, #1
 8001af8:	fa01 f202 	lsl.w	r2, r1, r2
 8001afc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2b10      	cmp	r3, #16
 8001b0c:	d108      	bne.n	8001b20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b1e:	e007      	b.n	8001b30 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	60da      	str	r2, [r3, #12]
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <DMA_CalcBaseAndBitshift+0x34>)
 8001b4c:	4413      	add	r3, r2
 8001b4e:	4a09      	ldr	r2, [pc, #36]	@ (8001b74 <DMA_CalcBaseAndBitshift+0x38>)
 8001b50:	fba2 2303 	umull	r2, r3, r2, r3
 8001b54:	091b      	lsrs	r3, r3, #4
 8001b56:	009a      	lsls	r2, r3, #2
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a06      	ldr	r2, [pc, #24]	@ (8001b78 <DMA_CalcBaseAndBitshift+0x3c>)
 8001b60:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	bffdfff8 	.word	0xbffdfff8
 8001b74:	cccccccd 	.word	0xcccccccd
 8001b78:	40020000 	.word	0x40020000

08001b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b8a:	e14e      	b.n	8001e2a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	2101      	movs	r1, #1
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	fa01 f303 	lsl.w	r3, r1, r3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 8140 	beq.w	8001e24 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0303 	and.w	r3, r3, #3
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d005      	beq.n	8001bbc <HAL_GPIO_Init+0x40>
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 0303 	and.w	r3, r3, #3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d130      	bne.n	8001c1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	68da      	ldr	r2, [r3, #12]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	43db      	mvns	r3, r3
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	091b      	lsrs	r3, r3, #4
 8001c08:	f003 0201 	and.w	r2, r3, #1
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	2b03      	cmp	r3, #3
 8001c28:	d017      	beq.n	8001c5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	2203      	movs	r2, #3
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 0303 	and.w	r3, r3, #3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d123      	bne.n	8001cae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	08da      	lsrs	r2, r3, #3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	3208      	adds	r2, #8
 8001c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	220f      	movs	r2, #15
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	4013      	ands	r3, r2
 8001c88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	691a      	ldr	r2, [r3, #16]
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	08da      	lsrs	r2, r3, #3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3208      	adds	r2, #8
 8001ca8:	6939      	ldr	r1, [r7, #16]
 8001caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	2203      	movs	r2, #3
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 0203 	and.w	r2, r3, #3
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 809a 	beq.w	8001e24 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf0:	4b55      	ldr	r3, [pc, #340]	@ (8001e48 <HAL_GPIO_Init+0x2cc>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	4a54      	ldr	r2, [pc, #336]	@ (8001e48 <HAL_GPIO_Init+0x2cc>)
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	6193      	str	r3, [r2, #24]
 8001cfc:	4b52      	ldr	r3, [pc, #328]	@ (8001e48 <HAL_GPIO_Init+0x2cc>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	60bb      	str	r3, [r7, #8]
 8001d06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d08:	4a50      	ldr	r2, [pc, #320]	@ (8001e4c <HAL_GPIO_Init+0x2d0>)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	089b      	lsrs	r3, r3, #2
 8001d0e:	3302      	adds	r3, #2
 8001d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f003 0303 	and.w	r3, r3, #3
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	220f      	movs	r2, #15
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	43db      	mvns	r3, r3
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d32:	d013      	beq.n	8001d5c <HAL_GPIO_Init+0x1e0>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a46      	ldr	r2, [pc, #280]	@ (8001e50 <HAL_GPIO_Init+0x2d4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d00d      	beq.n	8001d58 <HAL_GPIO_Init+0x1dc>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a45      	ldr	r2, [pc, #276]	@ (8001e54 <HAL_GPIO_Init+0x2d8>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d007      	beq.n	8001d54 <HAL_GPIO_Init+0x1d8>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a44      	ldr	r2, [pc, #272]	@ (8001e58 <HAL_GPIO_Init+0x2dc>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d101      	bne.n	8001d50 <HAL_GPIO_Init+0x1d4>
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e006      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d50:	2305      	movs	r3, #5
 8001d52:	e004      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d54:	2302      	movs	r3, #2
 8001d56:	e002      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e000      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	f002 0203 	and.w	r2, r2, #3
 8001d64:	0092      	lsls	r2, r2, #2
 8001d66:	4093      	lsls	r3, r2
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d6e:	4937      	ldr	r1, [pc, #220]	@ (8001e4c <HAL_GPIO_Init+0x2d0>)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	089b      	lsrs	r3, r3, #2
 8001d74:	3302      	adds	r3, #2
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d7c:	4b37      	ldr	r3, [pc, #220]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001da0:	4a2e      	ldr	r2, [pc, #184]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001da6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001dca:	4a24      	ldr	r2, [pc, #144]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dd0:	4b22      	ldr	r3, [pc, #136]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001df4:	4a19      	ldr	r2, [pc, #100]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dfa:	4b18      	ldr	r3, [pc, #96]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e1e:	4a0f      	ldr	r2, [pc, #60]	@ (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	3301      	adds	r3, #1
 8001e28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	fa22 f303 	lsr.w	r3, r2, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f47f aea9 	bne.w	8001b8c <HAL_GPIO_Init+0x10>
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	bf00      	nop
 8001e3e:	371c      	adds	r7, #28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40010000 	.word	0x40010000
 8001e50:	48000400 	.word	0x48000400
 8001e54:	48000800 	.word	0x48000800
 8001e58:	48000c00 	.word	0x48000c00
 8001e5c:	40010400 	.word	0x40010400

08001e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	807b      	strh	r3, [r7, #2]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e70:	787b      	ldrb	r3, [r7, #1]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e76:	887a      	ldrh	r2, [r7, #2]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e7c:	e002      	b.n	8001e84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e7e:	887a      	ldrh	r2, [r7, #2]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	695b      	ldr	r3, [r3, #20]
 8001ea0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea2:	887a      	ldrh	r2, [r7, #2]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	041a      	lsls	r2, r3, #16
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	43d9      	mvns	r1, r3
 8001eae:	887b      	ldrh	r3, [r7, #2]
 8001eb0:	400b      	ands	r3, r1
 8001eb2:	431a      	orrs	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	619a      	str	r2, [r3, #24]
}
 8001eb8:	bf00      	nop
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ed0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ed4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ed6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	f000 bff4 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f000 816d 	beq.w	80021da <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f00:	4bb4      	ldr	r3, [pc, #720]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f003 030c 	and.w	r3, r3, #12
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	d00c      	beq.n	8001f26 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f0c:	4bb1      	ldr	r3, [pc, #708]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 030c 	and.w	r3, r3, #12
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d157      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x104>
 8001f18:	4bae      	ldr	r3, [pc, #696]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f24:	d150      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x104>
 8001f26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f2a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001f32:	fa93 f3a3 	rbit	r3, r3
 8001f36:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f3a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3e:	fab3 f383 	clz	r3, r3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f46:	d802      	bhi.n	8001f4e <HAL_RCC_OscConfig+0x8a>
 8001f48:	4ba2      	ldr	r3, [pc, #648]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	e015      	b.n	8001f7a <HAL_RCC_OscConfig+0xb6>
 8001f4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f52:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f56:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001f5a:	fa93 f3a3 	rbit	r3, r3
 8001f5e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001f62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f66:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001f6a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001f6e:	fa93 f3a3 	rbit	r3, r3
 8001f72:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001f76:	4b97      	ldr	r3, [pc, #604]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f7e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001f82:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001f86:	fa92 f2a2 	rbit	r2, r2
 8001f8a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001f8e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001f92:	fab2 f282 	clz	r2, r2
 8001f96:	b2d2      	uxtb	r2, r2
 8001f98:	f042 0220 	orr.w	r2, r2, #32
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	f002 021f 	and.w	r2, r2, #31
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 8114 	beq.w	80021d8 <HAL_RCC_OscConfig+0x314>
 8001fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fb4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f040 810b 	bne.w	80021d8 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f000 bf85 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fcc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fd8:	d106      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x124>
 8001fda:	4b7e      	ldr	r3, [pc, #504]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a7d      	ldr	r2, [pc, #500]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e036      	b.n	8002056 <HAL_RCC_OscConfig+0x192>
 8001fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10c      	bne.n	8002012 <HAL_RCC_OscConfig+0x14e>
 8001ff8:	4b76      	ldr	r3, [pc, #472]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a75      	ldr	r2, [pc, #468]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8001ffe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002002:	6013      	str	r3, [r2, #0]
 8002004:	4b73      	ldr	r3, [pc, #460]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a72      	ldr	r2, [pc, #456]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 800200a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	e021      	b.n	8002056 <HAL_RCC_OscConfig+0x192>
 8002012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002016:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002022:	d10c      	bne.n	800203e <HAL_RCC_OscConfig+0x17a>
 8002024:	4b6b      	ldr	r3, [pc, #428]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a6a      	ldr	r2, [pc, #424]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 800202a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	4b68      	ldr	r3, [pc, #416]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a67      	ldr	r2, [pc, #412]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002036:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	e00b      	b.n	8002056 <HAL_RCC_OscConfig+0x192>
 800203e:	4b65      	ldr	r3, [pc, #404]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a64      	ldr	r2, [pc, #400]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002044:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4b62      	ldr	r3, [pc, #392]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a61      	ldr	r2, [pc, #388]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002050:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002054:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002056:	4b5f      	ldr	r3, [pc, #380]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 8002058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205a:	f023 020f 	bic.w	r2, r3, #15
 800205e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002062:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	495a      	ldr	r1, [pc, #360]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 800206c:	4313      	orrs	r3, r2
 800206e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002074:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d054      	beq.n	800212a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002080:	f7ff fa28 	bl	80014d4 <HAL_GetTick>
 8002084:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002088:	e00a      	b.n	80020a0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800208a:	f7ff fa23 	bl	80014d4 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	@ 0x64
 8002098:	d902      	bls.n	80020a0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	f000 bf19 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
 80020a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020a4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80020ac:	fa93 f3a3 	rbit	r3, r3
 80020b0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80020b4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b8:	fab3 f383 	clz	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b3f      	cmp	r3, #63	@ 0x3f
 80020c0:	d802      	bhi.n	80020c8 <HAL_RCC_OscConfig+0x204>
 80020c2:	4b44      	ldr	r3, [pc, #272]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	e015      	b.n	80020f4 <HAL_RCC_OscConfig+0x230>
 80020c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020cc:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80020d4:	fa93 f3a3 	rbit	r3, r3
 80020d8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80020dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020e0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80020e4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80020e8:	fa93 f3a3 	rbit	r3, r3
 80020ec:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80020f0:	4b38      	ldr	r3, [pc, #224]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 80020f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020f8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80020fc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002100:	fa92 f2a2 	rbit	r2, r2
 8002104:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002108:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800210c:	fab2 f282 	clz	r2, r2
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	f042 0220 	orr.w	r2, r2, #32
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	f002 021f 	and.w	r2, r2, #31
 800211c:	2101      	movs	r1, #1
 800211e:	fa01 f202 	lsl.w	r2, r1, r2
 8002122:	4013      	ands	r3, r2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0b0      	beq.n	800208a <HAL_RCC_OscConfig+0x1c6>
 8002128:	e057      	b.n	80021da <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212a:	f7ff f9d3 	bl	80014d4 <HAL_GetTick>
 800212e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002132:	e00a      	b.n	800214a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002134:	f7ff f9ce 	bl	80014d4 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b64      	cmp	r3, #100	@ 0x64
 8002142:	d902      	bls.n	800214a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	f000 bec4 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
 800214a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800214e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002152:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800215e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002162:	fab3 f383 	clz	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b3f      	cmp	r3, #63	@ 0x3f
 800216a:	d802      	bhi.n	8002172 <HAL_RCC_OscConfig+0x2ae>
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	e015      	b.n	800219e <HAL_RCC_OscConfig+0x2da>
 8002172:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002176:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800217e:	fa93 f3a3 	rbit	r3, r3
 8002182:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002186:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800218a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800218e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002192:	fa93 f3a3 	rbit	r3, r3
 8002196:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800219a:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <HAL_RCC_OscConfig+0x310>)
 800219c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021a2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80021a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80021aa:	fa92 f2a2 	rbit	r2, r2
 80021ae:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80021b2:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80021b6:	fab2 f282 	clz	r2, r2
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	f042 0220 	orr.w	r2, r2, #32
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	f002 021f 	and.w	r2, r2, #31
 80021c6:	2101      	movs	r1, #1
 80021c8:	fa01 f202 	lsl.w	r2, r1, r2
 80021cc:	4013      	ands	r3, r2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1b0      	bne.n	8002134 <HAL_RCC_OscConfig+0x270>
 80021d2:	e002      	b.n	80021da <HAL_RCC_OscConfig+0x316>
 80021d4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f000 816c 	beq.w	80024c8 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021f0:	4bcc      	ldr	r3, [pc, #816]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 030c 	and.w	r3, r3, #12
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00b      	beq.n	8002214 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021fc:	4bc9      	ldr	r3, [pc, #804]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f003 030c 	and.w	r3, r3, #12
 8002204:	2b08      	cmp	r3, #8
 8002206:	d16d      	bne.n	80022e4 <HAL_RCC_OscConfig+0x420>
 8002208:	4bc6      	ldr	r3, [pc, #792]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d167      	bne.n	80022e4 <HAL_RCC_OscConfig+0x420>
 8002214:	2302      	movs	r3, #2
 8002216:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800221e:	fa93 f3a3 	rbit	r3, r3
 8002222:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002226:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800222a:	fab3 f383 	clz	r3, r3
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b3f      	cmp	r3, #63	@ 0x3f
 8002232:	d802      	bhi.n	800223a <HAL_RCC_OscConfig+0x376>
 8002234:	4bbb      	ldr	r3, [pc, #748]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	e013      	b.n	8002262 <HAL_RCC_OscConfig+0x39e>
 800223a:	2302      	movs	r3, #2
 800223c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002240:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002244:	fa93 f3a3 	rbit	r3, r3
 8002248:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800224c:	2302      	movs	r3, #2
 800224e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002252:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002256:	fa93 f3a3 	rbit	r3, r3
 800225a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800225e:	4bb1      	ldr	r3, [pc, #708]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 8002260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002262:	2202      	movs	r2, #2
 8002264:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002268:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800226c:	fa92 f2a2 	rbit	r2, r2
 8002270:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002274:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002278:	fab2 f282 	clz	r2, r2
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	f042 0220 	orr.w	r2, r2, #32
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	f002 021f 	and.w	r2, r2, #31
 8002288:	2101      	movs	r1, #1
 800228a:	fa01 f202 	lsl.w	r2, r1, r2
 800228e:	4013      	ands	r3, r2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00a      	beq.n	80022aa <HAL_RCC_OscConfig+0x3e6>
 8002294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002298:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d002      	beq.n	80022aa <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	f000 be14 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022aa:	4b9e      	ldr	r3, [pc, #632]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	21f8      	movs	r1, #248	@ 0xf8
 80022c0:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c4:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80022c8:	fa91 f1a1 	rbit	r1, r1
 80022cc:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80022d0:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80022d4:	fab1 f181 	clz	r1, r1
 80022d8:	b2c9      	uxtb	r1, r1
 80022da:	408b      	lsls	r3, r1
 80022dc:	4991      	ldr	r1, [pc, #580]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e2:	e0f1      	b.n	80024c8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 8083 	beq.w	80023fc <HAL_RCC_OscConfig+0x538>
 80022f6:	2301      	movs	r3, #1
 80022f8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002300:	fa93 f3a3 	rbit	r3, r3
 8002304:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002308:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800230c:	fab3 f383 	clz	r3, r3
 8002310:	b2db      	uxtb	r3, r3
 8002312:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002316:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	461a      	mov	r2, r3
 800231e:	2301      	movs	r3, #1
 8002320:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002322:	f7ff f8d7 	bl	80014d4 <HAL_GetTick>
 8002326:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232a:	e00a      	b.n	8002342 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800232c:	f7ff f8d2 	bl	80014d4 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d902      	bls.n	8002342 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	f000 bdc8 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002342:	2302      	movs	r3, #2
 8002344:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800234c:	fa93 f3a3 	rbit	r3, r3
 8002350:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002354:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002358:	fab3 f383 	clz	r3, r3
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002360:	d802      	bhi.n	8002368 <HAL_RCC_OscConfig+0x4a4>
 8002362:	4b70      	ldr	r3, [pc, #448]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	e013      	b.n	8002390 <HAL_RCC_OscConfig+0x4cc>
 8002368:	2302      	movs	r3, #2
 800236a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002372:	fa93 f3a3 	rbit	r3, r3
 8002376:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800237a:	2302      	movs	r3, #2
 800237c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002380:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002384:	fa93 f3a3 	rbit	r3, r3
 8002388:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800238c:	4b65      	ldr	r3, [pc, #404]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	2202      	movs	r2, #2
 8002392:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002396:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800239a:	fa92 f2a2 	rbit	r2, r2
 800239e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80023a2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80023a6:	fab2 f282 	clz	r2, r2
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	f042 0220 	orr.w	r2, r2, #32
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	f002 021f 	and.w	r2, r2, #31
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f202 	lsl.w	r2, r1, r2
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0b4      	beq.n	800232c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c2:	4b58      	ldr	r3, [pc, #352]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	21f8      	movs	r1, #248	@ 0xf8
 80023d8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023dc:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80023e0:	fa91 f1a1 	rbit	r1, r1
 80023e4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80023e8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80023ec:	fab1 f181 	clz	r1, r1
 80023f0:	b2c9      	uxtb	r1, r1
 80023f2:	408b      	lsls	r3, r1
 80023f4:	494b      	ldr	r1, [pc, #300]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]
 80023fa:	e065      	b.n	80024c8 <HAL_RCC_OscConfig+0x604>
 80023fc:	2301      	movs	r3, #1
 80023fe:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002402:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002406:	fa93 f3a3 	rbit	r3, r3
 800240a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800240e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800241c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	461a      	mov	r2, r3
 8002424:	2300      	movs	r3, #0
 8002426:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002428:	f7ff f854 	bl	80014d4 <HAL_GetTick>
 800242c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002430:	e00a      	b.n	8002448 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002432:	f7ff f84f 	bl	80014d4 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d902      	bls.n	8002448 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	f000 bd45 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002448:	2302      	movs	r3, #2
 800244a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002452:	fa93 f3a3 	rbit	r3, r3
 8002456:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800245a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800245e:	fab3 f383 	clz	r3, r3
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b3f      	cmp	r3, #63	@ 0x3f
 8002466:	d802      	bhi.n	800246e <HAL_RCC_OscConfig+0x5aa>
 8002468:	4b2e      	ldr	r3, [pc, #184]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	e013      	b.n	8002496 <HAL_RCC_OscConfig+0x5d2>
 800246e:	2302      	movs	r3, #2
 8002470:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002474:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002478:	fa93 f3a3 	rbit	r3, r3
 800247c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002480:	2302      	movs	r3, #2
 8002482:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002486:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800248a:	fa93 f3a3 	rbit	r3, r3
 800248e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002492:	4b24      	ldr	r3, [pc, #144]	@ (8002524 <HAL_RCC_OscConfig+0x660>)
 8002494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002496:	2202      	movs	r2, #2
 8002498:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800249c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80024a0:	fa92 f2a2 	rbit	r2, r2
 80024a4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80024a8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80024ac:	fab2 f282 	clz	r2, r2
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	f042 0220 	orr.w	r2, r2, #32
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	f002 021f 	and.w	r2, r2, #31
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f202 	lsl.w	r2, r1, r2
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1b4      	bne.n	8002432 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0308 	and.w	r3, r3, #8
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 8115 	beq.w	8002708 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d07e      	beq.n	80025ec <HAL_RCC_OscConfig+0x728>
 80024ee:	2301      	movs	r3, #1
 80024f0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002500:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002504:	fab3 f383 	clz	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	461a      	mov	r2, r3
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <HAL_RCC_OscConfig+0x664>)
 800250e:	4413      	add	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	461a      	mov	r2, r3
 8002514:	2301      	movs	r3, #1
 8002516:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002518:	f7fe ffdc 	bl	80014d4 <HAL_GetTick>
 800251c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002520:	e00f      	b.n	8002542 <HAL_RCC_OscConfig+0x67e>
 8002522:	bf00      	nop
 8002524:	40021000 	.word	0x40021000
 8002528:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800252c:	f7fe ffd2 	bl	80014d4 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d902      	bls.n	8002542 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	f000 bcc8 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002542:	2302      	movs	r3, #2
 8002544:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002548:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800254c:	fa93 f3a3 	rbit	r3, r3
 8002550:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002558:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800255c:	2202      	movs	r2, #2
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002564:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	fa93 f2a3 	rbit	r2, r3
 800256e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002572:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002576:	601a      	str	r2, [r3, #0]
 8002578:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800257c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002580:	2202      	movs	r2, #2
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	fa93 f2a3 	rbit	r2, r3
 8002592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002596:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800259a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259c:	4bb0      	ldr	r3, [pc, #704]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 800259e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025a4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80025a8:	2102      	movs	r1, #2
 80025aa:	6019      	str	r1, [r3, #0]
 80025ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	fa93 f1a3 	rbit	r1, r3
 80025ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025be:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025c2:	6019      	str	r1, [r3, #0]
  return result;
 80025c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	2101      	movs	r1, #1
 80025e0:	fa01 f303 	lsl.w	r3, r1, r3
 80025e4:	4013      	ands	r3, r2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0a0      	beq.n	800252c <HAL_RCC_OscConfig+0x668>
 80025ea:	e08d      	b.n	8002708 <HAL_RCC_OscConfig+0x844>
 80025ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80025f4:	2201      	movs	r2, #1
 80025f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025fc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	fa93 f2a3 	rbit	r2, r3
 8002606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800260e:	601a      	str	r2, [r3, #0]
  return result;
 8002610:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002614:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002618:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800261a:	fab3 f383 	clz	r3, r3
 800261e:	b2db      	uxtb	r3, r3
 8002620:	461a      	mov	r2, r3
 8002622:	4b90      	ldr	r3, [pc, #576]	@ (8002864 <HAL_RCC_OscConfig+0x9a0>)
 8002624:	4413      	add	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	461a      	mov	r2, r3
 800262a:	2300      	movs	r3, #0
 800262c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262e:	f7fe ff51 	bl	80014d4 <HAL_GetTick>
 8002632:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002636:	e00a      	b.n	800264e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002638:	f7fe ff4c 	bl	80014d4 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d902      	bls.n	800264e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	f000 bc42 	b.w	8002ed2 <HAL_RCC_OscConfig+0x100e>
 800264e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002652:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002656:	2202      	movs	r2, #2
 8002658:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800265e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	fa93 f2a3 	rbit	r2, r3
 8002668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002676:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800267a:	2202      	movs	r2, #2
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002682:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	fa93 f2a3 	rbit	r2, r3
 800268c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002690:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800269e:	2202      	movs	r2, #2
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	fa93 f2a3 	rbit	r2, r3
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80026b8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ba:	4b69      	ldr	r3, [pc, #420]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80026bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80026c6:	2102      	movs	r1, #2
 80026c8:	6019      	str	r1, [r3, #0]
 80026ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	fa93 f1a3 	rbit	r1, r3
 80026d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026dc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026e0:	6019      	str	r1, [r3, #0]
  return result;
 80026e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	fab3 f383 	clz	r3, r3
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	2101      	movs	r1, #1
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	4013      	ands	r3, r2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d197      	bne.n	8002638 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 819e 	beq.w	8002a5a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800271e:	2300      	movs	r3, #0
 8002720:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002724:	4b4e      	ldr	r3, [pc, #312]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d116      	bne.n	800275e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002730:	4b4b      	ldr	r3, [pc, #300]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002732:	69db      	ldr	r3, [r3, #28]
 8002734:	4a4a      	ldr	r2, [pc, #296]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800273a:	61d3      	str	r3, [r2, #28]
 800273c:	4b48      	ldr	r3, [pc, #288]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002748:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002752:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002756:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002758:	2301      	movs	r3, #1
 800275a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275e:	4b42      	ldr	r3, [pc, #264]	@ (8002868 <HAL_RCC_OscConfig+0x9a4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002766:	2b00      	cmp	r3, #0
 8002768:	d11a      	bne.n	80027a0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800276a:	4b3f      	ldr	r3, [pc, #252]	@ (8002868 <HAL_RCC_OscConfig+0x9a4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a3e      	ldr	r2, [pc, #248]	@ (8002868 <HAL_RCC_OscConfig+0x9a4>)
 8002770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002774:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002776:	f7fe fead 	bl	80014d4 <HAL_GetTick>
 800277a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800277e:	e009      	b.n	8002794 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002780:	f7fe fea8 	bl	80014d4 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b64      	cmp	r3, #100	@ 0x64
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e39e      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002794:	4b34      	ldr	r3, [pc, #208]	@ (8002868 <HAL_RCC_OscConfig+0x9a4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ef      	beq.n	8002780 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d106      	bne.n	80027be <HAL_RCC_OscConfig+0x8fa>
 80027b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027b6:	f043 0301 	orr.w	r3, r3, #1
 80027ba:	6213      	str	r3, [r2, #32]
 80027bc:	e035      	b.n	800282a <HAL_RCC_OscConfig+0x966>
 80027be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0x924>
 80027ce:	4b24      	ldr	r3, [pc, #144]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4a23      	ldr	r2, [pc, #140]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	6213      	str	r3, [r2, #32]
 80027da:	4b21      	ldr	r3, [pc, #132]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4a20      	ldr	r2, [pc, #128]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	6213      	str	r3, [r2, #32]
 80027e6:	e020      	b.n	800282a <HAL_RCC_OscConfig+0x966>
 80027e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	2b05      	cmp	r3, #5
 80027f6:	d10c      	bne.n	8002812 <HAL_RCC_OscConfig+0x94e>
 80027f8:	4b19      	ldr	r3, [pc, #100]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	4a18      	ldr	r2, [pc, #96]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 80027fe:	f043 0304 	orr.w	r3, r3, #4
 8002802:	6213      	str	r3, [r2, #32]
 8002804:	4b16      	ldr	r3, [pc, #88]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4a15      	ldr	r2, [pc, #84]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 800280a:	f043 0301 	orr.w	r3, r3, #1
 800280e:	6213      	str	r3, [r2, #32]
 8002810:	e00b      	b.n	800282a <HAL_RCC_OscConfig+0x966>
 8002812:	4b13      	ldr	r3, [pc, #76]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	4a12      	ldr	r2, [pc, #72]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002818:	f023 0301 	bic.w	r3, r3, #1
 800281c:	6213      	str	r3, [r2, #32]
 800281e:	4b10      	ldr	r3, [pc, #64]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	4a0f      	ldr	r2, [pc, #60]	@ (8002860 <HAL_RCC_OscConfig+0x99c>)
 8002824:	f023 0304 	bic.w	r3, r3, #4
 8002828:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800282a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 8087 	beq.w	800294a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283c:	f7fe fe4a 	bl	80014d4 <HAL_GetTick>
 8002840:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002844:	e012      	b.n	800286c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002846:	f7fe fe45 	bl	80014d4 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d908      	bls.n	800286c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e339      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	10908120 	.word	0x10908120
 8002868:	40007000 	.word	0x40007000
 800286c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002870:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002874:	2202      	movs	r2, #2
 8002876:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	fa93 f2a3 	rbit	r2, r3
 8002886:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002894:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002898:	2202      	movs	r2, #2
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	fa93 f2a3 	rbit	r2, r3
 80028aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ae:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028b2:	601a      	str	r2, [r3, #0]
  return result;
 80028b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028bc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028be:	fab3 f383 	clz	r3, r3
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d102      	bne.n	80028d4 <HAL_RCC_OscConfig+0xa10>
 80028ce:	4b98      	ldr	r3, [pc, #608]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	e013      	b.n	80028fc <HAL_RCC_OscConfig+0xa38>
 80028d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80028dc:	2202      	movs	r2, #2
 80028de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	fa93 f2a3 	rbit	r2, r3
 80028ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	4b8d      	ldr	r3, [pc, #564]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 80028fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002900:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002904:	2102      	movs	r1, #2
 8002906:	6011      	str	r1, [r2, #0]
 8002908:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800290c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002910:	6812      	ldr	r2, [r2, #0]
 8002912:	fa92 f1a2 	rbit	r1, r2
 8002916:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800291a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800291e:	6011      	str	r1, [r2, #0]
  return result;
 8002920:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002924:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002928:	6812      	ldr	r2, [r2, #0]
 800292a:	fab2 f282 	clz	r2, r2
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	f002 021f 	and.w	r2, r2, #31
 800293a:	2101      	movs	r1, #1
 800293c:	fa01 f202 	lsl.w	r2, r1, r2
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	f43f af7f 	beq.w	8002846 <HAL_RCC_OscConfig+0x982>
 8002948:	e07d      	b.n	8002a46 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294a:	f7fe fdc3 	bl	80014d4 <HAL_GetTick>
 800294e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002952:	e00b      	b.n	800296c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002954:	f7fe fdbe 	bl	80014d4 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002964:	4293      	cmp	r3, r2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e2b2      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
 800296c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002970:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002974:	2202      	movs	r2, #2
 8002976:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800297c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	fa93 f2a3 	rbit	r2, r3
 8002986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800298a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002994:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002998:	2202      	movs	r2, #2
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	fa93 f2a3 	rbit	r2, r3
 80029aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ae:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029b2:	601a      	str	r2, [r3, #0]
  return result;
 80029b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029bc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029be:	fab3 f383 	clz	r3, r3
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d102      	bne.n	80029d4 <HAL_RCC_OscConfig+0xb10>
 80029ce:	4b58      	ldr	r3, [pc, #352]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	e013      	b.n	80029fc <HAL_RCC_OscConfig+0xb38>
 80029d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80029dc:	2202      	movs	r2, #2
 80029de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	fa93 f2a3 	rbit	r2, r3
 80029ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 80029fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a00:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002a04:	2102      	movs	r1, #2
 8002a06:	6011      	str	r1, [r2, #0]
 8002a08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a0c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002a10:	6812      	ldr	r2, [r2, #0]
 8002a12:	fa92 f1a2 	rbit	r1, r2
 8002a16:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a1a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a1e:	6011      	str	r1, [r2, #0]
  return result;
 8002a20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a24:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a28:	6812      	ldr	r2, [r2, #0]
 8002a2a:	fab2 f282 	clz	r2, r2
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	f002 021f 	and.w	r2, r2, #31
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d186      	bne.n	8002954 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a46:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d105      	bne.n	8002a5a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4e:	4b38      	ldr	r3, [pc, #224]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	4a37      	ldr	r2, [pc, #220]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 8002a54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 8232 	beq.w	8002ed0 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a6c:	4b30      	ldr	r3, [pc, #192]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f003 030c 	and.w	r3, r3, #12
 8002a74:	2b08      	cmp	r3, #8
 8002a76:	f000 8201 	beq.w	8002e7c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	f040 8157 	bne.w	8002d3a <HAL_RCC_OscConfig+0xe76>
 8002a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a90:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002a94:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	fa93 f2a3 	rbit	r2, r3
 8002aa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aac:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002ab0:	601a      	str	r2, [r3, #0]
  return result;
 8002ab2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002aba:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002abc:	fab3 f383 	clz	r3, r3
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ac6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	461a      	mov	r2, r3
 8002ace:	2300      	movs	r3, #0
 8002ad0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad2:	f7fe fcff 	bl	80014d4 <HAL_GetTick>
 8002ad6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ada:	e009      	b.n	8002af0 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002adc:	f7fe fcfa 	bl	80014d4 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e1f0      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002af8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002afc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b02:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	fa93 f2a3 	rbit	r2, r3
 8002b0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b10:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b14:	601a      	str	r2, [r3, #0]
  return result;
 8002b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b1e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b20:	fab3 f383 	clz	r3, r3
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b28:	d804      	bhi.n	8002b34 <HAL_RCC_OscConfig+0xc70>
 8002b2a:	4b01      	ldr	r3, [pc, #4]	@ (8002b30 <HAL_RCC_OscConfig+0xc6c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	e029      	b.n	8002b84 <HAL_RCC_OscConfig+0xcc0>
 8002b30:	40021000 	.word	0x40021000
 8002b34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b38:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b3c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b46:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	fa93 f2a3 	rbit	r2, r3
 8002b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b54:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b5e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002b62:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b6c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	fa93 f2a3 	rbit	r2, r3
 8002b76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	4bc3      	ldr	r3, [pc, #780]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b84:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b88:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002b8c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b90:	6011      	str	r1, [r2, #0]
 8002b92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b96:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	fa92 f1a2 	rbit	r1, r2
 8002ba0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ba4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002ba8:	6011      	str	r1, [r2, #0]
  return result;
 8002baa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bae:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	fab2 f282 	clz	r2, r2
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	f042 0220 	orr.w	r2, r2, #32
 8002bbe:	b2d2      	uxtb	r2, r2
 8002bc0:	f002 021f 	and.w	r2, r2, #31
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d185      	bne.n	8002adc <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bd0:	4baf      	ldr	r3, [pc, #700]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	49a7      	ldr	r1, [pc, #668]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	604b      	str	r3, [r1, #4]
 8002bf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bfc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002c00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	fa93 f2a3 	rbit	r2, r3
 8002c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c18:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c1c:	601a      	str	r2, [r3, #0]
  return result;
 8002c1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c22:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c26:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c28:	fab3 f383 	clz	r3, r3
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c32:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	461a      	mov	r2, r3
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c3e:	f7fe fc49 	bl	80014d4 <HAL_GetTick>
 8002c42:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c46:	e009      	b.n	8002c5c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c48:	f7fe fc44 	bl	80014d4 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e13a      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c60:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	fa93 f2a3 	rbit	r2, r3
 8002c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c80:	601a      	str	r2, [r3, #0]
  return result;
 8002c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c86:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c8c:	fab3 f383 	clz	r3, r3
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c94:	d802      	bhi.n	8002c9c <HAL_RCC_OscConfig+0xdd8>
 8002c96:	4b7e      	ldr	r3, [pc, #504]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	e027      	b.n	8002cec <HAL_RCC_OscConfig+0xe28>
 8002c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ca4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ca8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cae:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	fa93 f2a3 	rbit	r2, r3
 8002cb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cbc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002cca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	fa93 f2a3 	rbit	r2, r3
 8002cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ce2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	4b69      	ldr	r3, [pc, #420]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cf0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002cf4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002cf8:	6011      	str	r1, [r2, #0]
 8002cfa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cfe:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002d02:	6812      	ldr	r2, [r2, #0]
 8002d04:	fa92 f1a2 	rbit	r1, r2
 8002d08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d0c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d10:	6011      	str	r1, [r2, #0]
  return result;
 8002d12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002d16:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d1a:	6812      	ldr	r2, [r2, #0]
 8002d1c:	fab2 f282 	clz	r2, r2
 8002d20:	b2d2      	uxtb	r2, r2
 8002d22:	f042 0220 	orr.w	r2, r2, #32
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	f002 021f 	and.w	r2, r2, #31
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d087      	beq.n	8002c48 <HAL_RCC_OscConfig+0xd84>
 8002d38:	e0ca      	b.n	8002ed0 <HAL_RCC_OscConfig+0x100c>
 8002d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d3e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002d42:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	fa93 f2a3 	rbit	r2, r3
 8002d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d5a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d5e:	601a      	str	r2, [r3, #0]
  return result;
 8002d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d64:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d68:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d74:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d80:	f7fe fba8 	bl	80014d4 <HAL_GetTick>
 8002d84:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d88:	e009      	b.n	8002d9e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d8a:	f7fe fba3 	bl	80014d4 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e099      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002da2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002da6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002daa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	fa93 f2a3 	rbit	r2, r3
 8002dba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dbe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002dc2:	601a      	str	r2, [r3, #0]
  return result;
 8002dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002dcc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dce:	fab3 f383 	clz	r3, r3
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dd6:	d802      	bhi.n	8002dde <HAL_RCC_OscConfig+0xf1a>
 8002dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	e027      	b.n	8002e2e <HAL_RCC_OscConfig+0xf6a>
 8002dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002de6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	fa93 f2a3 	rbit	r2, r3
 8002dfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dfe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e08:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002e0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e10:	601a      	str	r2, [r3, #0]
 8002e12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e16:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	fa93 f2a3 	rbit	r2, r3
 8002e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e24:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	4b19      	ldr	r3, [pc, #100]	@ (8002e90 <HAL_RCC_OscConfig+0xfcc>)
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e32:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002e36:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e3a:	6011      	str	r1, [r2, #0]
 8002e3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e40:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	fa92 f1a2 	rbit	r1, r2
 8002e4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e4e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002e52:	6011      	str	r1, [r2, #0]
  return result;
 8002e54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e58:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002e5c:	6812      	ldr	r2, [r2, #0]
 8002e5e:	fab2 f282 	clz	r2, r2
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	f042 0220 	orr.w	r2, r2, #32
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	f002 021f 	and.w	r2, r2, #31
 8002e6e:	2101      	movs	r1, #1
 8002e70:	fa01 f202 	lsl.w	r2, r1, r2
 8002e74:	4013      	ands	r3, r2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d187      	bne.n	8002d8a <HAL_RCC_OscConfig+0xec6>
 8002e7a:	e029      	b.n	8002ed0 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e80:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69db      	ldr	r3, [r3, #28]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d103      	bne.n	8002e94 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e020      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
 8002e90:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e94:	4b11      	ldr	r3, [pc, #68]	@ (8002edc <HAL_RCC_OscConfig+0x1018>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002e9c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002ea0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d10b      	bne.n	8002ecc <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002eb4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002eb8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ebc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d001      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40021000 	.word	0x40021000

08002ee0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b09e      	sub	sp, #120	@ 0x78
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e154      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b89      	ldr	r3, [pc, #548]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d910      	bls.n	8002f28 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b86      	ldr	r3, [pc, #536]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f023 0207 	bic.w	r2, r3, #7
 8002f0e:	4984      	ldr	r1, [pc, #528]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f16:	4b82      	ldr	r3, [pc, #520]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e13c      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b7b      	ldr	r3, [pc, #492]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	4978      	ldr	r1, [pc, #480]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 80cd 	beq.w	80030ee <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d137      	bne.n	8002fcc <HAL_RCC_ClockConfig+0xec>
 8002f5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f60:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f74:	d802      	bhi.n	8002f7c <HAL_RCC_ClockConfig+0x9c>
 8002f76:	4b6b      	ldr	r3, [pc, #428]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	e00f      	b.n	8002f9c <HAL_RCC_ClockConfig+0xbc>
 8002f7c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f84:	fa93 f3a3 	rbit	r3, r3
 8002f88:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f92:	fa93 f3a3 	rbit	r3, r3
 8002f96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f98:	4b62      	ldr	r3, [pc, #392]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 8002f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fa0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002fa2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fa4:	fa92 f2a2 	rbit	r2, r2
 8002fa8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002faa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002fac:	fab2 f282 	clz	r2, r2
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	f042 0220 	orr.w	r2, r2, #32
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	f002 021f 	and.w	r2, r2, #31
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d171      	bne.n	80030ac <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0ea      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d137      	bne.n	8003044 <HAL_RCC_ClockConfig+0x164>
 8002fd4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fd8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fdc:	fa93 f3a3 	rbit	r3, r3
 8002fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe4:	fab3 f383 	clz	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fec:	d802      	bhi.n	8002ff4 <HAL_RCC_ClockConfig+0x114>
 8002fee:	4b4d      	ldr	r3, [pc, #308]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	e00f      	b.n	8003014 <HAL_RCC_ClockConfig+0x134>
 8002ff4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ffc:	fa93 f3a3 	rbit	r3, r3
 8003000:	647b      	str	r3, [r7, #68]	@ 0x44
 8003002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003006:	643b      	str	r3, [r7, #64]	@ 0x40
 8003008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003010:	4b44      	ldr	r3, [pc, #272]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 8003012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003014:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003018:	63ba      	str	r2, [r7, #56]	@ 0x38
 800301a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800301c:	fa92 f2a2 	rbit	r2, r2
 8003020:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003022:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003024:	fab2 f282 	clz	r2, r2
 8003028:	b2d2      	uxtb	r2, r2
 800302a:	f042 0220 	orr.w	r2, r2, #32
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	f002 021f 	and.w	r2, r2, #31
 8003034:	2101      	movs	r1, #1
 8003036:	fa01 f202 	lsl.w	r2, r1, r2
 800303a:	4013      	ands	r3, r2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d135      	bne.n	80030ac <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e0ae      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
 8003044:	2302      	movs	r3, #2
 8003046:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304a:	fa93 f3a3 	rbit	r3, r3
 800304e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003052:	fab3 f383 	clz	r3, r3
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b3f      	cmp	r3, #63	@ 0x3f
 800305a:	d802      	bhi.n	8003062 <HAL_RCC_ClockConfig+0x182>
 800305c:	4b31      	ldr	r3, [pc, #196]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	e00d      	b.n	800307e <HAL_RCC_ClockConfig+0x19e>
 8003062:	2302      	movs	r3, #2
 8003064:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	fa93 f3a3 	rbit	r3, r3
 800306c:	627b      	str	r3, [r7, #36]	@ 0x24
 800306e:	2302      	movs	r3, #2
 8003070:	623b      	str	r3, [r7, #32]
 8003072:	6a3b      	ldr	r3, [r7, #32]
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	61fb      	str	r3, [r7, #28]
 800307a:	4b2a      	ldr	r3, [pc, #168]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 800307c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307e:	2202      	movs	r2, #2
 8003080:	61ba      	str	r2, [r7, #24]
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	fa92 f2a2 	rbit	r2, r2
 8003088:	617a      	str	r2, [r7, #20]
  return result;
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	fab2 f282 	clz	r2, r2
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	f042 0220 	orr.w	r2, r2, #32
 8003096:	b2d2      	uxtb	r2, r2
 8003098:	f002 021f 	and.w	r2, r2, #31
 800309c:	2101      	movs	r1, #1
 800309e:	fa01 f202 	lsl.w	r2, r1, r2
 80030a2:	4013      	ands	r3, r2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e07a      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f023 0203 	bic.w	r2, r3, #3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	491a      	ldr	r1, [pc, #104]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030be:	f7fe fa09 	bl	80014d4 <HAL_GetTick>
 80030c2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c4:	e00a      	b.n	80030dc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c6:	f7fe fa05 	bl	80014d4 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d901      	bls.n	80030dc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80030d8:	2303      	movs	r3, #3
 80030da:	e062      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030dc:	4b11      	ldr	r3, [pc, #68]	@ (8003124 <HAL_RCC_ClockConfig+0x244>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f003 020c 	and.w	r2, r3, #12
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d1eb      	bne.n	80030c6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d215      	bcs.n	8003128 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fc:	4b08      	ldr	r3, [pc, #32]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 0207 	bic.w	r2, r3, #7
 8003104:	4906      	ldr	r1, [pc, #24]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	4313      	orrs	r3, r2
 800310a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800310c:	4b04      	ldr	r3, [pc, #16]	@ (8003120 <HAL_RCC_ClockConfig+0x240>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	429a      	cmp	r2, r3
 8003118:	d006      	beq.n	8003128 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e041      	b.n	80031a2 <HAL_RCC_ClockConfig+0x2c2>
 800311e:	bf00      	nop
 8003120:	40022000 	.word	0x40022000
 8003124:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d008      	beq.n	8003146 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003134:	4b1d      	ldr	r3, [pc, #116]	@ (80031ac <HAL_RCC_ClockConfig+0x2cc>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	491a      	ldr	r1, [pc, #104]	@ (80031ac <HAL_RCC_ClockConfig+0x2cc>)
 8003142:	4313      	orrs	r3, r2
 8003144:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d009      	beq.n	8003166 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003152:	4b16      	ldr	r3, [pc, #88]	@ (80031ac <HAL_RCC_ClockConfig+0x2cc>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	4912      	ldr	r1, [pc, #72]	@ (80031ac <HAL_RCC_ClockConfig+0x2cc>)
 8003162:	4313      	orrs	r3, r2
 8003164:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003166:	f000 f829 	bl	80031bc <HAL_RCC_GetSysClockFreq>
 800316a:	4601      	mov	r1, r0
 800316c:	4b0f      	ldr	r3, [pc, #60]	@ (80031ac <HAL_RCC_ClockConfig+0x2cc>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003174:	22f0      	movs	r2, #240	@ 0xf0
 8003176:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	fa92 f2a2 	rbit	r2, r2
 800317e:	60fa      	str	r2, [r7, #12]
  return result;
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	fab2 f282 	clz	r2, r2
 8003186:	b2d2      	uxtb	r2, r2
 8003188:	40d3      	lsrs	r3, r2
 800318a:	4a09      	ldr	r2, [pc, #36]	@ (80031b0 <HAL_RCC_ClockConfig+0x2d0>)
 800318c:	5cd3      	ldrb	r3, [r2, r3]
 800318e:	fa21 f303 	lsr.w	r3, r1, r3
 8003192:	4a08      	ldr	r2, [pc, #32]	@ (80031b4 <HAL_RCC_ClockConfig+0x2d4>)
 8003194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003196:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <HAL_RCC_ClockConfig+0x2d8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe f956 	bl	800144c <HAL_InitTick>
  
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3778      	adds	r7, #120	@ 0x78
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40021000 	.word	0x40021000
 80031b0:	08004b10 	.word	0x08004b10
 80031b4:	20000028 	.word	0x20000028
 80031b8:	2000002c 	.word	0x2000002c

080031bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	2300      	movs	r3, #0
 80031c8:	60bb      	str	r3, [r7, #8]
 80031ca:	2300      	movs	r3, #0
 80031cc:	617b      	str	r3, [r7, #20]
 80031ce:	2300      	movs	r3, #0
 80031d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80031d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x94>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f003 030c 	and.w	r3, r3, #12
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d002      	beq.n	80031ec <HAL_RCC_GetSysClockFreq+0x30>
 80031e6:	2b08      	cmp	r3, #8
 80031e8:	d003      	beq.n	80031f2 <HAL_RCC_GetSysClockFreq+0x36>
 80031ea:	e026      	b.n	800323a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031ec:	4b19      	ldr	r3, [pc, #100]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ee:	613b      	str	r3, [r7, #16]
      break;
 80031f0:	e026      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	0c9b      	lsrs	r3, r3, #18
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	4a17      	ldr	r2, [pc, #92]	@ (8003258 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031fc:	5cd3      	ldrb	r3, [r2, r3]
 80031fe:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003200:	4b13      	ldr	r3, [pc, #76]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x94>)
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	f003 030f 	and.w	r3, r3, #15
 8003208:	4a14      	ldr	r2, [pc, #80]	@ (800325c <HAL_RCC_GetSysClockFreq+0xa0>)
 800320a:	5cd3      	ldrb	r3, [r2, r3]
 800320c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d008      	beq.n	800322a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003218:	4a0e      	ldr	r2, [pc, #56]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x98>)
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	fb02 f303 	mul.w	r3, r2, r3
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	e004      	b.n	8003234 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a0c      	ldr	r2, [pc, #48]	@ (8003260 <HAL_RCC_GetSysClockFreq+0xa4>)
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	613b      	str	r3, [r7, #16]
      break;
 8003238:	e002      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800323a:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x98>)
 800323c:	613b      	str	r3, [r7, #16]
      break;
 800323e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003240:	693b      	ldr	r3, [r7, #16]
}
 8003242:	4618      	mov	r0, r3
 8003244:	371c      	adds	r7, #28
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40021000 	.word	0x40021000
 8003254:	007a1200 	.word	0x007a1200
 8003258:	08004b28 	.word	0x08004b28
 800325c:	08004b38 	.word	0x08004b38
 8003260:	003d0900 	.word	0x003d0900

08003264 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003268:	4b03      	ldr	r3, [pc, #12]	@ (8003278 <HAL_RCC_GetHCLKFreq+0x14>)
 800326a:	681b      	ldr	r3, [r3, #0]
}
 800326c:	4618      	mov	r0, r3
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	20000028 	.word	0x20000028

0800327c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003282:	f7ff ffef 	bl	8003264 <HAL_RCC_GetHCLKFreq>
 8003286:	4601      	mov	r1, r0
 8003288:	4b0b      	ldr	r3, [pc, #44]	@ (80032b8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003290:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003294:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	fa92 f2a2 	rbit	r2, r2
 800329c:	603a      	str	r2, [r7, #0]
  return result;
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	fab2 f282 	clz	r2, r2
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	40d3      	lsrs	r3, r2
 80032a8:	4a04      	ldr	r2, [pc, #16]	@ (80032bc <HAL_RCC_GetPCLK1Freq+0x40>)
 80032aa:	5cd3      	ldrb	r3, [r2, r3]
 80032ac:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	40021000 	.word	0x40021000
 80032bc:	08004b20 	.word	0x08004b20

080032c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80032c6:	f7ff ffcd 	bl	8003264 <HAL_RCC_GetHCLKFreq>
 80032ca:	4601      	mov	r1, r0
 80032cc:	4b0b      	ldr	r3, [pc, #44]	@ (80032fc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80032d4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80032d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	fa92 f2a2 	rbit	r2, r2
 80032e0:	603a      	str	r2, [r7, #0]
  return result;
 80032e2:	683a      	ldr	r2, [r7, #0]
 80032e4:	fab2 f282 	clz	r2, r2
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	40d3      	lsrs	r3, r2
 80032ec:	4a04      	ldr	r2, [pc, #16]	@ (8003300 <HAL_RCC_GetPCLK2Freq+0x40>)
 80032ee:	5cd3      	ldrb	r3, [r2, r3]
 80032f0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80032f4:	4618      	mov	r0, r3
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40021000 	.word	0x40021000
 8003300:	08004b20 	.word	0x08004b20

08003304 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b092      	sub	sp, #72	@ 0x48
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003314:	2300      	movs	r3, #0
 8003316:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 80cb 	beq.w	80034be <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003328:	4b85      	ldr	r3, [pc, #532]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10e      	bne.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003334:	4b82      	ldr	r3, [pc, #520]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	4a81      	ldr	r2, [pc, #516]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800333e:	61d3      	str	r3, [r2, #28]
 8003340:	4b7f      	ldr	r3, [pc, #508]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800334c:	2301      	movs	r3, #1
 800334e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003352:	4b7c      	ldr	r3, [pc, #496]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335a:	2b00      	cmp	r3, #0
 800335c:	d118      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800335e:	4b79      	ldr	r3, [pc, #484]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a78      	ldr	r2, [pc, #480]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003368:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800336a:	f7fe f8b3 	bl	80014d4 <HAL_GetTick>
 800336e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003370:	e008      	b.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003372:	f7fe f8af 	bl	80014d4 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b64      	cmp	r3, #100	@ 0x64
 800337e:	d901      	bls.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e0d9      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003384:	4b6f      	ldr	r3, [pc, #444]	@ (8003544 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800338c:	2b00      	cmp	r3, #0
 800338e:	d0f0      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003390:	4b6b      	ldr	r3, [pc, #428]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003398:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800339a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800339c:	2b00      	cmp	r3, #0
 800339e:	d07b      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x194>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d074      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033ae:	4b64      	ldr	r3, [pc, #400]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033bc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c0:	fa93 f3a3 	rbit	r3, r3
 80033c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80033c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	461a      	mov	r2, r3
 80033d0:	4b5d      	ldr	r3, [pc, #372]	@ (8003548 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	461a      	mov	r2, r3
 80033d8:	2301      	movs	r3, #1
 80033da:	6013      	str	r3, [r2, #0]
 80033dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80033e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e4:	fa93 f3a3 	rbit	r3, r3
 80033e8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80033ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033ec:	fab3 f383 	clz	r3, r3
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	4b54      	ldr	r3, [pc, #336]	@ (8003548 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	461a      	mov	r2, r3
 80033fc:	2300      	movs	r3, #0
 80033fe:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003400:	4a4f      	ldr	r2, [pc, #316]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003404:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b00      	cmp	r3, #0
 800340e:	d043      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003410:	f7fe f860 	bl	80014d4 <HAL_GetTick>
 8003414:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003416:	e00a      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003418:	f7fe f85c 	bl	80014d4 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003426:	4293      	cmp	r3, r2
 8003428:	d901      	bls.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e084      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800342e:	2302      	movs	r3, #2
 8003430:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003434:	fa93 f3a3 	rbit	r3, r3
 8003438:	627b      	str	r3, [r7, #36]	@ 0x24
 800343a:	2302      	movs	r3, #2
 800343c:	623b      	str	r3, [r7, #32]
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	fa93 f3a3 	rbit	r3, r3
 8003444:	61fb      	str	r3, [r7, #28]
  return result;
 8003446:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003448:	fab3 f383 	clz	r3, r3
 800344c:	b2db      	uxtb	r3, r3
 800344e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b00      	cmp	r3, #0
 8003456:	d102      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003458:	4b39      	ldr	r3, [pc, #228]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	e007      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800345e:	2302      	movs	r3, #2
 8003460:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	4b35      	ldr	r3, [pc, #212]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800346c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346e:	2202      	movs	r2, #2
 8003470:	613a      	str	r2, [r7, #16]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	fa92 f2a2 	rbit	r2, r2
 8003478:	60fa      	str	r2, [r7, #12]
  return result;
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	fab2 f282 	clz	r2, r2
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	f002 021f 	and.w	r2, r2, #31
 800348c:	2101      	movs	r1, #1
 800348e:	fa01 f202 	lsl.w	r2, r1, r2
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0bf      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003498:	4b29      	ldr	r3, [pc, #164]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800349a:	6a1b      	ldr	r3, [r3, #32]
 800349c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	4926      	ldr	r1, [pc, #152]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d105      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b2:	4b23      	ldr	r3, [pc, #140]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	4a22      	ldr	r2, [pc, #136]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034bc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d008      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ce:	f023 0203 	bic.w	r2, r3, #3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	491a      	ldr	r1, [pc, #104]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0320 	and.w	r3, r3, #32
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d008      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034e8:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ec:	f023 0210 	bic.w	r2, r3, #16
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	4912      	ldr	r1, [pc, #72]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003502:	2b00      	cmp	r3, #0
 8003504:	d008      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003506:	4b0e      	ldr	r3, [pc, #56]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800350a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	490b      	ldr	r1, [pc, #44]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003514:	4313      	orrs	r3, r2
 8003516:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d008      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003524:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	4903      	ldr	r1, [pc, #12]	@ (8003540 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003532:	4313      	orrs	r3, r2
 8003534:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3748      	adds	r7, #72	@ 0x48
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000
 8003544:	40007000 	.word	0x40007000
 8003548:	10908100 	.word	0x10908100

0800354c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b08a      	sub	sp, #40	@ 0x28
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	4613      	mov	r3, r2
 800355a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003560:	2b20      	cmp	r3, #32
 8003562:	d177      	bne.n	8003654 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_UART_Transmit+0x24>
 800356a:	88fb      	ldrh	r3, [r7, #6]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e070      	b.n	8003656 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2221      	movs	r2, #33	@ 0x21
 8003580:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003582:	f7fd ffa7 	bl	80014d4 <HAL_GetTick>
 8003586:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	88fa      	ldrh	r2, [r7, #6]
 800358c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	88fa      	ldrh	r2, [r7, #6]
 8003594:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035a0:	d108      	bne.n	80035b4 <HAL_UART_Transmit+0x68>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d104      	bne.n	80035b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	61bb      	str	r3, [r7, #24]
 80035b2:	e003      	b.n	80035bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035bc:	e02f      	b.n	800361e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	2200      	movs	r2, #0
 80035c6:	2180      	movs	r1, #128	@ 0x80
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fdcd 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d004      	beq.n	80035de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2220      	movs	r2, #32
 80035d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e03b      	b.n	8003656 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10b      	bne.n	80035fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	881a      	ldrh	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035f0:	b292      	uxth	r2, r2
 80035f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	3302      	adds	r3, #2
 80035f8:	61bb      	str	r3, [r7, #24]
 80035fa:	e007      	b.n	800360c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	781a      	ldrb	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3301      	adds	r3, #1
 800360a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003612:	b29b      	uxth	r3, r3
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003624:	b29b      	uxth	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d1c9      	bne.n	80035be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2200      	movs	r2, #0
 8003632:	2140      	movs	r1, #64	@ 0x40
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fd97 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d004      	beq.n	800364a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2220      	movs	r2, #32
 8003644:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e005      	b.n	8003656 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2220      	movs	r2, #32
 800364e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	e000      	b.n	8003656 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003654:	2302      	movs	r3, #2
  }
}
 8003656:	4618      	mov	r0, r3
 8003658:	3720      	adds	r7, #32
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b0ba      	sub	sp, #232	@ 0xe8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003686:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800368a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800368e:	4013      	ands	r3, r2
 8003690:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003694:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003698:	2b00      	cmp	r3, #0
 800369a:	d115      	bne.n	80036c8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800369c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036a0:	f003 0320 	and.w	r3, r3, #32
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d00f      	beq.n	80036c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ac:	f003 0320 	and.w	r3, r3, #32
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d009      	beq.n	80036c8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f000 82ab 	beq.w	8003c14 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	4798      	blx	r3
      }
      return;
 80036c6:	e2a5      	b.n	8003c14 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80036c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 8117 	beq.w	8003900 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80036d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80036de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80036e2:	4b85      	ldr	r3, [pc, #532]	@ (80038f8 <HAL_UART_IRQHandler+0x298>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f000 810a 	beq.w	8003900 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80036ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d011      	beq.n	800371c <HAL_UART_IRQHandler+0xbc>
 80036f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00b      	beq.n	800371c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2201      	movs	r2, #1
 800370a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003712:	f043 0201 	orr.w	r2, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800371c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d011      	beq.n	800374c <HAL_UART_IRQHandler+0xec>
 8003728:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2202      	movs	r2, #2
 800373a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003742:	f043 0204 	orr.w	r2, r3, #4
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800374c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	d011      	beq.n	800377c <HAL_UART_IRQHandler+0x11c>
 8003758:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00b      	beq.n	800377c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2204      	movs	r2, #4
 800376a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003772:	f043 0202 	orr.w	r2, r3, #2
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800377c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003780:	f003 0308 	and.w	r3, r3, #8
 8003784:	2b00      	cmp	r3, #0
 8003786:	d017      	beq.n	80037b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b00      	cmp	r3, #0
 8003792:	d105      	bne.n	80037a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003798:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00b      	beq.n	80037b8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2208      	movs	r2, #8
 80037a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037ae:	f043 0208 	orr.w	r2, r3, #8
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d012      	beq.n	80037ea <HAL_UART_IRQHandler+0x18a>
 80037c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00c      	beq.n	80037ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80037d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037e0:	f043 0220 	orr.w	r2, r3, #32
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 8211 	beq.w	8003c18 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80037f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00d      	beq.n	800381e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003806:	f003 0320 	and.w	r3, r3, #32
 800380a:	2b00      	cmp	r3, #0
 800380c:	d007      	beq.n	800381e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003824:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003832:	2b40      	cmp	r3, #64	@ 0x40
 8003834:	d005      	beq.n	8003842 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003836:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800383a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800383e:	2b00      	cmp	r3, #0
 8003840:	d04f      	beq.n	80038e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 fdc4 	bl	80043d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003852:	2b40      	cmp	r3, #64	@ 0x40
 8003854:	d141      	bne.n	80038da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	3308      	adds	r3, #8
 800385c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003860:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003864:	e853 3f00 	ldrex	r3, [r3]
 8003868:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800386c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003870:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003874:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	3308      	adds	r3, #8
 800387e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003882:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003886:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800388a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800388e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003892:	e841 2300 	strex	r3, r2, [r1]
 8003896:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800389a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1d9      	bne.n	8003856 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d013      	beq.n	80038d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ae:	4a13      	ldr	r2, [pc, #76]	@ (80038fc <HAL_UART_IRQHandler+0x29c>)
 80038b0:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fe f831 	bl	800191e <HAL_DMA_Abort_IT>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d017      	beq.n	80038f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038cc:	4610      	mov	r0, r2
 80038ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d0:	e00f      	b.n	80038f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fd fd58 	bl	8001388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d8:	e00b      	b.n	80038f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7fd fd54 	bl	8001388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038e0:	e007      	b.n	80038f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7fd fd50 	bl	8001388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80038f0:	e192      	b.n	8003c18 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f2:	bf00      	nop
    return;
 80038f4:	e190      	b.n	8003c18 <HAL_UART_IRQHandler+0x5b8>
 80038f6:	bf00      	nop
 80038f8:	04000120 	.word	0x04000120
 80038fc:	0800467b 	.word	0x0800467b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003904:	2b01      	cmp	r3, #1
 8003906:	f040 814b 	bne.w	8003ba0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800390a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800390e:	f003 0310 	and.w	r3, r3, #16
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 8144 	beq.w	8003ba0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 813d 	beq.w	8003ba0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2210      	movs	r2, #16
 800392c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	f040 80b5 	bne.w	8003aa8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800394a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800394e:	2b00      	cmp	r3, #0
 8003950:	f000 8164 	beq.w	8003c1c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800395a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800395e:	429a      	cmp	r2, r3
 8003960:	f080 815c 	bcs.w	8003c1c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800396a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	2b20      	cmp	r3, #32
 8003976:	f000 8086 	beq.w	8003a86 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003982:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003986:	e853 3f00 	ldrex	r3, [r3]
 800398a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800398e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003992:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003996:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80039a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039a8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039b4:	e841 2300 	strex	r3, r2, [r1]
 80039b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1da      	bne.n	800397a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	3308      	adds	r3, #8
 80039ca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039ce:	e853 3f00 	ldrex	r3, [r3]
 80039d2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80039d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	3308      	adds	r3, #8
 80039e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80039e8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80039ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80039f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80039f4:	e841 2300 	strex	r3, r2, [r1]
 80039f8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80039fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1e1      	bne.n	80039c4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	3308      	adds	r3, #8
 8003a06:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a0a:	e853 3f00 	ldrex	r3, [r3]
 8003a0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	3308      	adds	r3, #8
 8003a20:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a24:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a26:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a28:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a2c:	e841 2300 	strex	r3, r2, [r1]
 8003a30:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1e3      	bne.n	8003a00 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a4e:	e853 3f00 	ldrex	r3, [r3]
 8003a52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a56:	f023 0310 	bic.w	r3, r3, #16
 8003a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	461a      	mov	r2, r3
 8003a64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a6a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a70:	e841 2300 	strex	r3, r2, [r1]
 8003a74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e4      	bne.n	8003a46 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fd ff0e 	bl	80018a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7fd fc3d 	bl	8001320 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003aa6:	e0b9      	b.n	8003c1c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f000 80ab 	beq.w	8003c20 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003aca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f000 80a6 	beq.w	8003c20 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003adc:	e853 3f00 	ldrex	r3, [r3]
 8003ae0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ae8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	461a      	mov	r2, r3
 8003af2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003af6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003af8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003afa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003afc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003afe:	e841 2300 	strex	r3, r2, [r1]
 8003b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1e4      	bne.n	8003ad4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	3308      	adds	r3, #8
 8003b10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b14:	e853 3f00 	ldrex	r3, [r3]
 8003b18:	623b      	str	r3, [r7, #32]
   return(result);
 8003b1a:	6a3b      	ldr	r3, [r7, #32]
 8003b1c:	f023 0301 	bic.w	r3, r3, #1
 8003b20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3308      	adds	r3, #8
 8003b2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b36:	e841 2300 	strex	r3, r2, [r1]
 8003b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1e3      	bne.n	8003b0a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2220      	movs	r2, #32
 8003b46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	e853 3f00 	ldrex	r3, [r3]
 8003b62:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f023 0310 	bic.w	r3, r3, #16
 8003b6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b78:	61fb      	str	r3, [r7, #28]
 8003b7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7c:	69b9      	ldr	r1, [r7, #24]
 8003b7e:	69fa      	ldr	r2, [r7, #28]
 8003b80:	e841 2300 	strex	r3, r2, [r1]
 8003b84:	617b      	str	r3, [r7, #20]
   return(result);
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1e4      	bne.n	8003b56 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b96:	4619      	mov	r1, r3
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7fd fbc1 	bl	8001320 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003b9e:	e03f      	b.n	8003c20 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ba4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00e      	beq.n	8003bca <HAL_UART_IRQHandler+0x56a>
 8003bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d008      	beq.n	8003bca <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003bc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 fe00 	bl	80047c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bc8:	e02d      	b.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00e      	beq.n	8003bf4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d01c      	beq.n	8003c24 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	4798      	blx	r3
    }
    return;
 8003bf2:	e017      	b.n	8003c24 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d012      	beq.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
 8003c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00c      	beq.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 fd4a 	bl	80046a6 <UART_EndTransmit_IT>
    return;
 8003c12:	e008      	b.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003c14:	bf00      	nop
 8003c16:	e006      	b.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003c18:	bf00      	nop
 8003c1a:	e004      	b.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003c1c:	bf00      	nop
 8003c1e:	e002      	b.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003c20:	bf00      	nop
 8003c22:	e000      	b.n	8003c26 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003c24:	bf00      	nop
  }

}
 8003c26:	37e8      	adds	r7, #232	@ 0xe8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	4b8a      	ldr	r3, [pc, #552]	@ (8003ebc <UART_SetConfig+0x254>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	6812      	ldr	r2, [r2, #0]
 8003c9a:	6979      	ldr	r1, [r7, #20]
 8003c9c:	430b      	orrs	r3, r1
 8003c9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a78      	ldr	r2, [pc, #480]	@ (8003ec0 <UART_SetConfig+0x258>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d120      	bne.n	8003d26 <UART_SetConfig+0xbe>
 8003ce4:	4b77      	ldr	r3, [pc, #476]	@ (8003ec4 <UART_SetConfig+0x25c>)
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d817      	bhi.n	8003d20 <UART_SetConfig+0xb8>
 8003cf0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf8 <UART_SetConfig+0x90>)
 8003cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf6:	bf00      	nop
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d15 	.word	0x08003d15
 8003d00:	08003d1b 	.word	0x08003d1b
 8003d04:	08003d0f 	.word	0x08003d0f
 8003d08:	2300      	movs	r3, #0
 8003d0a:	77fb      	strb	r3, [r7, #31]
 8003d0c:	e01d      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	77fb      	strb	r3, [r7, #31]
 8003d12:	e01a      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d14:	2304      	movs	r3, #4
 8003d16:	77fb      	strb	r3, [r7, #31]
 8003d18:	e017      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d1a:	2308      	movs	r3, #8
 8003d1c:	77fb      	strb	r3, [r7, #31]
 8003d1e:	e014      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d20:	2310      	movs	r3, #16
 8003d22:	77fb      	strb	r3, [r7, #31]
 8003d24:	e011      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a67      	ldr	r2, [pc, #412]	@ (8003ec8 <UART_SetConfig+0x260>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d102      	bne.n	8003d36 <UART_SetConfig+0xce>
 8003d30:	2300      	movs	r3, #0
 8003d32:	77fb      	strb	r3, [r7, #31]
 8003d34:	e009      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a64      	ldr	r2, [pc, #400]	@ (8003ecc <UART_SetConfig+0x264>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d102      	bne.n	8003d46 <UART_SetConfig+0xde>
 8003d40:	2300      	movs	r3, #0
 8003d42:	77fb      	strb	r3, [r7, #31]
 8003d44:	e001      	b.n	8003d4a <UART_SetConfig+0xe2>
 8003d46:	2310      	movs	r3, #16
 8003d48:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69db      	ldr	r3, [r3, #28]
 8003d4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d52:	d15a      	bne.n	8003e0a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003d54:	7ffb      	ldrb	r3, [r7, #31]
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d827      	bhi.n	8003daa <UART_SetConfig+0x142>
 8003d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <UART_SetConfig+0xf8>)
 8003d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d60:	08003d85 	.word	0x08003d85
 8003d64:	08003d8d 	.word	0x08003d8d
 8003d68:	08003d95 	.word	0x08003d95
 8003d6c:	08003dab 	.word	0x08003dab
 8003d70:	08003d9b 	.word	0x08003d9b
 8003d74:	08003dab 	.word	0x08003dab
 8003d78:	08003dab 	.word	0x08003dab
 8003d7c:	08003dab 	.word	0x08003dab
 8003d80:	08003da3 	.word	0x08003da3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d84:	f7ff fa7a 	bl	800327c <HAL_RCC_GetPCLK1Freq>
 8003d88:	61b8      	str	r0, [r7, #24]
        break;
 8003d8a:	e013      	b.n	8003db4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d8c:	f7ff fa98 	bl	80032c0 <HAL_RCC_GetPCLK2Freq>
 8003d90:	61b8      	str	r0, [r7, #24]
        break;
 8003d92:	e00f      	b.n	8003db4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d94:	4b4e      	ldr	r3, [pc, #312]	@ (8003ed0 <UART_SetConfig+0x268>)
 8003d96:	61bb      	str	r3, [r7, #24]
        break;
 8003d98:	e00c      	b.n	8003db4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d9a:	f7ff fa0f 	bl	80031bc <HAL_RCC_GetSysClockFreq>
 8003d9e:	61b8      	str	r0, [r7, #24]
        break;
 8003da0:	e008      	b.n	8003db4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003da6:	61bb      	str	r3, [r7, #24]
        break;
 8003da8:	e004      	b.n	8003db4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	77bb      	strb	r3, [r7, #30]
        break;
 8003db2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d074      	beq.n	8003ea4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	005a      	lsls	r2, r3, #1
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	085b      	lsrs	r3, r3, #1
 8003dc4:	441a      	add	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	2b0f      	cmp	r3, #15
 8003dd4:	d916      	bls.n	8003e04 <UART_SetConfig+0x19c>
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ddc:	d212      	bcs.n	8003e04 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	f023 030f 	bic.w	r3, r3, #15
 8003de6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	085b      	lsrs	r3, r3, #1
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	89fb      	ldrh	r3, [r7, #14]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	89fa      	ldrh	r2, [r7, #14]
 8003e00:	60da      	str	r2, [r3, #12]
 8003e02:	e04f      	b.n	8003ea4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	77bb      	strb	r3, [r7, #30]
 8003e08:	e04c      	b.n	8003ea4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e0a:	7ffb      	ldrb	r3, [r7, #31]
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d828      	bhi.n	8003e62 <UART_SetConfig+0x1fa>
 8003e10:	a201      	add	r2, pc, #4	@ (adr r2, 8003e18 <UART_SetConfig+0x1b0>)
 8003e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e16:	bf00      	nop
 8003e18:	08003e3d 	.word	0x08003e3d
 8003e1c:	08003e45 	.word	0x08003e45
 8003e20:	08003e4d 	.word	0x08003e4d
 8003e24:	08003e63 	.word	0x08003e63
 8003e28:	08003e53 	.word	0x08003e53
 8003e2c:	08003e63 	.word	0x08003e63
 8003e30:	08003e63 	.word	0x08003e63
 8003e34:	08003e63 	.word	0x08003e63
 8003e38:	08003e5b 	.word	0x08003e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e3c:	f7ff fa1e 	bl	800327c <HAL_RCC_GetPCLK1Freq>
 8003e40:	61b8      	str	r0, [r7, #24]
        break;
 8003e42:	e013      	b.n	8003e6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e44:	f7ff fa3c 	bl	80032c0 <HAL_RCC_GetPCLK2Freq>
 8003e48:	61b8      	str	r0, [r7, #24]
        break;
 8003e4a:	e00f      	b.n	8003e6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e4c:	4b20      	ldr	r3, [pc, #128]	@ (8003ed0 <UART_SetConfig+0x268>)
 8003e4e:	61bb      	str	r3, [r7, #24]
        break;
 8003e50:	e00c      	b.n	8003e6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e52:	f7ff f9b3 	bl	80031bc <HAL_RCC_GetSysClockFreq>
 8003e56:	61b8      	str	r0, [r7, #24]
        break;
 8003e58:	e008      	b.n	8003e6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e5e:	61bb      	str	r3, [r7, #24]
        break;
 8003e60:	e004      	b.n	8003e6c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	77bb      	strb	r3, [r7, #30]
        break;
 8003e6a:	bf00      	nop
    }

    if (pclk != 0U)
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d018      	beq.n	8003ea4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	085a      	lsrs	r2, r3, #1
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	441a      	add	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b0f      	cmp	r3, #15
 8003e8a:	d909      	bls.n	8003ea0 <UART_SetConfig+0x238>
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e92:	d205      	bcs.n	8003ea0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60da      	str	r2, [r3, #12]
 8003e9e:	e001      	b.n	8003ea4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003eb0:	7fbb      	ldrb	r3, [r7, #30]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3720      	adds	r7, #32
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	efff69f3 	.word	0xefff69f3
 8003ec0:	40013800 	.word	0x40013800
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	40004400 	.word	0x40004400
 8003ecc:	40004800 	.word	0x40004800
 8003ed0:	007a1200 	.word	0x007a1200

08003ed4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	f003 0308 	and.w	r3, r3, #8
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00a      	beq.n	8003efe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00a      	beq.n	8003f20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00a      	beq.n	8003f42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	f003 0304 	and.w	r3, r3, #4
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00a      	beq.n	8003f64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	430a      	orrs	r2, r1
 8003f62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00a      	beq.n	8003f86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8a:	f003 0320 	and.w	r3, r3, #32
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00a      	beq.n	8003fa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d01a      	beq.n	8003fea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fd2:	d10a      	bne.n	8003fea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00a      	beq.n	800400c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	430a      	orrs	r2, r1
 800400a:	605a      	str	r2, [r3, #4]
  }
}
 800400c:	bf00      	nop
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b098      	sub	sp, #96	@ 0x60
 800401c:	af02      	add	r7, sp, #8
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004028:	f7fd fa54 	bl	80014d4 <HAL_GetTick>
 800402c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0308 	and.w	r3, r3, #8
 8004038:	2b08      	cmp	r3, #8
 800403a:	d12e      	bne.n	800409a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800403c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004044:	2200      	movs	r2, #0
 8004046:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f88c 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d021      	beq.n	800409a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800405e:	e853 3f00 	ldrex	r3, [r3]
 8004062:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004066:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800406a:	653b      	str	r3, [r7, #80]	@ 0x50
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	461a      	mov	r2, r3
 8004072:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004074:	647b      	str	r3, [r7, #68]	@ 0x44
 8004076:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004078:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800407a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800407c:	e841 2300 	strex	r3, r2, [r1]
 8004080:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1e6      	bne.n	8004056 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e062      	b.n	8004160 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d149      	bne.n	800413c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040b0:	2200      	movs	r2, #0
 80040b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f856 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d03c      	beq.n	800413c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ca:	e853 3f00 	ldrex	r3, [r3]
 80040ce:	623b      	str	r3, [r7, #32]
   return(result);
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80040e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80040e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040e8:	e841 2300 	strex	r3, r2, [r1]
 80040ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80040ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1e6      	bne.n	80040c2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	3308      	adds	r3, #8
 80040fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	e853 3f00 	ldrex	r3, [r3]
 8004102:	60fb      	str	r3, [r7, #12]
   return(result);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0301 	bic.w	r3, r3, #1
 800410a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	3308      	adds	r3, #8
 8004112:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004114:	61fa      	str	r2, [r7, #28]
 8004116:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004118:	69b9      	ldr	r1, [r7, #24]
 800411a:	69fa      	ldr	r2, [r7, #28]
 800411c:	e841 2300 	strex	r3, r2, [r1]
 8004120:	617b      	str	r3, [r7, #20]
   return(result);
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1e5      	bne.n	80040f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2220      	movs	r2, #32
 800412c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e011      	b.n	8004160 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2220      	movs	r2, #32
 8004140:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2220      	movs	r2, #32
 8004146:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3758      	adds	r7, #88	@ 0x58
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004178:	e04f      	b.n	800421a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d04b      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004182:	f7fd f9a7 	bl	80014d4 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	429a      	cmp	r2, r3
 8004190:	d302      	bcc.n	8004198 <UART_WaitOnFlagUntilTimeout+0x30>
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e04e      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0304 	and.w	r3, r3, #4
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d037      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0xb2>
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b80      	cmp	r3, #128	@ 0x80
 80041ae:	d034      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0xb2>
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	2b40      	cmp	r3, #64	@ 0x40
 80041b4:	d031      	beq.n	800421a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b08      	cmp	r3, #8
 80041c2:	d110      	bne.n	80041e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2208      	movs	r2, #8
 80041ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 f8ff 	bl	80043d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2208      	movs	r2, #8
 80041d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e029      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	69db      	ldr	r3, [r3, #28]
 80041ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041f4:	d111      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80041fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 f8e5 	bl	80043d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2220      	movs	r2, #32
 800420a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e00f      	b.n	800423a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69da      	ldr	r2, [r3, #28]
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	4013      	ands	r3, r2
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	429a      	cmp	r2, r3
 8004228:	bf0c      	ite	eq
 800422a:	2301      	moveq	r3, #1
 800422c:	2300      	movne	r3, #0
 800422e:	b2db      	uxtb	r3, r3
 8004230:	461a      	mov	r2, r3
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	429a      	cmp	r2, r3
 8004236:	d0a0      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b096      	sub	sp, #88	@ 0x58
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	4613      	mov	r3, r2
 8004250:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	88fa      	ldrh	r2, [r7, #6]
 800425c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2222      	movs	r2, #34	@ 0x22
 800426c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004274:	2b00      	cmp	r3, #0
 8004276:	d028      	beq.n	80042ca <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800427c:	4a3e      	ldr	r2, [pc, #248]	@ (8004378 <UART_Start_Receive_DMA+0x134>)
 800427e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004284:	4a3d      	ldr	r2, [pc, #244]	@ (800437c <UART_Start_Receive_DMA+0x138>)
 8004286:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800428c:	4a3c      	ldr	r2, [pc, #240]	@ (8004380 <UART_Start_Receive_DMA+0x13c>)
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004294:	2200      	movs	r2, #0
 8004296:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	3324      	adds	r3, #36	@ 0x24
 80042a2:	4619      	mov	r1, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a8:	461a      	mov	r2, r3
 80042aa:	88fb      	ldrh	r3, [r7, #6]
 80042ac:	f7fd fa9a 	bl	80017e4 <HAL_DMA_Start_IT>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d009      	beq.n	80042ca <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2210      	movs	r2, #16
 80042ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2220      	movs	r2, #32
 80042c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e051      	b.n	800436e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d018      	beq.n	8004304 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042da:	e853 3f00 	ldrex	r3, [r3]
 80042de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042f2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80042f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042f8:	e841 2300 	strex	r3, r2, [r1]
 80042fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80042fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004300:	2b00      	cmp	r3, #0
 8004302:	d1e6      	bne.n	80042d2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3308      	adds	r3, #8
 800430a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430e:	e853 3f00 	ldrex	r3, [r3]
 8004312:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	653b      	str	r3, [r7, #80]	@ 0x50
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	3308      	adds	r3, #8
 8004322:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004324:	637a      	str	r2, [r7, #52]	@ 0x34
 8004326:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004328:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800432a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800432c:	e841 2300 	strex	r3, r2, [r1]
 8004330:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1e5      	bne.n	8004304 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	3308      	adds	r3, #8
 800433e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	e853 3f00 	ldrex	r3, [r3]
 8004346:	613b      	str	r3, [r7, #16]
   return(result);
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800434e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3308      	adds	r3, #8
 8004356:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004358:	623a      	str	r2, [r7, #32]
 800435a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435c:	69f9      	ldr	r1, [r7, #28]
 800435e:	6a3a      	ldr	r2, [r7, #32]
 8004360:	e841 2300 	strex	r3, r2, [r1]
 8004364:	61bb      	str	r3, [r7, #24]
   return(result);
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1e5      	bne.n	8004338 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3758      	adds	r7, #88	@ 0x58
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	08004499 	.word	0x08004499
 800437c:	080045bf 	.word	0x080045bf
 8004380:	080045fd 	.word	0x080045fd

08004384 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004384:	b480      	push	{r7}
 8004386:	b089      	sub	sp, #36	@ 0x24
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	e853 3f00 	ldrex	r3, [r3]
 8004398:	60bb      	str	r3, [r7, #8]
   return(result);
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	461a      	mov	r2, r3
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	61bb      	str	r3, [r7, #24]
 80043ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ae:	6979      	ldr	r1, [r7, #20]
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	e841 2300 	strex	r3, r2, [r1]
 80043b6:	613b      	str	r3, [r7, #16]
   return(result);
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d1e6      	bne.n	800438c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2220      	movs	r2, #32
 80043c2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80043c4:	bf00      	nop
 80043c6:	3724      	adds	r7, #36	@ 0x24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b095      	sub	sp, #84	@ 0x54
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043e0:	e853 3f00 	ldrex	r3, [r3]
 80043e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	461a      	mov	r2, r3
 80043f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80043f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043fe:	e841 2300 	strex	r3, r2, [r1]
 8004402:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1e6      	bne.n	80043d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	3308      	adds	r3, #8
 8004410:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004412:	6a3b      	ldr	r3, [r7, #32]
 8004414:	e853 3f00 	ldrex	r3, [r3]
 8004418:	61fb      	str	r3, [r7, #28]
   return(result);
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	f023 0301 	bic.w	r3, r3, #1
 8004420:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	3308      	adds	r3, #8
 8004428:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800442a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800442c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004430:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004432:	e841 2300 	strex	r3, r2, [r1]
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1e5      	bne.n	800440a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004442:	2b01      	cmp	r3, #1
 8004444:	d118      	bne.n	8004478 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	e853 3f00 	ldrex	r3, [r3]
 8004452:	60bb      	str	r3, [r7, #8]
   return(result);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f023 0310 	bic.w	r3, r3, #16
 800445a:	647b      	str	r3, [r7, #68]	@ 0x44
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004468:	6979      	ldr	r1, [r7, #20]
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	613b      	str	r3, [r7, #16]
   return(result);
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e6      	bne.n	8004446 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2220      	movs	r2, #32
 800447c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800448c:	bf00      	nop
 800448e:	3754      	adds	r7, #84	@ 0x54
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b09c      	sub	sp, #112	@ 0x70
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	d071      	beq.n	8004592 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80044ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044b0:	2200      	movs	r2, #0
 80044b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044be:	e853 3f00 	ldrex	r3, [r3]
 80044c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	461a      	mov	r2, r3
 80044d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044d6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044dc:	e841 2300 	strex	r3, r2, [r1]
 80044e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1e6      	bne.n	80044b6 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	3308      	adds	r3, #8
 80044ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f2:	e853 3f00 	ldrex	r3, [r3]
 80044f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044fa:	f023 0301 	bic.w	r3, r3, #1
 80044fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8004500:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	3308      	adds	r3, #8
 8004506:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004508:	647a      	str	r2, [r7, #68]	@ 0x44
 800450a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800450e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004510:	e841 2300 	strex	r3, r2, [r1]
 8004514:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004516:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1e5      	bne.n	80044e8 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800451c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3308      	adds	r3, #8
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004526:	e853 3f00 	ldrex	r3, [r3]
 800452a:	623b      	str	r3, [r7, #32]
   return(result);
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004532:	663b      	str	r3, [r7, #96]	@ 0x60
 8004534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	3308      	adds	r3, #8
 800453a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800453c:	633a      	str	r2, [r7, #48]	@ 0x30
 800453e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004540:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004544:	e841 2300 	strex	r3, r2, [r1]
 8004548:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800454a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1e5      	bne.n	800451c <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004550:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004552:	2220      	movs	r2, #32
 8004554:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004558:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800455a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800455c:	2b01      	cmp	r3, #1
 800455e:	d118      	bne.n	8004592 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	e853 3f00 	ldrex	r3, [r3]
 800456c:	60fb      	str	r3, [r7, #12]
   return(result);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f023 0310 	bic.w	r3, r3, #16
 8004574:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004582:	69b9      	ldr	r1, [r7, #24]
 8004584:	69fa      	ldr	r2, [r7, #28]
 8004586:	e841 2300 	strex	r3, r2, [r1]
 800458a:	617b      	str	r3, [r7, #20]
   return(result);
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d1e6      	bne.n	8004560 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004592:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004594:	2200      	movs	r2, #0
 8004596:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004598:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800459a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459c:	2b01      	cmp	r3, #1
 800459e:	d107      	bne.n	80045b0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80045a6:	4619      	mov	r1, r3
 80045a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045aa:	f7fc feb9 	bl	8001320 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045ae:	e002      	b.n	80045b6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80045b0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045b2:	f7ff fb45 	bl	8003c40 <HAL_UART_RxCpltCallback>
}
 80045b6:	bf00      	nop
 80045b8:	3770      	adds	r7, #112	@ 0x70
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b084      	sub	sp, #16
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ca:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d109      	bne.n	80045ee <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80045e0:	085b      	lsrs	r3, r3, #1
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	4619      	mov	r1, r3
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f7fc fe9a 	bl	8001320 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045ec:	e002      	b.n	80045f4 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f7ff fb30 	bl	8003c54 <HAL_UART_RxHalfCpltCallback>
}
 80045f4:	bf00      	nop
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004608:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800460e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004616:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004622:	2b80      	cmp	r3, #128	@ 0x80
 8004624:	d109      	bne.n	800463a <UART_DMAError+0x3e>
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	2b21      	cmp	r3, #33	@ 0x21
 800462a:	d106      	bne.n	800463a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2200      	movs	r2, #0
 8004630:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8004634:	6978      	ldr	r0, [r7, #20]
 8004636:	f7ff fea5 	bl	8004384 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004644:	2b40      	cmp	r3, #64	@ 0x40
 8004646:	d109      	bne.n	800465c <UART_DMAError+0x60>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b22      	cmp	r3, #34	@ 0x22
 800464c:	d106      	bne.n	800465c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	2200      	movs	r2, #0
 8004652:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8004656:	6978      	ldr	r0, [r7, #20]
 8004658:	f7ff feba 	bl	80043d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004662:	f043 0210 	orr.w	r2, r3, #16
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800466c:	6978      	ldr	r0, [r7, #20]
 800466e:	f7fc fe8b 	bl	8001388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004672:	bf00      	nop
 8004674:	3718      	adds	r7, #24
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b084      	sub	sp, #16
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7fc fe75 	bl	8001388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b088      	sub	sp, #32
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	e853 3f00 	ldrex	r3, [r3]
 80046ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046c2:	61fb      	str	r3, [r7, #28]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	461a      	mov	r2, r3
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d0:	6979      	ldr	r1, [r7, #20]
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	e841 2300 	strex	r3, r2, [r1]
 80046d8:	613b      	str	r3, [r7, #16]
   return(result);
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1e6      	bne.n	80046ae <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2220      	movs	r2, #32
 80046e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff fa9d 	bl	8003c2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046f2:	bf00      	nop
 80046f4:	3720      	adds	r7, #32
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b086      	sub	sp, #24
 80046fe:	af00      	add	r7, sp, #0
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	607a      	str	r2, [r7, #4]
 8004706:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e056      	b.n	80047c0 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	f7fc fcf4 	bl	8001110 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2224      	movs	r2, #36	@ 0x24
 800472c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 0201 	bic.w	r2, r2, #1
 800473c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f7ff fbc4 	bl	8003ed4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f7ff fa8b 	bl	8003c68 <UART_SetConfig>
 8004752:	4603      	mov	r3, r0
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e031      	b.n	80047c0 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800476a:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	430a      	orrs	r2, r1
 800477e:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	055b      	lsls	r3, r3, #21
 8004784:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	041b      	lsls	r3, r3, #16
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	4313      	orrs	r3, r2
 800478e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 800479a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	6812      	ldr	r2, [r2, #0]
 80047a2:	6979      	ldr	r1, [r7, #20]
 80047a4:	430b      	orrs	r3, r1
 80047a6:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0201 	orr.w	r2, r2, #1
 80047b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80047b8:	68f8      	ldr	r0, [r7, #12]
 80047ba:	f7ff fc2d 	bl	8004018 <UART_CheckIdleState>
 80047be:	4603      	mov	r3, r0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b08c      	sub	sp, #48	@ 0x30
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	4613      	mov	r3, r2
 80047e8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d142      	bne.n	800487a <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e03b      	b.n	800487c <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2201      	movs	r2, #1
 8004808:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	461a      	mov	r2, r3
 8004814:	68b9      	ldr	r1, [r7, #8]
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7ff fd14 	bl	8004244 <UART_Start_Receive_DMA>
 800481c:	4603      	mov	r3, r0
 800481e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004822:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004826:	2b00      	cmp	r3, #0
 8004828:	d124      	bne.n	8004874 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800482e:	2b01      	cmp	r3, #1
 8004830:	d11d      	bne.n	800486e <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2210      	movs	r2, #16
 8004838:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	e853 3f00 	ldrex	r3, [r3]
 8004846:	617b      	str	r3, [r7, #20]
   return(result);
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f043 0310 	orr.w	r3, r3, #16
 800484e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	461a      	mov	r2, r3
 8004856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004858:	627b      	str	r3, [r7, #36]	@ 0x24
 800485a:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485c:	6a39      	ldr	r1, [r7, #32]
 800485e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004860:	e841 2300 	strex	r3, r2, [r1]
 8004864:	61fb      	str	r3, [r7, #28]
   return(result);
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e6      	bne.n	800483a <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800486c:	e002      	b.n	8004874 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004874:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004878:	e000      	b.n	800487c <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800487a:	2302      	movs	r3, #2
  }
}
 800487c:	4618      	mov	r0, r3
 800487e:	3730      	adds	r7, #48	@ 0x30
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <memset>:
 8004884:	4402      	add	r2, r0
 8004886:	4603      	mov	r3, r0
 8004888:	4293      	cmp	r3, r2
 800488a:	d100      	bne.n	800488e <memset+0xa>
 800488c:	4770      	bx	lr
 800488e:	f803 1b01 	strb.w	r1, [r3], #1
 8004892:	e7f9      	b.n	8004888 <memset+0x4>

08004894 <__libc_init_array>:
 8004894:	b570      	push	{r4, r5, r6, lr}
 8004896:	4d0d      	ldr	r5, [pc, #52]	@ (80048cc <__libc_init_array+0x38>)
 8004898:	4c0d      	ldr	r4, [pc, #52]	@ (80048d0 <__libc_init_array+0x3c>)
 800489a:	1b64      	subs	r4, r4, r5
 800489c:	10a4      	asrs	r4, r4, #2
 800489e:	2600      	movs	r6, #0
 80048a0:	42a6      	cmp	r6, r4
 80048a2:	d109      	bne.n	80048b8 <__libc_init_array+0x24>
 80048a4:	4d0b      	ldr	r5, [pc, #44]	@ (80048d4 <__libc_init_array+0x40>)
 80048a6:	4c0c      	ldr	r4, [pc, #48]	@ (80048d8 <__libc_init_array+0x44>)
 80048a8:	f000 f826 	bl	80048f8 <_init>
 80048ac:	1b64      	subs	r4, r4, r5
 80048ae:	10a4      	asrs	r4, r4, #2
 80048b0:	2600      	movs	r6, #0
 80048b2:	42a6      	cmp	r6, r4
 80048b4:	d105      	bne.n	80048c2 <__libc_init_array+0x2e>
 80048b6:	bd70      	pop	{r4, r5, r6, pc}
 80048b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80048bc:	4798      	blx	r3
 80048be:	3601      	adds	r6, #1
 80048c0:	e7ee      	b.n	80048a0 <__libc_init_array+0xc>
 80048c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80048c6:	4798      	blx	r3
 80048c8:	3601      	adds	r6, #1
 80048ca:	e7f2      	b.n	80048b2 <__libc_init_array+0x1e>
 80048cc:	08004b48 	.word	0x08004b48
 80048d0:	08004b48 	.word	0x08004b48
 80048d4:	08004b48 	.word	0x08004b48
 80048d8:	08004b4c 	.word	0x08004b4c

080048dc <memcpy>:
 80048dc:	440a      	add	r2, r1
 80048de:	4291      	cmp	r1, r2
 80048e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80048e4:	d100      	bne.n	80048e8 <memcpy+0xc>
 80048e6:	4770      	bx	lr
 80048e8:	b510      	push	{r4, lr}
 80048ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048f2:	4291      	cmp	r1, r2
 80048f4:	d1f9      	bne.n	80048ea <memcpy+0xe>
 80048f6:	bd10      	pop	{r4, pc}

080048f8 <_init>:
 80048f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048fa:	bf00      	nop
 80048fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048fe:	bc08      	pop	{r3}
 8004900:	469e      	mov	lr, r3
 8004902:	4770      	bx	lr

08004904 <_fini>:
 8004904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004906:	bf00      	nop
 8004908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800490a:	bc08      	pop	{r3}
 800490c:	469e      	mov	lr, r3
 800490e:	4770      	bx	lr
