# Bit-Serial-Adder-Subtractor-FSM
This repository contains a lab report and related files for designing and verifying a Bit Serial Adder Subtractor with an Accumulator System, featuring a Control Finite State Machine (FSM).
