
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 367.453 ; gain = 99.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/TOP.v:4]
INFO: [Synth 8-226] default block is never used [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/TOP.v:49]
INFO: [Synth 8-6157] synthesizing module 'DISPLAY' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/DISPLAY.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DISPLAY' (1#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/DISPLAY.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'ADDER' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/PC.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ADDER' (2#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/PC.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'ROM_B' [E:/Documents/lab/lab8/lab8.runs/synth_1/.Xil/Vivado-8156-LAPTOP-QMK9UGLS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_B' (4#1) [E:/Documents/lab/lab8/lab8.runs/synth_1/.Xil/Vivado-8156-LAPTOP-QMK9UGLS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IR' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IR' (5#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/IR.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID1' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ID.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (6#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ID.v:15]
INFO: [Synth 8-6157] synthesizing module 'ID2' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ID.v:87]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (7#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ID.v:87]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/CU.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/CU.v:91]
INFO: [Synth 8-6155] done synthesizing module 'CU' (8#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/CU.v:12]
INFO: [Synth 8-6157] synthesizing module 'REG_HEAP' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/REG_HEAP.v:4]
INFO: [Synth 8-6155] done synthesizing module 'REG_HEAP' (9#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/REG_HEAP.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU_REG' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:4]
INFO: [Synth 8-6157] synthesizing module 'REG' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:124]
INFO: [Synth 8-6155] done synthesizing module 'REG' (10#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:124]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:74]
WARNING: [Synth 8-689] width (4) of port connection 'out' does not match port width (32) of module 'REG' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ALU_REG' (12#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:4]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (13#1) [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/TOP.v:4]
WARNING: [Synth 8-3331] design CU has unconnected port IS_IMM
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ID2 has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.770 ; gain = 155.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.770 ; gain = 155.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.770 ; gain = 155.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Documents/lab/lab8/lab8.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'rom_b'
Finished Parsing XDC File [e:/Documents/lab/lab8/lab8.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'rom_b'
Parsing XDC File [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/constrs_1/new/constrs.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/constrs_1/new/constrs.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/constrs_1/new/constrs.xdc:58]
Finished Parsing XDC File [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/constrs_1/new/constrs.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/constrs_1/new/constrs.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/constrs_1/new/constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.727 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 773.727 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 773.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 773.727 ; gain = 505.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 773.727 ; gain = 505.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for rom_b. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 773.727 ; gain = 505.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "IS_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IS_IMM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IS_LUI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'IR_Write_reg' into 'PC_Write_reg' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/CU.v:85]
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Next_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "REG_Files_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE3 |                              010 |                              110
                 iSTATE2 |                              011 |                              010
                 iSTATE5 |                              100 |                              011
                 iSTATE4 |                              101 |                              101
                 iSTATE1 |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [E:/Documents/计算机组成原理/实验/CPU_8/CPU_8.srcs/sources_1/new/ALU_REG.v:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 773.727 ; gain = 505.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   7 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DISPLAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ID1 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ID2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module CU 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
Module REG_HEAP 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module ALU_REG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ZF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pc/adder/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "id2/IS_R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id2/IS_IMM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "id2/IS_LUI" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP has port which[3] driven by constant 1
INFO: [Synth 8-3886] merging instance 'pc/PC_tmp_reg[7]' (FDCE) to 'pc/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'pc/PC_tmp_reg[2]' (FDCE) to 'pc/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'pc/PC_tmp_reg[3]' (FDCE) to 'pc/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'pc/PC_tmp_reg[4]' (FDCE) to 'pc/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'pc/PC_tmp_reg[5]' (FDCE) to 'pc/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pc/PC_tmp_reg[6]' (FDCE) to 'pc/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'alu_reg/R_F/out_reg[31]' (FDC) to 'alu_reg/R_FR/out_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 780.527 ; gain = 512.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 780.527 ; gain = 512.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 780.527 ; gain = 512.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ROM_B  |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    38|
|4     |LUT1   |     7|
|5     |LUT2   |   134|
|6     |LUT3   |   214|
|7     |LUT4   |   156|
|8     |LUT5   |   279|
|9     |LUT6   |   984|
|10    |MUXF7  |   287|
|11    |FDCE   |  1165|
|12    |FDRE   |    18|
|13    |LD     |     1|
|14    |IBUF   |     6|
|15    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  3342|
|2     |  alu_reg  |ALU_REG  |   527|
|3     |    R_A    |REG      |   393|
|4     |    R_B    |REG_0    |    52|
|5     |    R_F    |REG_1    |    61|
|6     |    R_FR   |REG_2    |     4|
|7     |    alu    |ALU      |    17|
|8     |  cu       |CU       |   192|
|9     |  display  |DISPLAY  |    32|
|10    |  ir       |IR       |   628|
|11    |  pc       |PC       |    79|
|12    |  reg_heap |REG_HEAP |  1824|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 860.957 ; gain = 243.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 860.957 ; gain = 593.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 860.957 ; gain = 593.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Documents/lab/lab8/lab8.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 10 20:33:28 2025...
