// Seed: 872290366
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    output wor   id_5,
    input  wand  id_6,
    output wire  id_7,
    output tri   id_8
);
  for (id_10 = id_4 / -1'b0; -1; id_5 = -1) wire id_11, id_12, id_13;
  module_0 modCall_1 ();
  assign id_5 = 1;
  wire id_14;
endmodule
module module_2 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
  wire id_5 = id_3, id_6;
endmodule
