[
    {
        "line": 6,
        "fullcodeline": "svm->vcpu.fpu_active = 1;"
    },
    {
        "line": 7,
        "fullcodeline": "svm->vcpu.arch.hflags = 0;"
    },
    {
        "line": 9,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR0_READ);"
    },
    {
        "line": 10,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR3_READ);"
    },
    {
        "line": 11,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR4_READ);"
    },
    {
        "line": 12,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR0_WRITE);"
    },
    {
        "line": 13,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR3_WRITE);"
    },
    {
        "line": 14,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR4_WRITE);"
    },
    {
        "line": 15,
        "fullcodeline": "set_cr_intercept(svm, INTERCEPT_CR8_WRITE);"
    },
    {
        "line": 17,
        "fullcodeline": "set_dr_intercepts(svm);"
    },
    {
        "line": 19,
        "fullcodeline": "set_exception_intercept(svm, PF_VECTOR);"
    },
    {
        "line": 20,
        "fullcodeline": "set_exception_intercept(svm, UD_VECTOR);"
    },
    {
        "line": 21,
        "fullcodeline": "set_exception_intercept(svm, MC_VECTOR);"
    },
    {
        "line": 22,
        "fullcodeline": "set_exception_intercept(svm, AC_VECTOR);"
    },
    {
        "line": 24,
        "fullcodeline": "set_intercept(svm, INTERCEPT_INTR);"
    },
    {
        "line": 25,
        "fullcodeline": "set_intercept(svm, INTERCEPT_NMI);"
    },
    {
        "line": 26,
        "fullcodeline": "set_intercept(svm, INTERCEPT_SMI);"
    },
    {
        "line": 27,
        "fullcodeline": "set_intercept(svm, INTERCEPT_SELECTIVE_CR0);"
    },
    {
        "line": 28,
        "fullcodeline": "set_intercept(svm, INTERCEPT_RDPMC);"
    },
    {
        "line": 29,
        "fullcodeline": "set_intercept(svm, INTERCEPT_CPUID);"
    },
    {
        "line": 30,
        "fullcodeline": "set_intercept(svm, INTERCEPT_INVD);"
    },
    {
        "line": 31,
        "fullcodeline": "set_intercept(svm, INTERCEPT_HLT);"
    },
    {
        "line": 32,
        "fullcodeline": "set_intercept(svm, INTERCEPT_INVLPG);"
    },
    {
        "line": 33,
        "fullcodeline": "set_intercept(svm, INTERCEPT_INVLPGA);"
    },
    {
        "line": 34,
        "fullcodeline": "set_intercept(svm, INTERCEPT_IOIO_PROT);"
    },
    {
        "line": 35,
        "fullcodeline": "set_intercept(svm, INTERCEPT_MSR_PROT);"
    },
    {
        "line": 36,
        "fullcodeline": "set_intercept(svm, INTERCEPT_TASK_SWITCH);"
    },
    {
        "line": 37,
        "fullcodeline": "set_intercept(svm, INTERCEPT_SHUTDOWN);"
    },
    {
        "line": 38,
        "fullcodeline": "set_intercept(svm, INTERCEPT_VMRUN);"
    },
    {
        "line": 39,
        "fullcodeline": "set_intercept(svm, INTERCEPT_VMMCALL);"
    },
    {
        "line": 40,
        "fullcodeline": "set_intercept(svm, INTERCEPT_VMLOAD);"
    },
    {
        "line": 41,
        "fullcodeline": "set_intercept(svm, INTERCEPT_VMSAVE);"
    },
    {
        "line": 42,
        "fullcodeline": "set_intercept(svm, INTERCEPT_STGI);"
    },
    {
        "line": 43,
        "fullcodeline": "set_intercept(svm, INTERCEPT_CLGI);"
    },
    {
        "line": 44,
        "fullcodeline": "set_intercept(svm, INTERCEPT_SKINIT);"
    },
    {
        "line": 45,
        "fullcodeline": "set_intercept(svm, INTERCEPT_WBINVD);"
    },
    {
        "line": 46,
        "fullcodeline": "set_intercept(svm, INTERCEPT_MONITOR);"
    },
    {
        "line": 47,
        "fullcodeline": "set_intercept(svm, INTERCEPT_MWAIT);"
    },
    {
        "line": 48,
        "fullcodeline": "set_intercept(svm, INTERCEPT_XSETBV);"
    },
    {
        "line": 50,
        "fullcodeline": "control->iopm_base_pa = iopm_base;"
    },
    {
        "line": 51,
        "fullcodeline": "control->msrpm_base_pa = __pa(svm->msrpm);"
    },
    {
        "line": 52,
        "fullcodeline": "control->int_ctl = V_INTR_MASKING_MASK;"
    },
    {
        "line": 54,
        "fullcodeline": "init_seg(&save->es);"
    },
    {
        "line": 55,
        "fullcodeline": "init_seg(&save->ss);"
    },
    {
        "line": 56,
        "fullcodeline": "init_seg(&save->ds);"
    },
    {
        "line": 57,
        "fullcodeline": "init_seg(&save->fs);"
    },
    {
        "line": 58,
        "fullcodeline": "init_seg(&save->gs);"
    },
    {
        "line": 60,
        "fullcodeline": "save->cs.selector = 0xf000;"
    },
    {
        "line": 61,
        "fullcodeline": "save->cs.base = 0xffff0000;"
    },
    {
        "line": 63,
        "fullcodeline": "save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK |"
    },
    {
        "line": 65,
        "fullcodeline": "save->cs.limit = 0xffff;"
    },
    {
        "line": 67,
        "fullcodeline": "save->gdtr.limit = 0xffff;"
    },
    {
        "line": 68,
        "fullcodeline": "save->idtr.limit = 0xffff;"
    },
    {
        "line": 70,
        "fullcodeline": "init_sys_seg(&save->ldtr, SEG_TYPE_LDT);"
    },
    {
        "line": 71,
        "fullcodeline": "init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16);"
    },
    {
        "line": 73,
        "fullcodeline": "svm_set_efer(&svm->vcpu, 0);"
    },
    {
        "line": 74,
        "fullcodeline": "save->dr6 = 0xffff0ff0;"
    },
    {
        "line": 75,
        "fullcodeline": "kvm_set_rflags(&svm->vcpu, 2);"
    },
    {
        "line": 76,
        "fullcodeline": "save->rip = 0x0000fff0;"
    },
    {
        "line": 77,
        "fullcodeline": "svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip;"
    },
    {
        "line": 83,
        "fullcodeline": "svm_set_cr0(&svm->vcpu, X86_CR0_NW | X86_CR0_CD | X86_CR0_ET);"
    },
    {
        "line": 84,
        "fullcodeline": "kvm_mmu_reset_context(&svm->vcpu);"
    },
    {
        "line": 86,
        "fullcodeline": "save->cr4 = X86_CR4_PAE;"
    },
    {
        "line": 100,
        "fullcodeline": "svm->asid_generation = 0;"
    },
    {
        "line": 102,
        "fullcodeline": "svm->nested.vmcb = 0;"
    },
    {
        "line": 103,
        "fullcodeline": "svm->vcpu.arch.hflags = 0;"
    },
    {
        "line": 110,
        "fullcodeline": "mark_all_dirty(svm->vmcb);"
    },
    {
        "line": 112,
        "fullcodeline": "enable_gif(svm);"
    },
    {
        "line": 105,
        "fullcodeline": "if (boot_cpu_has(X86_FEATURE_PAUSEFILTER)) {"
    },
    {
        "line": 91,
        "fullcodeline": "control->nested_ctl = 1;"
    },
    {
        "line": 92,
        "fullcodeline": "clr_intercept(svm, INTERCEPT_INVLPG);"
    },
    {
        "line": 93,
        "fullcodeline": "clr_exception_intercept(svm, PF_VECTOR);"
    },
    {
        "line": 94,
        "fullcodeline": "clr_cr_intercept(svm, INTERCEPT_CR3_READ);"
    },
    {
        "line": 95,
        "fullcodeline": "clr_cr_intercept(svm, INTERCEPT_CR3_WRITE);"
    },
    {
        "line": 97,
        "fullcodeline": "save->cr3 = 0;"
    },
    {
        "line": 98,
        "fullcodeline": "save->cr4 = 0;"
    },
    {
        "line": 106,
        "fullcodeline": "control->pause_filter_count = 3000;"
    },
    {
        "line": 107,
        "fullcodeline": "set_intercept(svm, INTERCEPT_PAUSE);"
    }
]