cellMap,*HalfBridge_ST,*HalfBridge_ST,*Stimulator_IMP,*schematic
netMap,*HalfBridge_ST,*gnd!,*0
netMap,*HalfBridge_ST,*vdd3!,*vdd3!
netMap,*HalfBridge_ST,*vdde!,*vdde!
netMap,*HalfBridge_ST,*vdd!,*vdd!
instMap,*HalfBridge_ST,*I8,*I8
instMaster,*HalfBridge_ST,*I8,*Stimulator_IMP_LS_HighSide_V3_ST_schematic,*LS_HighSide_V3_ST
instMap,*HalfBridge_ST,*M34,*M34
instMaster,*HalfBridge_ST,*M34,*PRIMLIB_nedia_bjt_spectre,*nedia_bjt
instMap,*HalfBridge_ST,*M66,*M66
instMaster,*HalfBridge_ST,*M66,*PRIMLIB_ped_bjt_spectre,*ped_bjt
instMap,*HalfBridge_ST,*I9,*I9
instMaster,*HalfBridge_ST,*I9,*Stimulator_IMP_LS_LowSide_V2_ST_schematic,*LS_LowSide_V2_ST
portMap,*HalfBridge_ST,*Ctrl_HS,*Ctrl_HS
portMap,*HalfBridge_ST,*Ctrl_LS,*Ctrl_LS
portMap,*HalfBridge_ST,*Ist,*Ist
portMap,*HalfBridge_ST,*OUT,*OUT
portMap,*HalfBridge_ST,*gnd!,*0
portMap,*HalfBridge_ST,*inh_vdd3!,*vdd3!
portMap,*HalfBridge_ST,*inh_vdde!,*vdde!
portMap,*HalfBridge_ST,*vddh,*vddh
