/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [44:0] celloutsig_0_28z;
  reg [16:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [21:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire [22:0] celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_50z;
  wire celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [10:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [14:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire [3:0] celloutsig_0_88z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _00_;
  always_latch
    if (!celloutsig_1_18z[0]) _00_ = 5'h00;
    else if (!clkin_data[0]) _00_ = { celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_30z };
  assign { celloutsig_0_42z[5:2], celloutsig_0_42z[0] } = _00_;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z & celloutsig_0_12z[3]);
  assign celloutsig_0_35z = !(celloutsig_0_29z[9] ? celloutsig_0_12z[3] : celloutsig_0_12z[3]);
  assign celloutsig_0_16z = !(1'h0 ? celloutsig_0_2z : celloutsig_0_6z);
  assign celloutsig_0_70z = ~(celloutsig_0_17z | celloutsig_0_61z[6]);
  assign celloutsig_0_14z = ~(celloutsig_0_11z | celloutsig_0_11z);
  assign celloutsig_0_1z = ~(in_data[64] | celloutsig_0_0z);
  assign celloutsig_1_1z = ~((in_data[115] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_3z[6] | celloutsig_1_4z) & (celloutsig_1_8z | celloutsig_1_3z[7]));
  assign celloutsig_0_9z = celloutsig_0_1z | celloutsig_0_6z;
  assign celloutsig_1_8z = celloutsig_1_4z | celloutsig_1_2z;
  assign celloutsig_0_18z = celloutsig_0_15z ^ celloutsig_0_2z;
  assign celloutsig_0_19z = celloutsig_0_3z ^ celloutsig_0_9z;
  assign celloutsig_0_3z = ~(in_data[39] ^ celloutsig_0_1z);
  assign celloutsig_0_50z = ~(celloutsig_0_18z ^ celloutsig_0_17z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z ^ celloutsig_0_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[3] ^ celloutsig_1_5z[4]);
  assign celloutsig_1_14z = ~(celloutsig_1_5z[11] ^ celloutsig_1_10z);
  assign celloutsig_0_20z = ~(celloutsig_0_11z ^ celloutsig_0_14z);
  assign celloutsig_0_13z = { celloutsig_0_5z[1], 1'h0, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z } >= { celloutsig_0_8z[13:5], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[185:178] <= in_data[114:107];
  assign celloutsig_0_17z = { celloutsig_0_5z, 1'h0, celloutsig_0_2z, 1'h0, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_16z } <= { celloutsig_0_5z[5:1], celloutsig_0_6z, 1'h0, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, 1'h0, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_1z, 1'h0, celloutsig_0_16z } <= { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } && { in_data[28:26], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_31z = { in_data[72:69], celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_6z } && { celloutsig_0_23z[5:0], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_33z & ~(celloutsig_0_6z);
  assign celloutsig_0_26z = celloutsig_0_17z & ~(celloutsig_0_9z);
  assign celloutsig_0_8z = in_data[90:75] * { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, 1'h0, celloutsig_0_5z };
  assign celloutsig_0_41z = celloutsig_0_11z ? celloutsig_0_12z[2:0] : { in_data[15:14], celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_1z ? in_data[7:2] : { in_data[51], 1'h0, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_61z = celloutsig_0_44z[2] ? { celloutsig_0_40z[4:1], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_30z } : { celloutsig_0_8z[9:6], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_1_3z = celloutsig_1_1z ? in_data[132:122] : { in_data[150:144], celloutsig_1_2z, 2'h0, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_14z ? { celloutsig_1_15z[10], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_12z } : celloutsig_1_13z[11:2];
  assign celloutsig_0_40z = { in_data[43:42], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_38z } | celloutsig_0_28z[29:24];
  assign celloutsig_0_78z = { celloutsig_0_28z[18:5], celloutsig_0_73z } | { celloutsig_0_42z[2], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_72z };
  assign celloutsig_1_15z = { in_data[104], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_12z } | { celloutsig_1_5z[11:1], celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_5z[3:0] | { celloutsig_0_8z[15], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_48z = | { celloutsig_0_28z[9], celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_20z };
  assign celloutsig_0_73z = | { celloutsig_0_28z[4], celloutsig_0_20z, celloutsig_0_28z[2:0] };
  assign celloutsig_0_15z = | { celloutsig_0_5z[4:2], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_6z = ~^ { in_data[49], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_12z = ~^ celloutsig_1_5z[16:3];
  assign celloutsig_0_24z = ~^ { celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_20z, 1'h0 };
  assign celloutsig_0_34z = { celloutsig_0_24z, celloutsig_0_32z, 1'h0, celloutsig_0_16z } >> { celloutsig_0_8z[15:14], celloutsig_0_22z, celloutsig_0_31z };
  assign celloutsig_0_36z = { celloutsig_0_8z[10:3], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_20z } >> { celloutsig_0_29z[12:3], celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_14z, 1'h0, celloutsig_0_27z, 1'h0, celloutsig_0_31z };
  assign celloutsig_1_19z = { celloutsig_1_5z[7:0], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z } >> { celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_4z };
  assign celloutsig_0_72z = { celloutsig_0_23z[2], celloutsig_0_48z, celloutsig_0_50z, celloutsig_0_70z, celloutsig_0_40z, celloutsig_0_35z } <<< { celloutsig_0_49z[9:6], celloutsig_0_16z, celloutsig_0_59z, celloutsig_0_26z, celloutsig_0_34z };
  assign celloutsig_1_13z = { celloutsig_1_5z[9:7], celloutsig_1_8z, celloutsig_1_3z } <<< { celloutsig_1_5z[14:2], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_27z = { celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_14z } >>> celloutsig_0_23z[6:1];
  assign celloutsig_0_44z = { celloutsig_0_36z, celloutsig_0_21z } - { celloutsig_0_29z[11:1], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_34z };
  assign celloutsig_1_5z = { in_data[175:162], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } - { in_data[185:173], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_88z = { celloutsig_0_78z[11:9], celloutsig_0_32z } ~^ celloutsig_0_36z[4:1];
  assign celloutsig_0_49z = { celloutsig_0_36z[18:8], celloutsig_0_7z } ^ { celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_39z, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_32z = ~((celloutsig_0_15z & celloutsig_0_15z) | celloutsig_0_12z[1]);
  assign celloutsig_0_38z = ~((celloutsig_0_1z & celloutsig_0_34z[0]) | celloutsig_0_3z);
  assign celloutsig_0_87z = ~((celloutsig_0_48z & celloutsig_0_73z) | celloutsig_0_36z[1]);
  assign celloutsig_0_21z = ~((celloutsig_0_2z & celloutsig_0_8z[11]) | celloutsig_0_14z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_7z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_7z = { celloutsig_1_5z[5:1], celloutsig_1_1z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_23z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_20z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_29z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_29z = { celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_0z = ~((in_data[38] & in_data[54]) | (in_data[7] & in_data[89]));
  assign celloutsig_0_33z = ~((celloutsig_0_14z & celloutsig_0_14z) | (celloutsig_0_8z[9] & celloutsig_0_17z));
  assign celloutsig_0_59z = ~((celloutsig_0_40z[2] & celloutsig_0_28z[32]) | (celloutsig_0_34z[0] & celloutsig_0_30z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_2z & in_data[136]));
  assign celloutsig_0_2z = ~((in_data[77] & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { celloutsig_0_28z[0], celloutsig_0_28z[6], celloutsig_0_28z[14], celloutsig_0_28z[21], celloutsig_0_28z[13], celloutsig_0_28z[20], celloutsig_0_28z[12], celloutsig_0_28z[19], celloutsig_0_28z[11], celloutsig_0_28z[18], celloutsig_0_28z[10], celloutsig_0_28z[17], celloutsig_0_28z[9], celloutsig_0_28z[16], celloutsig_0_28z[8], celloutsig_0_28z[15], celloutsig_0_28z[1], celloutsig_0_28z[7], celloutsig_0_28z[4], celloutsig_0_28z[5], celloutsig_0_28z[22], celloutsig_0_28z[2], celloutsig_0_28z[44:23] } = { celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_23z[6], celloutsig_0_23z[6:5], celloutsig_0_23z[5:4], celloutsig_0_23z[4:3], celloutsig_0_23z[3:2], celloutsig_0_23z[2:1], celloutsig_0_23z[1:0], celloutsig_0_23z[0], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_3z, in_data[24:3] } | { celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_14z, in_data[65], celloutsig_0_23z[6], in_data[64], celloutsig_0_23z[5], in_data[63], celloutsig_0_23z[4], in_data[62], celloutsig_0_23z[3], celloutsig_0_6z, celloutsig_0_23z[2], celloutsig_0_19z, celloutsig_0_23z[1], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_23z[0], celloutsig_0_20z, celloutsig_0_17z, in_data[66], celloutsig_0_11z, in_data[88:67] };
  assign celloutsig_0_30z = ~celloutsig_0_13z;
  assign celloutsig_0_28z[3] = celloutsig_0_20z;
  assign celloutsig_0_42z[1] = 1'h0;
  assign { out_data[137:128], out_data[116:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
