<stg><name>run_Pipeline_2</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %zext_ln587_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln587

]]></Node>
<StgValue><ssdm name="zext_ln587_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:3 %gmem_load_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %gmem_load

]]></Node>
<StgValue><ssdm name="gmem_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
newFuncRoot:4 %zext_ln354 = zext i7 %zext_ln587_read

]]></Node>
<StgValue><ssdm name="zext_ln354"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:5 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:6 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:7 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:8 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:9 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:10 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:11 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_7

]]></Node>
<StgValue><ssdm name="specreset_ln354"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
newFuncRoot:14 %store_ln354 = store i256 %gmem_load_read, i256 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i4 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:1 %data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_7_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:2 %data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_6_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:3 %data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:4 %data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_4_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:5 %data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:6 %data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_2_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:7 %data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop:8 %data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln354

]]></Node>
<StgValue><ssdm name="data_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop:10 %exitcond544 = icmp_eq  i4 %loop_index_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond544"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:11 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop:12 %empty_38 = add i4 %loop_index_load, i4 1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:13 %br_ln0 = br i1 %exitcond544, void %load-store-loop.split, void %memcpy-split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
load-store-loop.split:0 %shiftreg_load = load i256 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="256">
<![CDATA[
load-store-loop.split:1 %empty_39 = trunc i256 %shiftreg_load

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.split:2 %empty_40 = bitcast i32 %empty_39

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:3 %tmp_3 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %shiftreg_load, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="224">
<![CDATA[
load-store-loop.split:4 %tmp_3_cast = zext i224 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="4">
<![CDATA[
load-store-loop.split:5 %empty_41 = trunc i4 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
load-store-loop.split:6 %switch_ln0 = switch i3 %empty_41, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.6:0 %store_ln354 = store i32 %empty_40, i7 %data_6_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.5:0 %store_ln354 = store i32 %empty_40, i7 %data_5_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.4:0 %store_ln354 = store i32 %empty_40, i7 %data_4_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.3:0 %store_ln354 = store i32 %empty_40, i7 %data_3_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.2:0 %store_ln354 = store i32 %empty_40, i7 %data_2_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.1:0 %store_ln354 = store i32 %empty_40, i7 %data_1_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.0:0 %store_ln354 = store i32 %empty_40, i7 %data_0_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.7:0 %store_ln354 = store i32 %empty_40, i7 %data_7_addr

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
<literal name="empty_41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:0 %store_ln0 = store i4 %empty_38, i4 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:1 %store_ln0 = store i256 %tmp_3_cast, i256 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.exit:2 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
memcpy-split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="gmem_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gmem_load"/></StgValue>
</port>
<port id="69" name="zext_ln587" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln587"/></StgValue>
</port>
<port id="70" name="data_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="data_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="data_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="data_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="data_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="data_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="data_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="data_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="shiftreg" fromId="78" toId="4">
</dataflow>
<dataflow id="80" from="StgValue_78" to="loop_index" fromId="78" toId="5">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i7" to="zext_ln587_read" fromId="81" toId="6">
</dataflow>
<dataflow id="83" from="zext_ln587" to="zext_ln587_read" fromId="69" toId="6">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i256" to="gmem_load_read" fromId="84" toId="7">
</dataflow>
<dataflow id="86" from="gmem_load" to="gmem_load_read" fromId="68" toId="7">
</dataflow>
<dataflow id="87" from="zext_ln587_read" to="zext_ln354" fromId="6" toId="8">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="data_0" to="specreset_ln354" fromId="70" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specreset_ln354" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="empty_7" to="specreset_ln354" fromId="93" toId="9">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="10">
</dataflow>
<dataflow id="96" from="data_1" to="specreset_ln354" fromId="71" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_91" to="specreset_ln354" fromId="91" toId="10">
</dataflow>
<dataflow id="98" from="empty_7" to="specreset_ln354" fromId="93" toId="10">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="11">
</dataflow>
<dataflow id="100" from="data_2" to="specreset_ln354" fromId="72" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_91" to="specreset_ln354" fromId="91" toId="11">
</dataflow>
<dataflow id="102" from="empty_7" to="specreset_ln354" fromId="93" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="12">
</dataflow>
<dataflow id="104" from="data_3" to="specreset_ln354" fromId="73" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_91" to="specreset_ln354" fromId="91" toId="12">
</dataflow>
<dataflow id="106" from="empty_7" to="specreset_ln354" fromId="93" toId="12">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="13">
</dataflow>
<dataflow id="108" from="data_4" to="specreset_ln354" fromId="74" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_91" to="specreset_ln354" fromId="91" toId="13">
</dataflow>
<dataflow id="110" from="empty_7" to="specreset_ln354" fromId="93" toId="13">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="14">
</dataflow>
<dataflow id="112" from="data_5" to="specreset_ln354" fromId="75" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_91" to="specreset_ln354" fromId="91" toId="14">
</dataflow>
<dataflow id="114" from="empty_7" to="specreset_ln354" fromId="93" toId="14">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="15">
</dataflow>
<dataflow id="116" from="data_6" to="specreset_ln354" fromId="76" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_91" to="specreset_ln354" fromId="91" toId="15">
</dataflow>
<dataflow id="118" from="empty_7" to="specreset_ln354" fromId="93" toId="15">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecReset" to="specreset_ln354" fromId="88" toId="16">
</dataflow>
<dataflow id="120" from="data_7" to="specreset_ln354" fromId="77" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_91" to="specreset_ln354" fromId="91" toId="16">
</dataflow>
<dataflow id="122" from="empty_7" to="specreset_ln354" fromId="93" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="loop_index" to="store_ln0" fromId="5" toId="17">
</dataflow>
<dataflow id="126" from="gmem_load_read" to="store_ln354" fromId="7" toId="18">
</dataflow>
<dataflow id="127" from="shiftreg" to="store_ln354" fromId="4" toId="18">
</dataflow>
<dataflow id="128" from="loop_index" to="loop_index_load" fromId="5" toId="20">
</dataflow>
<dataflow id="129" from="data_7" to="data_7_addr" fromId="77" toId="21">
</dataflow>
<dataflow id="131" from="StgValue_130" to="data_7_addr" fromId="130" toId="21">
</dataflow>
<dataflow id="132" from="zext_ln354" to="data_7_addr" fromId="8" toId="21">
</dataflow>
<dataflow id="133" from="data_6" to="data_6_addr" fromId="76" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_130" to="data_6_addr" fromId="130" toId="22">
</dataflow>
<dataflow id="135" from="zext_ln354" to="data_6_addr" fromId="8" toId="22">
</dataflow>
<dataflow id="136" from="data_5" to="data_5_addr" fromId="75" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_130" to="data_5_addr" fromId="130" toId="23">
</dataflow>
<dataflow id="138" from="zext_ln354" to="data_5_addr" fromId="8" toId="23">
</dataflow>
<dataflow id="139" from="data_4" to="data_4_addr" fromId="74" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_130" to="data_4_addr" fromId="130" toId="24">
</dataflow>
<dataflow id="141" from="zext_ln354" to="data_4_addr" fromId="8" toId="24">
</dataflow>
<dataflow id="142" from="data_3" to="data_3_addr" fromId="73" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_130" to="data_3_addr" fromId="130" toId="25">
</dataflow>
<dataflow id="144" from="zext_ln354" to="data_3_addr" fromId="8" toId="25">
</dataflow>
<dataflow id="145" from="data_2" to="data_2_addr" fromId="72" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_130" to="data_2_addr" fromId="130" toId="26">
</dataflow>
<dataflow id="147" from="zext_ln354" to="data_2_addr" fromId="8" toId="26">
</dataflow>
<dataflow id="148" from="data_1" to="data_1_addr" fromId="71" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_130" to="data_1_addr" fromId="130" toId="27">
</dataflow>
<dataflow id="150" from="zext_ln354" to="data_1_addr" fromId="8" toId="27">
</dataflow>
<dataflow id="151" from="data_0" to="data_0_addr" fromId="70" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_130" to="data_0_addr" fromId="130" toId="28">
</dataflow>
<dataflow id="153" from="zext_ln354" to="data_0_addr" fromId="8" toId="28">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="154" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specpipeline_ln0" fromId="156" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_158" to="specpipeline_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="160" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="29">
</dataflow>
<dataflow id="161" from="StgValue_158" to="specpipeline_ln0" fromId="158" toId="29">
</dataflow>
<dataflow id="163" from="p_str" to="specpipeline_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="164" from="loop_index_load" to="exitcond544" fromId="20" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_165" to="exitcond544" fromId="165" toId="30">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="167" toId="31">
</dataflow>
<dataflow id="170" from="StgValue_169" to="empty" fromId="169" toId="31">
</dataflow>
<dataflow id="171" from="StgValue_169" to="empty" fromId="169" toId="31">
</dataflow>
<dataflow id="172" from="StgValue_169" to="empty" fromId="169" toId="31">
</dataflow>
<dataflow id="173" from="loop_index_load" to="empty_38" fromId="20" toId="32">
</dataflow>
<dataflow id="175" from="StgValue_174" to="empty_38" fromId="174" toId="32">
</dataflow>
<dataflow id="176" from="exitcond544" to="br_ln0" fromId="30" toId="33">
</dataflow>
<dataflow id="177" from="shiftreg" to="shiftreg_load" fromId="4" toId="34">
</dataflow>
<dataflow id="178" from="shiftreg_load" to="empty_39" fromId="34" toId="35">
</dataflow>
<dataflow id="179" from="empty_39" to="empty_40" fromId="35" toId="36">
</dataflow>
<dataflow id="181" from="_ssdm_op_PartSelect.i224.i256.i32.i32" to="tmp_3" fromId="180" toId="37">
</dataflow>
<dataflow id="182" from="shiftreg_load" to="tmp_3" fromId="34" toId="37">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp_3" fromId="183" toId="37">
</dataflow>
<dataflow id="186" from="StgValue_185" to="tmp_3" fromId="185" toId="37">
</dataflow>
<dataflow id="187" from="tmp_3" to="tmp_3_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="loop_index_load" to="empty_41" fromId="20" toId="39">
</dataflow>
<dataflow id="189" from="empty_41" to="switch_ln0" fromId="39" toId="40">
</dataflow>
<dataflow id="191" from="StgValue_190" to="switch_ln0" fromId="190" toId="40">
</dataflow>
<dataflow id="193" from="StgValue_192" to="switch_ln0" fromId="192" toId="40">
</dataflow>
<dataflow id="195" from="StgValue_194" to="switch_ln0" fromId="194" toId="40">
</dataflow>
<dataflow id="197" from="StgValue_196" to="switch_ln0" fromId="196" toId="40">
</dataflow>
<dataflow id="199" from="StgValue_198" to="switch_ln0" fromId="198" toId="40">
</dataflow>
<dataflow id="201" from="StgValue_200" to="switch_ln0" fromId="200" toId="40">
</dataflow>
<dataflow id="203" from="StgValue_202" to="switch_ln0" fromId="202" toId="40">
</dataflow>
<dataflow id="204" from="empty_40" to="store_ln354" fromId="36" toId="41">
</dataflow>
<dataflow id="205" from="data_6_addr" to="store_ln354" fromId="22" toId="41">
</dataflow>
<dataflow id="206" from="empty_40" to="store_ln354" fromId="36" toId="43">
</dataflow>
<dataflow id="207" from="data_5_addr" to="store_ln354" fromId="23" toId="43">
</dataflow>
<dataflow id="208" from="empty_40" to="store_ln354" fromId="36" toId="45">
</dataflow>
<dataflow id="209" from="data_4_addr" to="store_ln354" fromId="24" toId="45">
</dataflow>
<dataflow id="210" from="empty_40" to="store_ln354" fromId="36" toId="47">
</dataflow>
<dataflow id="211" from="data_3_addr" to="store_ln354" fromId="25" toId="47">
</dataflow>
<dataflow id="212" from="empty_40" to="store_ln354" fromId="36" toId="49">
</dataflow>
<dataflow id="213" from="data_2_addr" to="store_ln354" fromId="26" toId="49">
</dataflow>
<dataflow id="214" from="empty_40" to="store_ln354" fromId="36" toId="51">
</dataflow>
<dataflow id="215" from="data_1_addr" to="store_ln354" fromId="27" toId="51">
</dataflow>
<dataflow id="216" from="empty_40" to="store_ln354" fromId="36" toId="53">
</dataflow>
<dataflow id="217" from="data_0_addr" to="store_ln354" fromId="28" toId="53">
</dataflow>
<dataflow id="218" from="empty_40" to="store_ln354" fromId="36" toId="55">
</dataflow>
<dataflow id="219" from="data_7_addr" to="store_ln354" fromId="21" toId="55">
</dataflow>
<dataflow id="220" from="empty_38" to="store_ln0" fromId="32" toId="57">
</dataflow>
<dataflow id="221" from="loop_index" to="store_ln0" fromId="5" toId="57">
</dataflow>
<dataflow id="222" from="tmp_3_cast" to="store_ln0" fromId="38" toId="58">
</dataflow>
<dataflow id="223" from="shiftreg" to="store_ln0" fromId="4" toId="58">
</dataflow>
<dataflow id="224" from="exitcond544" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="225" from="empty_41" to="StgValue_2" fromId="39" toId="2">
</dataflow>
</dataflows>


</stg>
