{"file":{"path":"F:\\DOCUMENT\\DVD\\DVD-033\\_IEEE_Standard_Verilog_Hardware_Description_Language_(2001)(en)(791s).pdf","name":"_IEEE_Standard_Verilog_Hardware_Description_Language_(2001)(en)(791s).pdf","ext":".pdf","length":3012837,"dir":"F:\\DOCUMENT\\DVD\\DVD-033","creation":"2019-12-18T04:28:13","lastaccess":"2020-03-05T00:24:03","lastwrite":"2019-12-18T04:29:15"},"hash":{"md5":"491F927CE89B721C5EDE180857AA7514","sha1":"99C6432353354E2FE4D994ADF0B84035A39781DC"},"sha256":"DA31C2ED76025F6EAC4057726EAD4DB2F4848FEB1E75B263460A70E646E6FE71"}