set ::env(PROJECT_NAME) light8080
set ::env(DESIGN_TOP) l80soc 
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/light8080/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/light8080/rtl/l80soc.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
