// Seed: 616141204
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_7,
    output tri id_4,
    output tri1 id_5
);
  logic id_8 = id_7;
  logic id_9;
  ;
  logic [1 : 1] id_10;
  assign id_0 = -1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd98
) (
    input tri0 _id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11
    , id_14,
    input supply1 id_12
);
  wire [1 'b0 : id_0] id_15;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_6,
      id_11,
      id_11,
      id_11
  );
endmodule
