	component ram_w_ctrlsig is
		port (
			data      : in  std_logic_vector(10 downto 0) := (others => 'X'); -- datain
			q         : out std_logic_vector(10 downto 0);                    -- dataout
			wraddress : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- wraddress
			rdaddress : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- rdaddress
			wren      : in  std_logic                     := 'X';             -- wren
			wrclock   : in  std_logic                     := 'X';             -- clk
			rdclock   : in  std_logic                     := 'X'              -- clk
		);
	end component ram_w_ctrlsig;

