

================================================================
== Vitis HLS Report for 'PE_kernel'
================================================================
* Date:           Mon Jul 10 16:45:25 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PE_kernel_Pipeline_init_distances_fu_316                    |PE_kernel_Pipeline_init_distances                    |       35|       35|  0.117 us|  0.117 us|   35|   35|       no|
        |grp_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_355  |PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_PE_kernel_Pipeline_write_distances_fu_433                   |PE_kernel_Pipeline_write_distances                   |       34|       34|  0.113 us|  0.113 us|   34|   34|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       39|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     3262|     1531|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       65|     -|
|Register             |        -|      -|       69|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3331|     1635|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_PE_kernel_Pipeline_init_distances_fu_316                    |PE_kernel_Pipeline_init_distances                    |        0|   0|  1078|   102|    0|
    |grp_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_355  |PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1  |        0|   0|  2176|  1212|    0|
    |grp_PE_kernel_Pipeline_write_distances_fu_433                   |PE_kernel_Pipeline_write_distances                   |        0|   0|     8|   217|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|   0|  3262|  1531|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_631_p2  |         +|   0|  0|  39|          32|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  39|          32|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |local_in_a_address0  |  14|          3|   12|         36|
    |local_in_a_ce0       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  65|         13|   14|         46|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |grp_PE_kernel_Pipeline_init_distances_fu_316_ap_start_reg                    |   1|   0|    1|          0|
    |grp_PE_kernel_Pipeline_sssp_computation_VITIS_LOOP_33_1_fu_355_ap_start_reg  |   1|   0|    1|          0|
    |grp_PE_kernel_Pipeline_write_distances_fu_433_ap_start_reg                   |   1|   0|    1|          0|
    |tmp_142_reg_1173                                                             |   7|   0|   12|          5|
    |tmp_143_reg_1178                                                             |   7|   0|   12|          5|
    |tmp_144_reg_1167                                                             |   7|   0|   12|          5|
    |tmp_145_reg_1279                                                             |  32|   0|   37|          5|
    |tmp_s_reg_1284                                                               |   7|   0|   12|          5|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  69|   0|   94|         25|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          PE_kernel|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          PE_kernel|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          PE_kernel|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          PE_kernel|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          PE_kernel|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          PE_kernel|  return value|
|local_in_a_address0  |  out|   12|   ap_memory|         local_in_a|         array|
|local_in_a_ce0       |  out|    1|   ap_memory|         local_in_a|         array|
|local_in_a_q0        |   in|   32|   ap_memory|         local_in_a|         array|
|local_in_a_offset    |   in|    7|     ap_none|  local_in_a_offset|        scalar|
|local_in_b_address0  |  out|   12|   ap_memory|         local_in_b|         array|
|local_in_b_ce0       |  out|    1|   ap_memory|         local_in_b|         array|
|local_in_b_q0        |   in|    5|   ap_memory|         local_in_b|         array|
|local_in_b_offset    |   in|    7|     ap_none|  local_in_b_offset|        scalar|
|local_in_c_address0  |  out|   12|   ap_memory|         local_in_c|         array|
|local_in_c_ce0       |  out|    1|   ap_memory|         local_in_c|         array|
|local_in_c_q0        |   in|   32|   ap_memory|         local_in_c|         array|
|local_in_c_offset    |   in|    7|     ap_none|  local_in_c_offset|        scalar|
|local_out_address0   |  out|   12|   ap_memory|          local_out|         array|
|local_out_ce0        |  out|    1|   ap_memory|          local_out|         array|
|local_out_we0        |  out|    1|   ap_memory|          local_out|         array|
|local_out_d0         |  out|   32|   ap_memory|          local_out|         array|
|local_out_offset     |   in|    7|     ap_none|   local_out_offset|        scalar|
|v                    |   in|   32|     ap_none|                  v|       pointer|
+---------------------+-----+-----+------------+-------------------+--------------+

