
*** Running vivado
    with args -log tb_simple_bus_MMMS_SSS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_simple_bus_MMMS_SSS.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source tb_simple_bus_MMMS_SSS.tcl -notrace
Command: synth_design -top tb_simple_bus_MMMS_SSS -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26644
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor1 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:63]
WARNING: [Synth 8-2507] parameter declaration becomes local in simple_processor2 with formal parameter declaration list [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:64]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_simple_bus_MMMS_SSS' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/tb_simple_bus_MMMS_SSS.v:23]
INFO: [Synth 8-6157] synthesizing module 'ss_arbiter' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/ss_arbiter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ss_arbiter' (1#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/ss_arbiter.v:22]
INFO: [Synth 8-6157] synthesizing module 'master1' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master1.v:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_processor1' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter REGFILE_SIZE bound to: 8 - type: integer 
	Parameter INSTR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:128]
WARNING: [Synth 8-7137] Register reg_addr_reg in module simple_processor1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:123]
WARNING: [Synth 8-7137] Register mem_addr_reg in module simple_processor1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:123]
WARNING: [Synth 8-7137] Register opcode_reg in module simple_processor1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:123]
WARNING: [Synth 8-7137] Register regfile_reg in module simple_processor1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'simple_processor1' (2#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor1.v:23]
INFO: [Synth 8-6157] synthesizing module 'master_interface' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master_interface.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master_interface.v:57]
INFO: [Synth 8-6155] done synthesizing module 'master_interface' (3#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master_interface.v:22]
INFO: [Synth 8-6155] done synthesizing module 'master1' (4#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master1.v:25]
INFO: [Synth 8-6157] synthesizing module 'master2' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master2.v:25]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_processor2' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter REGFILE_SIZE bound to: 8 - type: integer 
	Parameter INSTR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:127]
WARNING: [Synth 8-7137] Register reg_addr_reg in module simple_processor2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:122]
WARNING: [Synth 8-7137] Register mem_addr_reg in module simple_processor2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:122]
WARNING: [Synth 8-7137] Register opcode_reg in module simple_processor2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:122]
WARNING: [Synth 8-7137] Register regfile_reg in module simple_processor2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'simple_processor2' (5#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/simple_processor2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'master2' (6#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master2.v:25]
INFO: [Synth 8-6157] synthesizing module 'mux_2to1_addr_data' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/imports/new/mux_2to1_addr_data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2to1_addr_data' (7#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/imports/new/mux_2to1_addr_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/decoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (8#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/decoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ss_slave' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_slave.v:22]
INFO: [Synth 8-6157] synthesizing module 'ss_memory' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ss_memory' (9#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'ss_slave_interface' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_slave_interface.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ss_slave_interface' (10#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_slave_interface.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ss_slave' (11#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_slave.v:22]
INFO: [Synth 8-6157] synthesizing module 'slave' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:22]
WARNING: [Synth 8-7137] Register mem_array_reg[4] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[5] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[6] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[7] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[8] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[9] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[10] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register mem_array_reg[11] in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:39]
WARNING: [Synth 8-7137] Register read_data_reg in module memory has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:52]
INFO: [Synth 8-6155] done synthesizing module 'memory' (12#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/memory.v:22]
INFO: [Synth 8-6157] synthesizing module 'slave_interface' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/slave_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slave_interface' (13#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/slave_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slave' (14#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_demux' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/imports/new/mux_demux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_demux' (15#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/imports/new/mux_demux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_3to1_8bit' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/imports/new/mux_3to1_8bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_3to1_8bit' (16#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/imports/new/mux_3to1_8bit.v:23]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/tb_simple_bus_MMMS_SSS.v:206]
INFO: [Synth 8-6155] done synthesizing module 'tb_simple_bus_MMMS_SSS' (17#1) [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/tb_simple_bus_MMMS_SSS.v:23]
WARNING: [Synth 8-7129] Port slack in module slave_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_processor1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'master_interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_processor2'
WARNING: [Synth 8-327] inferring latch for variable 'grant_master1_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/ss_arbiter.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'grant_master2_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/ss_arbiter.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'split_done_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/ss_arbiter.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'next_req_splitted_master_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/ss_arbiter.v:170]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   FETCH |                             0010 |                               01
                 EXECUTE |                             0100 |                               10
                WAIT_ACK |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'simple_processor1'
WARNING: [Synth 8-327] inferring latch for variable 'request_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master_interface.v:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 REQUEST |                              010 |                               01
                 EXECUTE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'master_interface'
WARNING: [Synth 8-327] inferring latch for variable 'wr_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/master_interface.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   FETCH |                             0010 |                               01
                 EXECUTE |                             0100 |                               10
                WAIT_ACK |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'simple_processor2'
WARNING: [Synth 8-327] inferring latch for variable 'read_data_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'ack_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'wait_signal_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[0]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[1]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[2]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[3]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[4]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[5]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[6]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[7]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[8]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[9]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[10]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[11]' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_memory.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'splitted_master_reg' [C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.srcs/sources_1/new/SS_slave_interface.v:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 44    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input   20 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 52    
	   4 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (arbiter_inst/grant_master1_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (arbiter_inst/grant_master2_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (arbiter_inst/split_done_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (arbiter_inst/split_done_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (arbiter_inst/next_req_splitted_master_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (arbiter_inst/next_req_splitted_master_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/processor/FSM_onehot_state_reg[3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/processor/FSM_onehot_state_reg[2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/processor/FSM_onehot_state_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/processor/FSM_onehot_state_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/interface/request_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/interface/FSM_onehot_current_state_reg[2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/interface/FSM_onehot_current_state_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/interface/FSM_onehot_current_state_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master1_inst/interface/wr_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/processor/FSM_onehot_state_reg[3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/processor/FSM_onehot_state_reg[2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/processor/FSM_onehot_state_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/processor/FSM_onehot_state_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/interface/request_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/interface/FSM_onehot_current_state_reg[2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/interface/FSM_onehot_current_state_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/interface/FSM_onehot_current_state_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (master2_inst/interface/wr_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/read_data_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/ack_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/wait_signal_reg) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/next_state_reg[2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/next_state_reg[1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/next_state_reg[0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[0][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[1][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[2][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[3][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[4][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[5][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[6][0]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][7]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][6]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][5]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][4]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][3]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][2]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
WARNING: [Synth 8-3332] Sequential element (slave1_inst/mem_inst/memory_reg[7][1]) is unused and will be removed from module tb_simple_bus_MMMS_SSS.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.961 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1566.961 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1566.961 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 12eca79e
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1566.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/AXI_Bus_Design/simple_bus_MMMS_with_SSP/simple_bus_MMMS_with_SSP.runs/synth_1/tb_simple_bus_MMMS_SSS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_simple_bus_MMMS_SSS_utilization_synth.rpt -pb tb_simple_bus_MMMS_SSS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 11:36:57 2025...
