---
title:          "<strong>Speculative Decoding for Verilog: Speed and Quality, All in One</strong>"
date:           2025-02-26 00:01:00 +0800
selected:       true
pub:            "ACM/IEEE Design Automation Conference (DAC)"
# pub_pre:        "Submitted to "
# pub_post:       'Under review.'
pub_last:       ' <span class="badge badge-pill badge-custom badge-dark">DAC</span>'
pub_date:       "2025"

  
authors:
  - Changran Xu*
  - Yi Liu*
  - Yunhao Zhou
  - Shan Huang
  - Ningyi Xu
  - Qiang Xu

links:

---
