

================================================================
== Vitis HLS Report for 'concatenate1d_array_array_array_ap_fixed_49u_config14_Pipeline_ConcatLoop1'
================================================================
* Date:           Sun Apr 28 20:42:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.103 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoop1  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       28|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|        9|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        9|       73|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln347_fu_202_p2        |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln347_fu_196_p2       |      icmp|   0|  0|  10|           3|           3|
    |or_ln353_fu_310_p2         |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          12|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|    3|          6|
    |i_fu_78                  |   9|          2|    3|          6|
    |layer11_out_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_9_reg_331              |  3|   0|    3|          0|
    |i_fu_78                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1|  return value|
|layer11_out_dout            |   in|  128|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_num_data_valid  |   in|    4|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_fifo_cap        |   in|    4|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_empty_n         |   in|    1|     ap_fifo|                                                                   layer11_out|       pointer|
|layer11_out_read            |  out|    1|     ap_fifo|                                                                   layer11_out|       pointer|
|out_data_3_address0         |  out|    4|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_ce0              |  out|    1|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_we0              |  out|    1|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_d0               |  out|   16|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_address1         |  out|    4|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_ce1              |  out|    1|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_we1              |  out|    1|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_d1               |  out|   16|   ap_memory|                                                                    out_data_3|         array|
|out_data_2_address0         |  out|    4|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_ce0              |  out|    1|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_we0              |  out|    1|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_d0               |  out|   16|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_address1         |  out|    4|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_ce1              |  out|    1|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_we1              |  out|    1|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_d1               |  out|   16|   ap_memory|                                                                    out_data_2|         array|
|out_data_1_address0         |  out|    4|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_ce0              |  out|    1|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_we0              |  out|    1|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_d0               |  out|   16|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_address1         |  out|    4|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_ce1              |  out|    1|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_we1              |  out|    1|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_d1               |  out|   16|   ap_memory|                                                                    out_data_1|         array|
|out_data_address0           |  out|    4|   ap_memory|                                                                      out_data|         array|
|out_data_ce0                |  out|    1|   ap_memory|                                                                      out_data|         array|
|out_data_we0                |  out|    1|   ap_memory|                                                                      out_data|         array|
|out_data_d0                 |  out|   16|   ap_memory|                                                                      out_data|         array|
|out_data_address1           |  out|    4|   ap_memory|                                                                      out_data|         array|
|out_data_ce1                |  out|    1|   ap_memory|                                                                      out_data|         array|
|out_data_we1                |  out|    1|   ap_memory|                                                                      out_data|         array|
|out_data_d1                 |  out|   16|   ap_memory|                                                                      out_data|         array|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer11_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = load i3 %i" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 9 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.57ns)   --->   "%icmp_ln347 = icmp_eq  i3 %i_9, i3 6" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 10 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln347 = add i3 %i_9, i3 1" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 11 'add' 'add_ln347' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln347, void %for.inc.split, void %ConcatLoop2.exitStub" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 12 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln347 = store i3 %add_ln347, i3 %i" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 13 'store' 'store_ln347' <Predicate = (!icmp_ln347)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln347)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln348 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_merge_stream.h:348]   --->   Operation 14 'specpipeline' 'specpipeline_ln348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln347 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 16 'specloopname' 'specloopname_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.42ns)   --->   "%layer11_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer11_out" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 17 'read' 'layer11_out_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 6> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i128 %layer11_out_read" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 18 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln349_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 96, i32 111" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 19 'partselect' 'trunc_ln349_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln349_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 20 'partselect' 'trunc_ln349_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 23 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %layer11_out_read, i32 80, i32 95" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 25 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_9, i1 0" [firmware/nnet_utils/nnet_merge_stream.h:351]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i4 %shl_ln" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 27 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr i16 %out_data, i64 0, i64 %zext_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 28 'getelementptr' 'out_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_data_1_addr = getelementptr i16 %out_data_1, i64 0, i64 %zext_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 29 'getelementptr' 'out_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_data_2_addr = getelementptr i16 %out_data_2, i64 0, i64 %zext_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 30 'getelementptr' 'out_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_data_3_addr = getelementptr i16 %out_data_3, i64 0, i64 %zext_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 31 'getelementptr' 'out_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln353 = or i4 %shl_ln, i4 1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 32 'or' 'or_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln353_1 = zext i4 %or_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 33 'zext' 'zext_ln353_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_data_addr_12 = getelementptr i16 %out_data, i64 0, i64 %zext_ln353_1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 34 'getelementptr' 'out_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_data_1_addr_12 = getelementptr i16 %out_data_1, i64 0, i64 %zext_ln353_1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 35 'getelementptr' 'out_data_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_data_2_addr_12 = getelementptr i16 %out_data_2, i64 0, i64 %zext_ln353_1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 36 'getelementptr' 'out_data_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_data_3_addr_12 = getelementptr i16 %out_data_3, i64 0, i64 %zext_ln353_1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 37 'getelementptr' 'out_data_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %trunc_ln349, i4 %out_data_addr" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 38 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 39 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %tmp_s, i4 %out_data_1_addr" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 39 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 40 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %tmp_2, i4 %out_data_2_addr" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 40 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 41 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %tmp_3, i4 %out_data_3_addr" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 41 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 42 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %tmp_4, i4 %out_data_addr_12" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 42 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 43 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %tmp_5, i4 %out_data_1_addr_12" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 43 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 44 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %trunc_ln349_6, i4 %out_data_2_addr_12" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 44 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 45 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %trunc_ln349_7, i4 %out_data_3_addr_12" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 45 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.inc" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 46 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_9                     (load             ) [ 011]
icmp_ln347              (icmp             ) [ 010]
add_ln347               (add              ) [ 000]
br_ln347                (br               ) [ 000]
store_ln347             (store            ) [ 000]
specpipeline_ln348      (specpipeline     ) [ 000]
speclooptripcount_ln347 (speclooptripcount) [ 000]
specloopname_ln347      (specloopname     ) [ 000]
layer11_out_read        (read             ) [ 000]
trunc_ln349             (trunc            ) [ 000]
trunc_ln349_6           (partselect       ) [ 000]
trunc_ln349_7           (partselect       ) [ 000]
tmp_s                   (partselect       ) [ 000]
tmp_2                   (partselect       ) [ 000]
tmp_3                   (partselect       ) [ 000]
tmp_4                   (partselect       ) [ 000]
tmp_5                   (partselect       ) [ 000]
shl_ln                  (bitconcatenate   ) [ 000]
zext_ln353              (zext             ) [ 000]
out_data_addr           (getelementptr    ) [ 000]
out_data_1_addr         (getelementptr    ) [ 000]
out_data_2_addr         (getelementptr    ) [ 000]
out_data_3_addr         (getelementptr    ) [ 000]
or_ln353                (or               ) [ 000]
zext_ln353_1            (zext             ) [ 000]
out_data_addr_12        (getelementptr    ) [ 000]
out_data_1_addr_12      (getelementptr    ) [ 000]
out_data_2_addr_12      (getelementptr    ) [ 000]
out_data_3_addr_12      (getelementptr    ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
store_ln353             (store            ) [ 000]
br_ln347                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_data_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer11_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="layer11_out_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer11_out_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_data_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="out_data_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_data_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_2_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="out_data_3_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_3_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_data_addr_12_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr_12/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="out_data_1_addr_12_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_1_addr_12/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_data_2_addr_12_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_2_addr_12/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_data_3_addr_12_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_3_addr_12/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="4" slack="0"/>
<pin id="150" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="152" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/2 store_ln353/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="4" slack="0"/>
<pin id="160" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/2 store_ln353/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="4" slack="0"/>
<pin id="170" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="172" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/2 store_ln353/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="4" slack="0"/>
<pin id="180" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="182" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/2 store_ln353/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_9_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln347_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln347/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln347_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln347_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln349_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="128" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln349_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="128" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="0" index="3" bw="8" slack="0"/>
<pin id="223" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln349_6/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln349_7_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="128" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="0" index="3" bw="8" slack="0"/>
<pin id="234" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln349_7/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="128" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="128" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="0" index="3" bw="7" slack="0"/>
<pin id="267" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="128" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="0" index="3" bw="8" slack="0"/>
<pin id="278" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_5_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="128" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="8" slack="0"/>
<pin id="289" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="1"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln353_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln353/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln353_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln353/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln353_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln353_1/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_9_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="74" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="74" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="74" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="88" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="163"><net_src comp="95" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="173"><net_src comp="102" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="183"><net_src comp="109" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="116" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="185"><net_src comp="123" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="186"><net_src comp="130" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="187"><net_src comp="137" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="82" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="82" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="228"><net_src comp="218" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="82" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="239"><net_src comp="229" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="82" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="250"><net_src comp="240" pin="4"/><net_sink comp="154" pin=4"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="82" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="261"><net_src comp="251" pin="4"/><net_sink comp="164" pin=4"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="82" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="272"><net_src comp="262" pin="4"/><net_sink comp="174" pin=4"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="82" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="62" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="283"><net_src comp="273" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="82" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="294"><net_src comp="284" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="72" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="314"><net_src comp="295" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="327"><net_src comp="78" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="334"><net_src comp="193" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="295" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_3 | {2 }
	Port: out_data_2 | {2 }
	Port: out_data_1 | {2 }
	Port: out_data | {2 }
	Port: layer11_out | {}
 - Input state : 
	Port: concatenate1d<array,array,array<ap_fixed,49u>,config14>_Pipeline_ConcatLoop1 : layer11_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		icmp_ln347 : 2
		add_ln347 : 2
		br_ln347 : 3
		store_ln347 : 3
	State 2
		zext_ln353 : 1
		out_data_addr : 2
		out_data_1_addr : 2
		out_data_2_addr : 2
		out_data_3_addr : 2
		or_ln353 : 1
		zext_ln353_1 : 1
		out_data_addr_12 : 2
		out_data_1_addr_12 : 2
		out_data_2_addr_12 : 2
		out_data_3_addr_12 : 2
		store_ln353 : 3
		store_ln353 : 3
		store_ln353 : 3
		store_ln353 : 3
		store_ln353 : 3
		store_ln353 : 3
		store_ln353 : 3
		store_ln353 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln347_fu_196      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln347_fu_202      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   | layer11_out_read_read_fu_82 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln349_fu_213     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln349_6_fu_218    |    0    |    0    |
|          |     trunc_ln349_7_fu_229    |    0    |    0    |
|          |         tmp_s_fu_240        |    0    |    0    |
|partselect|         tmp_2_fu_251        |    0    |    0    |
|          |         tmp_3_fu_262        |    0    |    0    |
|          |         tmp_4_fu_273        |    0    |    0    |
|          |         tmp_5_fu_284        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_295        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln353_fu_302      |    0    |    0    |
|          |     zext_ln353_1_fu_316     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln353_fu_310       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    20   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_9_reg_331|    3   |
| i_reg_324 |    3   |
+-----------+--------+
|   Total   |    6   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   20   |
+-----------+--------+--------+
