/* bench 19076.0.0 9bbae9dbb888 */
/* bench 19076.0.1 ad68a8f20a6f */
/* bench 19076.0.2 08d364cf488b */
/* bench 29655.1.0 1809ec1cea21 */
/* bench 29655.1.1 36c91946afb9 */
/* bench 29655.1.2 3515911e9ccc */
/* bench 29655.1.3 50c4afdac2c5 */
/* bench 29655.1.4 9347b8a8e555 */
/* bench 29655.1.5 6fc608ae72d8 */
/* bench 29655.1.6 2b05d7019c8d */
/* bench 19076.0.4 e65a3eaf8855 */
/* bench 19076.0.5 a5e0e28e30d1 */
/* bench 19076.0.6 8f7cd505ee04 */
/* bench 19076.0.7 97954552f692 */
/* bench 19076.0.8 58caafc1debc */
/* bench 19076.0.9 48c5e282efac */
/* bench 19076.0.10 2f07f9544f9e */
/*
 * Copyright (c) 2013, NVIDIA Corporation. All rights reserved.
 */

#include <linux/kernel.h>

#include "pm.h"

#ifdef CONFIG_PM_SLEEP
extern u32 tegra20_iram_start, tegra20_iram_end;
extern void tegra20_sleep_core_finish(unsigned long);

void tegra20_lp1_iram_hook(void)
{
	tegra_lp1_iram.start_addr = &tegra20_iram_start;
	tegra_lp1_iram.end_addr = &tegra20_iram_end;
}

void tegra20_sleep_core_init(void)
{
	tegra_sleep_core_finish = tegra20_sleep_core_finish;
}
#endif
