Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Mar 05 17:44:34 2015
| Host         : LZY-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file design_1_wrapper_clock_utilization_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------------+-------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                       |                                                             |   Num Loads  |       |               |           |
+-------+---------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                             | Net Name                                                    | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/clkf_buf    | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1 |    1 |     1 |    no |         1.636 |     0.082 |
|     2 | design_1_i/clk_wiz_0/inst/clkout2_buf | design_1_i/clk_wiz_0/inst/clk_out2                          |   24 |     7 |    no |         1.748 |     0.109 |
|     3 | design_1_i/clk_wiz_0/inst/clkout1_buf | design_1_i/clk_wiz_0/inst/clk_out1                          |   33 |     9 |    no |         1.751 |     0.113 |
+-------+---------------------------------------+-------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+-----------------------------------------+---------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                         |                                                         |   Num Loads  |       |               |           |
+-------+-----------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                               | Net Name                                                | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1 |    1 |     1 |    no |         1.661 |     0.083 |
|     2 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1 |    1 |     1 |    no |         1.661 |     0.083 |
|     3 | design_1_i/clk_wiz_0/inst/mmcm_adv_inst | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1 |    1 |     1 |    no |         1.661 |     0.083 |
+-------+-----------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+----------------------------------------------+---------------------------------------+--------------+-------+---------------+-----------+
|       |                                              |                                       |   Num Loads  |       |               |           |
+-------+----------------------------------------------+---------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                | Net Name                              | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------------------+---------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_div_0/inst/clk_out_reg        | design_1_i/clk_div_0/inst/clk_out     |    2 |     2 |    no |         0.646 |     0.190 |
|     2 | design_1_i/decimal_counter_0/inst/qd_INST_0  | design_1_i/decimal_counter_0/inst/qd  |    3 |     3 |    no |         0.656 |     0.113 |
|     3 | design_1_i/decimal_counter_2/inst/qd_INST_0  | design_1_i/decimal_counter_2/inst/qd  |    3 |     3 |    no |         1.039 |     0.302 |
|     4 | design_1_i/decimal_counter_0/inst/qa_INST_0  | design_1_i/decimal_counter_0/inst/qa  |    5 |     5 |    no |         0.801 |     0.386 |
|     5 | design_1_i/decimal_counter_1/inst/qa_INST_0  | design_1_i/decimal_counter_1/inst/qa  |    5 |     5 |    no |         1.068 |     0.340 |
|     6 | design_1_i/decimal_counter_2/inst/qa_INST_0  | design_1_i/decimal_counter_2/inst/qa  |    5 |     5 |    no |         1.056 |     0.368 |
|     7 | design_1_i/decimal_counter_3/inst/qa_INST_0  | design_1_i/decimal_counter_3/inst/qa  |    5 |     5 |    no |         1.068 |     0.278 |
|     8 | design_1_i/four_2_input_and_gate_0/y1_INST_0 | design_1_i/four_2_input_and_gate_0/y1 |   10 |     6 |    no |         0.803 |     0.526 |
|     9 | GND_IBUF_inst                                | GND_IBUF                              |   32 |    21 |   yes |         2.990 |     0.576 |
+-------+----------------------------------------------+---------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   20 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   69 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  20 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                        Clock Net Name                       |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   4 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2                          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  33 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1                          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells design_1_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells design_1_i/clk_wiz_0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells design_1_i/clk_wiz_0/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells design_1_i/clk_wiz_0/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "GND_IBUF" driven by instance "GND_IBUF_inst" located at site "IOB_X0Y12"
#startgroup
create_pblock CLKAG_GND_IBUF
add_cells_to_pblock [get_pblocks  CLKAG_GND_IBUF] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GND_IBUF"}]]]
resize_pblock [get_pblocks CLKAG_GND_IBUF] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/clk_div_0/inst/clk_out" driven by instance "design_1_i/clk_div_0/inst/clk_out_reg" located at site "SLICE_X63Y20"
#startgroup
create_pblock CLKAG_design_1_i/clk_div_0/inst/clk_out
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_div_0/inst/clk_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_div_0/inst/clk_out"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_div_0/inst/clk_out] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out1" driven by instance "design_1_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out2" driven by instance "design_1_i/clk_wiz_0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/decimal_counter_0/inst/qa" driven by instance "design_1_i/decimal_counter_0/inst/qa_INST_0" located at site "SLICE_X60Y19"
#startgroup
create_pblock CLKAG_design_1_i/decimal_counter_0/inst/qa
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/decimal_counter_0/inst/qa] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_0/inst/qa"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/decimal_counter_0/inst/qa] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/decimal_counter_0/inst/qd" driven by instance "design_1_i/decimal_counter_0/inst/qd_INST_0" located at site "SLICE_X61Y20"
#startgroup
create_pblock CLKAG_design_1_i/decimal_counter_0/inst/qd
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/decimal_counter_0/inst/qd] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_0/inst/qd"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/decimal_counter_0/inst/qd] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/decimal_counter_1/inst/qa" driven by instance "design_1_i/decimal_counter_1/inst/qa_INST_0" located at site "SLICE_X61Y19"
#startgroup
create_pblock CLKAG_design_1_i/decimal_counter_1/inst/qa
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/decimal_counter_1/inst/qa] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_1/inst/qa"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/decimal_counter_1/inst/qa] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/decimal_counter_2/inst/qa" driven by instance "design_1_i/decimal_counter_2/inst/qa_INST_0" located at site "SLICE_X60Y17"
#startgroup
create_pblock CLKAG_design_1_i/decimal_counter_2/inst/qa
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/decimal_counter_2/inst/qa] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_2/inst/qa"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/decimal_counter_2/inst/qa] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/decimal_counter_2/inst/qd" driven by instance "design_1_i/decimal_counter_2/inst/qd_INST_0" located at site "SLICE_X63Y19"
#startgroup
create_pblock CLKAG_design_1_i/decimal_counter_2/inst/qd
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/decimal_counter_2/inst/qd] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_2/inst/qd"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/decimal_counter_2/inst/qd] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/decimal_counter_3/inst/qa" driven by instance "design_1_i/decimal_counter_3/inst/qa_INST_0" located at site "SLICE_X61Y17"
#startgroup
create_pblock CLKAG_design_1_i/decimal_counter_3/inst/qa
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/decimal_counter_3/inst/qa] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_3/inst/qa"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/decimal_counter_3/inst/qa] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "design_1_i/four_2_input_and_gate_0/y1" driven by instance "design_1_i/four_2_input_and_gate_0/y1_INST_0" located at site "SLICE_X61Y18"
#startgroup
create_pblock CLKAG_design_1_i/four_2_input_and_gate_0/y1
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/four_2_input_and_gate_0/y1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/four_2_input_and_gate_0/y1"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/four_2_input_and_gate_0/y1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
