digraph modules {
	21[label=Buffer21];
	1[label=Source1];
	15[label=Buffer15];
	3[label=Echo3];
	4[label=Container4];
	9[label=Container9];
	8[label=Echo8];
	13[label=RouterCore13];
	27[label=Buffer27];
	12[label=CoolRouter12];
	39[label=Buffer39];
	14[label=Splitter14];
	33[label=Buffer33];
	2[label=Sink2];
	7[label=Sink7];
	13 -> 21[label=Mod13Gate2Port1];
	13 -> 33[label=Mod13Gate2Port3];
	13 -> 15[label=Mod13Gate2Port0];
	13 -> 39[label=Mod13Gate2Port4];
	13 -> 27[label=Mod13Gate2Port2];
	13 -> 21[label=Mod13Gate0Port1];
	13 -> 27[label=Mod13Gate0Port2];
	13 -> 33[label=Mod13Gate0Port3];
	13 -> 39[label=Mod13Gate0Port4];
	13 -> 15[label=Mod13Gate0Port0];
	4 -> 12[label=Mod4Gate0Port1];
	4 -> 3[label=Mod4Gate1Port1];
	4 -> 2[label=Mod4Gate1Port0];
	21 -> 14[label=Mod21Gate0Port0];
	14 -> 13[label=Mod14Gate0Port4];
	14 -> 13[label=Mod14Gate0Port1];
	14 -> 13[label=Mod14Gate0Port0];
	14 -> 13[label=Mod14Gate0Port2];
	14 -> 13[label=Mod14Gate0Port3];
	14 -> 12[label=Mod14Gate2Port2];
	14 -> 12[label=Mod14Gate2Port4];
	14 -> 12[label=Mod14Gate2Port3];
	14 -> 12[label=Mod14Gate2Port1];
	14 -> 12[label=Mod14Gate2Port0];
	8 -> 9[label=Mod8Gate1Port0];
	33 -> 14[label=Mod33Gate0Port0];
	3 -> 4[label=Mod3Gate1Port0];
	15 -> 14[label=Mod15Gate0Port0];
	27 -> 14[label=Mod27Gate0Port0];
	1 -> 12[label=Mod1Gate0Port0];
	9 -> 12[label=Mod9Gate0Port1];
	9 -> 8[label=Mod9Gate1Port1];
	9 -> 7[label=Mod9Gate1Port0];
	39 -> 14[label=Mod39Gate0Port0];
	12 -> 14[label=Mod12Gate1Port3];
	12 -> 14[label=Mod12Gate1Port1];
	12 -> 14[label=Mod12Gate1Port0];
	12 -> 14[label=Mod12Gate1Port2];
	12 -> 14[label=Mod12Gate1Port4];
	12 -> 4[label=Mod12Gate0Port2];
	12 -> 4[label=Mod12Gate0Port1];
	12 -> 9[label=Mod12Gate0Port3];
	12 -> 9[label=Mod12Gate0Port4];
}