<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			ICE40HX8KCB132 (Lattice)

Click here to go to specific block report:
<a href="rpt_cu_top_0_areasrr.htm#cu_top_0"><h5 align="center">cu_top_0</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.reset_conditioner_1"><h5 align="center">reset_conditioner_1</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.pipeline_2"><h5 align="center">pipeline_2</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.edge_detector_3"><h5 align="center">edge_detector_3</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.edge_detector_4"><h5 align="center">edge_detector_4</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.pixel_clock_5"><h5 align="center">pixel_clock_5</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.vga_signals_6"><h5 align="center">vga_signals_6</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.vga_ramdac_7"><h5 align="center">vga_ramdac_7</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.ppu_8"><h5 align="center">ppu_8</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#ppu_8.edge_detector_4_0"><h5 align="center">edge_detector_4_0</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.simple_dual_ram_9_4_16384"><h5 align="center">simple_dual_ram_9_4_16384</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.simple_dual_ram_10_8_1024"><h5 align="center">simple_dual_ram_10_8_1024</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.simple_dual_ram_11_32_16"><h5 align="center">simple_dual_ram_11_32_16</h5></a><br><a href="rpt_cu_top_0_areasrr.htm#cu_top_0.simple_dual_ram_12_4_256"><h5 align="center">simple_dual_ram_12_4_256</h5></a><br><a name=cu_top_0>
------------------------------------------------------------------------
########   Utilization report for  Top level view:   cu_top_0   ########
========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     200                100 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0:	200 (19.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       619                100 %                
CARRYS     110                100 %                
===================================================
Total COMBINATIONAL LOGIC in the block cu_top_0:	729 (70.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     21                 100 %                
=================================================
Total MEMORY ELEMENTS in the block cu_top_0:	21 (2.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     55                 100 %                
=================================================
Total IO PADS in the block cu_top_0:	55 (5.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.edge_detector_3>
---------------------------------------------------------------------
########   Utilization report for  cell:   edge_detector_3   ########
Instance path:   cu_top_0.edge_detector_3                            
=====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     1                  0.1620 %             
=================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.edge_detector_3:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.edge_detector_4>
---------------------------------------------------------------------
########   Utilization report for  cell:   edge_detector_4   ########
Instance path:   cu_top_0.edge_detector_4                            
=====================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  0.50 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.edge_detector_4:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.pipeline_2>
----------------------------------------------------------------
########   Utilization report for  cell:   pipeline_2   ########
Instance path:   cu_top_0.pipeline_2                            
================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     5                  2.5 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.pipeline_2:	5 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.pixel_clock_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   pixel_clock_5   ########
Instance path:   cu_top_0.pixel_clock_5                            
===================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     2                  1 %                  
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.pixel_clock_5:	2 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     2                  0.3230 %             
=================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.pixel_clock_5:	2 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.ppu_8>
-----------------------------------------------------------
########   Utilization report for  cell:   ppu_8   ########
Instance path:   cu_top_0.ppu_8                            
===========================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     38                 19 %                 
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.ppu_8:	38 (3.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       128                20.7 %               
CARRYS     43                 39.1 %               
===================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.ppu_8:	171 (16.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=ppu_8.edge_detector_4_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   edge_detector_4_0   ########
Instance path:   ppu_8.edge_detector_4_0                               
=======================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     1                  0.50 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block ppu_8.edge_detector_4_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.reset_conditioner_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   reset_conditioner_1   ########
Instance path:   cu_top_0.reset_conditioner_1                            
=========================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     10                 5 %                  
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.reset_conditioner_1:	10 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     10                 1.62 %               
=================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.reset_conditioner_1:	10 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     2                  3.64 %               
=================================================
Total IO PADS in the block cu_top_0.reset_conditioner_1:	2 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.simple_dual_ram_10_8_1024>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   simple_dual_ram_10_8_1024   ########
Instance path:   cu_top_0.simple_dual_ram_10_8_1024                            
===============================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  9.52 %               
=================================================
Total MEMORY ELEMENTS in the block cu_top_0.simple_dual_ram_10_8_1024:	2 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.simple_dual_ram_11_32_16>
------------------------------------------------------------------------------
########   Utilization report for  cell:   simple_dual_ram_11_32_16   ########
Instance path:   cu_top_0.simple_dual_ram_11_32_16                            
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     4                  0.6460 %             
=================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.simple_dual_ram_11_32_16:	4 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     2                  9.52 %               
=================================================
Total MEMORY ELEMENTS in the block cu_top_0.simple_dual_ram_11_32_16:	2 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.simple_dual_ram_12_4_256>
------------------------------------------------------------------------------
########   Utilization report for  cell:   simple_dual_ram_12_4_256   ########
Instance path:   cu_top_0.simple_dual_ram_12_4_256                            
==============================================================================

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     1                  4.76 %               
=================================================
Total MEMORY ELEMENTS in the block cu_top_0.simple_dual_ram_12_4_256:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.simple_dual_ram_9_4_16384>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   simple_dual_ram_9_4_16384   ########
Instance path:   cu_top_0.simple_dual_ram_9_4_16384                            
===============================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     3                  1.5 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.simple_dual_ram_9_4_16384:	3 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     32                 5.17 %               
=================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.simple_dual_ram_9_4_16384:	32 (3.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
RAMS     16                 76.2 %               
=================================================
Total MEMORY ELEMENTS in the block cu_top_0.simple_dual_ram_9_4_16384:	16 (1.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.vga_ramdac_7>
------------------------------------------------------------------
########   Utilization report for  cell:   vga_ramdac_7   ########
Instance path:   cu_top_0.vga_ramdac_7                            
==================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     7                  3.5 %                
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.vga_ramdac_7:	7 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     19                 3.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.vga_ramdac_7:	19 (1.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=cu_top_0.vga_signals_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   vga_signals_6   ########
Instance path:   cu_top_0.vga_signals_6                            
===================================================================

SEQUENTIAL ELEMENTS
Name      Total elements     Utilization     Notes
--------------------------------------------------
FLOPS     35                 17.5 %               
==================================================
Total SEQUENTIAL ELEMENTS in the block cu_top_0.vga_signals_6:	35 (3.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name       Total elements     Utilization     Notes
---------------------------------------------------
LUTS       345                55.7 %               
CARRYS     17                 15.5 %               
===================================================
Total COMBINATIONAL LOGIC in the block cu_top_0.vga_signals_6:	362 (35.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
PADS     1                  1.82 %               
=================================================
Total IO PADS in the block cu_top_0.vga_signals_6:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 21

this_vram.mem_mem_0_0
----------------------------
----------------------------

this_oam_ram.mem_mem_0_1
----------------------------
----------------------------

this_oam_ram.mem_mem_0_0
----------------------------
----------------------------

this_map_ram.mem_mem_0_1
----------------------------
----------------------------

this_map_ram.mem_mem_0_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_7_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_7_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_6_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_6_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_5_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_5_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_4_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_4_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_3_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_3_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_2_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_2_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_1_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_1_0
----------------------------
----------------------------

this_sprites_ram.mem_mem_0_1
----------------------------
----------------------------

this_sprites_ram.mem_mem_0_0
----------------------------
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
