$comment
	File created using the following command:
		vcd file aula8.msim.vcd -direction
$end
$date
	Tue Apr 19 17:39:40 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " clovis $end
$var wire 1 # endRAM [5] $end
$var wire 1 $ endRAM [4] $end
$var wire 1 % endRAM [3] $end
$var wire 1 & endRAM [2] $end
$var wire 1 ' endRAM [1] $end
$var wire 1 ( endRAM [0] $end
$var wire 1 ) endROM [8] $end
$var wire 1 * endROM [7] $end
$var wire 1 + endROM [6] $end
$var wire 1 , endROM [5] $end
$var wire 1 - endROM [4] $end
$var wire 1 . endROM [3] $end
$var wire 1 / endROM [2] $end
$var wire 1 0 endROM [1] $end
$var wire 1 1 endROM [0] $end
$var wire 1 2 FPGA_RESST $end
$var wire 1 3 HEX0 [6] $end
$var wire 1 4 HEX0 [5] $end
$var wire 1 5 HEX0 [4] $end
$var wire 1 6 HEX0 [3] $end
$var wire 1 7 HEX0 [2] $end
$var wire 1 8 HEX0 [1] $end
$var wire 1 9 HEX0 [0] $end
$var wire 1 : HEX1 [6] $end
$var wire 1 ; HEX1 [5] $end
$var wire 1 < HEX1 [4] $end
$var wire 1 = HEX1 [3] $end
$var wire 1 > HEX1 [2] $end
$var wire 1 ? HEX1 [1] $end
$var wire 1 @ HEX1 [0] $end
$var wire 1 A HEX2 [6] $end
$var wire 1 B HEX2 [5] $end
$var wire 1 C HEX2 [4] $end
$var wire 1 D HEX2 [3] $end
$var wire 1 E HEX2 [2] $end
$var wire 1 F HEX2 [1] $end
$var wire 1 G HEX2 [0] $end
$var wire 1 H HEX3 [6] $end
$var wire 1 I HEX3 [5] $end
$var wire 1 J HEX3 [4] $end
$var wire 1 K HEX3 [3] $end
$var wire 1 L HEX3 [2] $end
$var wire 1 M HEX3 [1] $end
$var wire 1 N HEX3 [0] $end
$var wire 1 O HEX4 [6] $end
$var wire 1 P HEX4 [5] $end
$var wire 1 Q HEX4 [4] $end
$var wire 1 R HEX4 [3] $end
$var wire 1 S HEX4 [2] $end
$var wire 1 T HEX4 [1] $end
$var wire 1 U HEX4 [0] $end
$var wire 1 V HEX5 [6] $end
$var wire 1 W HEX5 [5] $end
$var wire 1 X HEX5 [4] $end
$var wire 1 Y HEX5 [3] $end
$var wire 1 Z HEX5 [2] $end
$var wire 1 [ HEX5 [1] $end
$var wire 1 \ HEX5 [0] $end
$var wire 1 ] KEY0 $end
$var wire 1 ^ KEY1 $end
$var wire 1 _ KEY2 $end
$var wire 1 ` KEY3 $end
$var wire 1 a LEDR [9] $end
$var wire 1 b LEDR [8] $end
$var wire 1 c LEDR [7] $end
$var wire 1 d LEDR [6] $end
$var wire 1 e LEDR [5] $end
$var wire 1 f LEDR [4] $end
$var wire 1 g LEDR [3] $end
$var wire 1 h LEDR [2] $end
$var wire 1 i LEDR [1] $end
$var wire 1 j LEDR [0] $end
$var wire 1 k SW [9] $end
$var wire 1 l SW [8] $end
$var wire 1 m SW [7] $end
$var wire 1 n SW [6] $end
$var wire 1 o SW [5] $end
$var wire 1 p SW [4] $end
$var wire 1 q SW [3] $end
$var wire 1 r SW [2] $end
$var wire 1 s SW [1] $end
$var wire 1 t SW [0] $end
$var wire 1 u teste_datain [7] $end
$var wire 1 v teste_datain [6] $end
$var wire 1 w teste_datain [5] $end
$var wire 1 x teste_datain [4] $end
$var wire 1 y teste_datain [3] $end
$var wire 1 z teste_datain [2] $end
$var wire 1 { teste_datain [1] $end
$var wire 1 | teste_datain [0] $end
$var wire 1 } teste_hab $end
$var wire 1 ~ valorDado [7] $end
$var wire 1 !! valorDado [6] $end
$var wire 1 "! valorDado [5] $end
$var wire 1 #! valorDado [4] $end
$var wire 1 $! valorDado [3] $end
$var wire 1 %! valorDado [2] $end
$var wire 1 &! valorDado [1] $end
$var wire 1 '! valorDado [0] $end

$scope module i1 $end
$var wire 1 (! gnd $end
$var wire 1 )! vcc $end
$var wire 1 *! unknown $end
$var wire 1 +! devoe $end
$var wire 1 ,! devclrn $end
$var wire 1 -! devpor $end
$var wire 1 .! ww_devoe $end
$var wire 1 /! ww_devclrn $end
$var wire 1 0! ww_devpor $end
$var wire 1 1! ww_endROM [8] $end
$var wire 1 2! ww_endROM [7] $end
$var wire 1 3! ww_endROM [6] $end
$var wire 1 4! ww_endROM [5] $end
$var wire 1 5! ww_endROM [4] $end
$var wire 1 6! ww_endROM [3] $end
$var wire 1 7! ww_endROM [2] $end
$var wire 1 8! ww_endROM [1] $end
$var wire 1 9! ww_endROM [0] $end
$var wire 1 :! ww_endRAM [5] $end
$var wire 1 ;! ww_endRAM [4] $end
$var wire 1 <! ww_endRAM [3] $end
$var wire 1 =! ww_endRAM [2] $end
$var wire 1 >! ww_endRAM [1] $end
$var wire 1 ?! ww_endRAM [0] $end
$var wire 1 @! ww_valorDado [7] $end
$var wire 1 A! ww_valorDado [6] $end
$var wire 1 B! ww_valorDado [5] $end
$var wire 1 C! ww_valorDado [4] $end
$var wire 1 D! ww_valorDado [3] $end
$var wire 1 E! ww_valorDado [2] $end
$var wire 1 F! ww_valorDado [1] $end
$var wire 1 G! ww_valorDado [0] $end
$var wire 1 H! ww_LEDR [9] $end
$var wire 1 I! ww_LEDR [8] $end
$var wire 1 J! ww_LEDR [7] $end
$var wire 1 K! ww_LEDR [6] $end
$var wire 1 L! ww_LEDR [5] $end
$var wire 1 M! ww_LEDR [4] $end
$var wire 1 N! ww_LEDR [3] $end
$var wire 1 O! ww_LEDR [2] $end
$var wire 1 P! ww_LEDR [1] $end
$var wire 1 Q! ww_LEDR [0] $end
$var wire 1 R! ww_SW [9] $end
$var wire 1 S! ww_SW [8] $end
$var wire 1 T! ww_SW [7] $end
$var wire 1 U! ww_SW [6] $end
$var wire 1 V! ww_SW [5] $end
$var wire 1 W! ww_SW [4] $end
$var wire 1 X! ww_SW [3] $end
$var wire 1 Y! ww_SW [2] $end
$var wire 1 Z! ww_SW [1] $end
$var wire 1 [! ww_SW [0] $end
$var wire 1 \! ww_teste_datain [7] $end
$var wire 1 ]! ww_teste_datain [6] $end
$var wire 1 ^! ww_teste_datain [5] $end
$var wire 1 _! ww_teste_datain [4] $end
$var wire 1 `! ww_teste_datain [3] $end
$var wire 1 a! ww_teste_datain [2] $end
$var wire 1 b! ww_teste_datain [1] $end
$var wire 1 c! ww_teste_datain [0] $end
$var wire 1 d! ww_teste_hab $end
$var wire 1 e! ww_KEY0 $end
$var wire 1 f! ww_KEY1 $end
$var wire 1 g! ww_KEY2 $end
$var wire 1 h! ww_KEY3 $end
$var wire 1 i! ww_FPGA_RESST $end
$var wire 1 j! ww_HEX0 [6] $end
$var wire 1 k! ww_HEX0 [5] $end
$var wire 1 l! ww_HEX0 [4] $end
$var wire 1 m! ww_HEX0 [3] $end
$var wire 1 n! ww_HEX0 [2] $end
$var wire 1 o! ww_HEX0 [1] $end
$var wire 1 p! ww_HEX0 [0] $end
$var wire 1 q! ww_HEX1 [6] $end
$var wire 1 r! ww_HEX1 [5] $end
$var wire 1 s! ww_HEX1 [4] $end
$var wire 1 t! ww_HEX1 [3] $end
$var wire 1 u! ww_HEX1 [2] $end
$var wire 1 v! ww_HEX1 [1] $end
$var wire 1 w! ww_HEX1 [0] $end
$var wire 1 x! ww_HEX2 [6] $end
$var wire 1 y! ww_HEX2 [5] $end
$var wire 1 z! ww_HEX2 [4] $end
$var wire 1 {! ww_HEX2 [3] $end
$var wire 1 |! ww_HEX2 [2] $end
$var wire 1 }! ww_HEX2 [1] $end
$var wire 1 ~! ww_HEX2 [0] $end
$var wire 1 !" ww_HEX3 [6] $end
$var wire 1 "" ww_HEX3 [5] $end
$var wire 1 #" ww_HEX3 [4] $end
$var wire 1 $" ww_HEX3 [3] $end
$var wire 1 %" ww_HEX3 [2] $end
$var wire 1 &" ww_HEX3 [1] $end
$var wire 1 '" ww_HEX3 [0] $end
$var wire 1 (" ww_HEX4 [6] $end
$var wire 1 )" ww_HEX4 [5] $end
$var wire 1 *" ww_HEX4 [4] $end
$var wire 1 +" ww_HEX4 [3] $end
$var wire 1 ," ww_HEX4 [2] $end
$var wire 1 -" ww_HEX4 [1] $end
$var wire 1 ." ww_HEX4 [0] $end
$var wire 1 /" ww_HEX5 [6] $end
$var wire 1 0" ww_HEX5 [5] $end
$var wire 1 1" ww_HEX5 [4] $end
$var wire 1 2" ww_HEX5 [3] $end
$var wire 1 3" ww_HEX5 [2] $end
$var wire 1 4" ww_HEX5 [1] $end
$var wire 1 5" ww_HEX5 [0] $end
$var wire 1 6" ww_CLOCK_50 $end
$var wire 1 7" ww_clovis $end
$var wire 1 8" \CLOCK_50~input_o\ $end
$var wire 1 9" \SW[0]~input_o\ $end
$var wire 1 :" \SW[8]~input_o\ $end
$var wire 1 ;" \SW[9]~input_o\ $end
$var wire 1 <" \KEY0~input_o\ $end
$var wire 1 =" \KEY1~input_o\ $end
$var wire 1 >" \KEY2~input_o\ $end
$var wire 1 ?" \KEY3~input_o\ $end
$var wire 1 @" \FPGA_RESST~input_o\ $end
$var wire 1 A" \SW[1]~input_o\ $end
$var wire 1 B" \SW[2]~input_o\ $end
$var wire 1 C" \SW[3]~input_o\ $end
$var wire 1 D" \SW[4]~input_o\ $end
$var wire 1 E" \SW[5]~input_o\ $end
$var wire 1 F" \SW[6]~input_o\ $end
$var wire 1 G" \SW[7]~input_o\ $end
$var wire 1 H" \valorDado[0]~output_o\ $end
$var wire 1 I" \valorDado[1]~output_o\ $end
$var wire 1 J" \valorDado[2]~output_o\ $end
$var wire 1 K" \valorDado[3]~output_o\ $end
$var wire 1 L" \valorDado[4]~output_o\ $end
$var wire 1 M" \valorDado[5]~output_o\ $end
$var wire 1 N" \valorDado[6]~output_o\ $end
$var wire 1 O" \valorDado[7]~output_o\ $end
$var wire 1 P" \endROM[0]~output_o\ $end
$var wire 1 Q" \endROM[1]~output_o\ $end
$var wire 1 R" \endROM[2]~output_o\ $end
$var wire 1 S" \endROM[3]~output_o\ $end
$var wire 1 T" \endROM[4]~output_o\ $end
$var wire 1 U" \endROM[5]~output_o\ $end
$var wire 1 V" \endROM[6]~output_o\ $end
$var wire 1 W" \endROM[7]~output_o\ $end
$var wire 1 X" \endROM[8]~output_o\ $end
$var wire 1 Y" \endRAM[0]~output_o\ $end
$var wire 1 Z" \endRAM[1]~output_o\ $end
$var wire 1 [" \endRAM[2]~output_o\ $end
$var wire 1 \" \endRAM[3]~output_o\ $end
$var wire 1 ]" \endRAM[4]~output_o\ $end
$var wire 1 ^" \endRAM[5]~output_o\ $end
$var wire 1 _" \LEDR[0]~output_o\ $end
$var wire 1 `" \LEDR[1]~output_o\ $end
$var wire 1 a" \LEDR[2]~output_o\ $end
$var wire 1 b" \LEDR[3]~output_o\ $end
$var wire 1 c" \LEDR[4]~output_o\ $end
$var wire 1 d" \LEDR[5]~output_o\ $end
$var wire 1 e" \LEDR[6]~output_o\ $end
$var wire 1 f" \LEDR[7]~output_o\ $end
$var wire 1 g" \LEDR[8]~output_o\ $end
$var wire 1 h" \LEDR[9]~output_o\ $end
$var wire 1 i" \teste_datain[0]~output_o\ $end
$var wire 1 j" \teste_datain[1]~output_o\ $end
$var wire 1 k" \teste_datain[2]~output_o\ $end
$var wire 1 l" \teste_datain[3]~output_o\ $end
$var wire 1 m" \teste_datain[4]~output_o\ $end
$var wire 1 n" \teste_datain[5]~output_o\ $end
$var wire 1 o" \teste_datain[6]~output_o\ $end
$var wire 1 p" \teste_datain[7]~output_o\ $end
$var wire 1 q" \teste_hab~output_o\ $end
$var wire 1 r" \HEX0[0]~output_o\ $end
$var wire 1 s" \HEX0[1]~output_o\ $end
$var wire 1 t" \HEX0[2]~output_o\ $end
$var wire 1 u" \HEX0[3]~output_o\ $end
$var wire 1 v" \HEX0[4]~output_o\ $end
$var wire 1 w" \HEX0[5]~output_o\ $end
$var wire 1 x" \HEX0[6]~output_o\ $end
$var wire 1 y" \HEX1[0]~output_o\ $end
$var wire 1 z" \HEX1[1]~output_o\ $end
$var wire 1 {" \HEX1[2]~output_o\ $end
$var wire 1 |" \HEX1[3]~output_o\ $end
$var wire 1 }" \HEX1[4]~output_o\ $end
$var wire 1 ~" \HEX1[5]~output_o\ $end
$var wire 1 !# \HEX1[6]~output_o\ $end
$var wire 1 "# \HEX2[0]~output_o\ $end
$var wire 1 ## \HEX2[1]~output_o\ $end
$var wire 1 $# \HEX2[2]~output_o\ $end
$var wire 1 %# \HEX2[3]~output_o\ $end
$var wire 1 &# \HEX2[4]~output_o\ $end
$var wire 1 '# \HEX2[5]~output_o\ $end
$var wire 1 (# \HEX2[6]~output_o\ $end
$var wire 1 )# \HEX3[0]~output_o\ $end
$var wire 1 *# \HEX3[1]~output_o\ $end
$var wire 1 +# \HEX3[2]~output_o\ $end
$var wire 1 ,# \HEX3[3]~output_o\ $end
$var wire 1 -# \HEX3[4]~output_o\ $end
$var wire 1 .# \HEX3[5]~output_o\ $end
$var wire 1 /# \HEX3[6]~output_o\ $end
$var wire 1 0# \HEX4[0]~output_o\ $end
$var wire 1 1# \HEX4[1]~output_o\ $end
$var wire 1 2# \HEX4[2]~output_o\ $end
$var wire 1 3# \HEX4[3]~output_o\ $end
$var wire 1 4# \HEX4[4]~output_o\ $end
$var wire 1 5# \HEX4[5]~output_o\ $end
$var wire 1 6# \HEX4[6]~output_o\ $end
$var wire 1 7# \HEX5[0]~output_o\ $end
$var wire 1 8# \HEX5[1]~output_o\ $end
$var wire 1 9# \HEX5[2]~output_o\ $end
$var wire 1 :# \HEX5[3]~output_o\ $end
$var wire 1 ;# \HEX5[4]~output_o\ $end
$var wire 1 <# \HEX5[5]~output_o\ $end
$var wire 1 =# \HEX5[6]~output_o\ $end
$var wire 1 ># \clovis~input_o\ $end
$var wire 1 ?# \CPU|PC_INC|Add0~1_sumout\ $end
$var wire 1 @# \CPU|PC_INC|Add0~2\ $end
$var wire 1 A# \CPU|PC_INC|Add0~5_sumout\ $end
$var wire 1 B# \CPU|PC_INC|Add0~6\ $end
$var wire 1 C# \CPU|PC_INC|Add0~9_sumout\ $end
$var wire 1 D# \ROM|memROM~8_combout\ $end
$var wire 1 E# \ROM|memROM~9_combout\ $end
$var wire 1 F# \ROM|memROM~10_combout\ $end
$var wire 1 G# \CPU|DECODER|Equal1~0_combout\ $end
$var wire 1 H# \CPU|PC_INC|Add0~10\ $end
$var wire 1 I# \CPU|PC_INC|Add0~13_sumout\ $end
$var wire 1 J# \ROM|memROM~6_combout\ $end
$var wire 1 K# \CPU|PC_INC|Add0~14\ $end
$var wire 1 L# \CPU|PC_INC|Add0~17_sumout\ $end
$var wire 1 M# \CPU|PC_INC|Add0~18\ $end
$var wire 1 N# \CPU|PC_INC|Add0~21_sumout\ $end
$var wire 1 O# \ROM|memROM~7_combout\ $end
$var wire 1 P# \CPU|PC_INC|Add0~22\ $end
$var wire 1 Q# \CPU|PC_INC|Add0~25_sumout\ $end
$var wire 1 R# \CPU|PC_INC|Add0~26\ $end
$var wire 1 S# \CPU|PC_INC|Add0~29_sumout\ $end
$var wire 1 T# \CPU|PC_INC|Add0~30\ $end
$var wire 1 U# \CPU|PC_INC|Add0~33_sumout\ $end
$var wire 1 V# \ROM|memROM~11_combout\ $end
$var wire 1 W# \ROM|memROM~12_combout\ $end
$var wire 1 X# \ROM|memROM~1_combout\ $end
$var wire 1 Y# \ROM|memROM~3_combout\ $end
$var wire 1 Z# \ROM|memROM~4_combout\ $end
$var wire 1 [# \ROM|memROM~0_combout\ $end
$var wire 1 \# \ROM|memROM~2_combout\ $end
$var wire 1 ]# \ROM|memROM~2_wirecell_combout\ $end
$var wire 1 ^# \ROM|memROM~5_combout\ $end
$var wire 1 _# \CPU|DECODER|saida~0_combout\ $end
$var wire 1 `# \CPU|DECODER|saida~1_combout\ $end
$var wire 1 a# \CPU|DECODER|Equal1~1_combout\ $end
$var wire 1 b# \RAM|dado_out~17_combout\ $end
$var wire 1 c# \RAM|ram~560_combout\ $end
$var wire 1 d# \RAM|ram~564_combout\ $end
$var wire 1 e# \RAM|ram~15_q\ $end
$var wire 1 f# \RAM|ram~558_combout\ $end
$var wire 1 g# \RAM|ram~556_combout\ $end
$var wire 1 h# \RAM|dado_out[0]~16_combout\ $end
$var wire 1 i# \RAM|dado_out[0]~8_combout\ $end
$var wire 1 j# \CPU|ULA|Add0~34_cout\ $end
$var wire 1 k# \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 l# \CPU|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 m# \CPU|DECODER|saida~2_combout\ $end
$var wire 1 n# \CPU|DECODER|saida~3_combout\ $end
$var wire 1 o# \RAM|ram~565_combout\ $end
$var wire 1 p# \RAM|ram~23_q\ $end
$var wire 1 q# \RAM|ram~557_combout\ $end
$var wire 1 r# \RAM|ram~527_combout\ $end
$var wire 1 s# \RAM|ram~528_combout\ $end
$var wire 1 t# \RAM|dado_out[1]~9_combout\ $end
$var wire 1 u# \CPU|ULA|Add0~2\ $end
$var wire 1 v# \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 w# \CPU|MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 x# \RAM|ram~24_q\ $end
$var wire 1 y# \RAM|ram~566_combout\ $end
$var wire 1 z# \RAM|ram~16_q\ $end
$var wire 1 {# \RAM|ram~559_combout\ $end
$var wire 1 |# \RAM|ram~529_combout\ $end
$var wire 1 }# \RAM|ram~530_combout\ $end
$var wire 1 ~# \RAM|ram~531_combout\ $end
$var wire 1 !$ \RAM|dado_out[2]~10_combout\ $end
$var wire 1 "$ \CPU|ULA|Add0~6\ $end
$var wire 1 #$ \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 $$ \CPU|MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 %$ \RAM|ram~25_q\ $end
$var wire 1 &$ \RAM|ram~532_combout\ $end
$var wire 1 '$ \RAM|ram~17_q\ $end
$var wire 1 ($ \RAM|ram~533_combout\ $end
$var wire 1 )$ \RAM|ram~534_combout\ $end
$var wire 1 *$ \RAM|ram~535_combout\ $end
$var wire 1 +$ \RAM|dado_out[3]~11_combout\ $end
$var wire 1 ,$ \CPU|ULA|Add0~10\ $end
$var wire 1 -$ \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 .$ \CPU|MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 /$ \RAM|ram~26_q\ $end
$var wire 1 0$ \RAM|ram~536_combout\ $end
$var wire 1 1$ \RAM|ram~18_q\ $end
$var wire 1 2$ \RAM|ram~537_combout\ $end
$var wire 1 3$ \RAM|ram~538_combout\ $end
$var wire 1 4$ \RAM|ram~539_combout\ $end
$var wire 1 5$ \RAM|dado_out[4]~12_combout\ $end
$var wire 1 6$ \CPU|ULA|Add0~14\ $end
$var wire 1 7$ \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 8$ \CPU|MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 9$ \RAM|ram~27_q\ $end
$var wire 1 :$ \RAM|ram~540_combout\ $end
$var wire 1 ;$ \RAM|ram~19_q\ $end
$var wire 1 <$ \RAM|ram~541_combout\ $end
$var wire 1 =$ \RAM|ram~542_combout\ $end
$var wire 1 >$ \RAM|ram~543_combout\ $end
$var wire 1 ?$ \RAM|dado_out[5]~13_combout\ $end
$var wire 1 @$ \CPU|ULA|Add0~18\ $end
$var wire 1 A$ \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 B$ \CPU|MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 C$ \RAM|ram~28_q\ $end
$var wire 1 D$ \RAM|ram~544_combout\ $end
$var wire 1 E$ \RAM|ram~20_q\ $end
$var wire 1 F$ \RAM|ram~545_combout\ $end
$var wire 1 G$ \RAM|ram~546_combout\ $end
$var wire 1 H$ \RAM|ram~547_combout\ $end
$var wire 1 I$ \RAM|dado_out[6]~14_combout\ $end
$var wire 1 J$ \CPU|ULA|Add0~22\ $end
$var wire 1 K$ \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 L$ \CPU|MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 M$ \RAM|ram~29_q\ $end
$var wire 1 N$ \RAM|ram~548_combout\ $end
$var wire 1 O$ \RAM|ram~21_q\ $end
$var wire 1 P$ \RAM|ram~549_combout\ $end
$var wire 1 Q$ \RAM|ram~550_combout\ $end
$var wire 1 R$ \RAM|ram~551_combout\ $end
$var wire 1 S$ \RAM|dado_out[7]~15_combout\ $end
$var wire 1 T$ \CPU|ULA|Add0~26\ $end
$var wire 1 U$ \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 V$ \CPU|MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 W$ \RAM|ram~30_q\ $end
$var wire 1 X$ \RAM|ram~552_combout\ $end
$var wire 1 Y$ \RAM|ram~22_q\ $end
$var wire 1 Z$ \RAM|ram~553_combout\ $end
$var wire 1 [$ \RAM|ram~554_combout\ $end
$var wire 1 \$ \RAM|ram~555_combout\ $end
$var wire 1 ]$ \decoderAddr|Equal7~1_combout\ $end
$var wire 1 ^$ \decoderAddr|Equal7~3_combout\ $end
$var wire 1 _$ \decoderAddr|Equal7~2_combout\ $end
$var wire 1 `$ \FFLED8|DOUT~0_combout\ $end
$var wire 1 a$ \FFLED8|DOUT~1_combout\ $end
$var wire 1 b$ \FFLED8|DOUT~q\ $end
$var wire 1 c$ \decoderAddr|Equal7~0_combout\ $end
$var wire 1 d$ \FFLED9|DOUT~0_combout\ $end
$var wire 1 e$ \FFLED9|DOUT~q\ $end
$var wire 1 f$ \RegLEDconj|DOUT\ [7] $end
$var wire 1 g$ \RegLEDconj|DOUT\ [6] $end
$var wire 1 h$ \RegLEDconj|DOUT\ [5] $end
$var wire 1 i$ \RegLEDconj|DOUT\ [4] $end
$var wire 1 j$ \RegLEDconj|DOUT\ [3] $end
$var wire 1 k$ \RegLEDconj|DOUT\ [2] $end
$var wire 1 l$ \RegLEDconj|DOUT\ [1] $end
$var wire 1 m$ \RegLEDconj|DOUT\ [0] $end
$var wire 1 n$ \CPU|PC|DOUT\ [8] $end
$var wire 1 o$ \CPU|PC|DOUT\ [7] $end
$var wire 1 p$ \CPU|PC|DOUT\ [6] $end
$var wire 1 q$ \CPU|PC|DOUT\ [5] $end
$var wire 1 r$ \CPU|PC|DOUT\ [4] $end
$var wire 1 s$ \CPU|PC|DOUT\ [3] $end
$var wire 1 t$ \CPU|PC|DOUT\ [2] $end
$var wire 1 u$ \CPU|PC|DOUT\ [1] $end
$var wire 1 v$ \CPU|PC|DOUT\ [0] $end
$var wire 1 w$ \CPU|REG_A|DOUT\ [7] $end
$var wire 1 x$ \CPU|REG_A|DOUT\ [6] $end
$var wire 1 y$ \CPU|REG_A|DOUT\ [5] $end
$var wire 1 z$ \CPU|REG_A|DOUT\ [4] $end
$var wire 1 {$ \CPU|REG_A|DOUT\ [3] $end
$var wire 1 |$ \CPU|REG_A|DOUT\ [2] $end
$var wire 1 }$ \CPU|REG_A|DOUT\ [1] $end
$var wire 1 ~$ \CPU|REG_A|DOUT\ [0] $end
$var wire 1 !% \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 "% \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 #% \RAM|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 $% \RAM|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 %% \RAM|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 &% \RAM|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 '% \RAM|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 (% \RAM|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 )% \RAM|ALT_INV_dado_out[1]~9_combout\ $end
$var wire 1 *% \RAM|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 +% \CPU|DECODER|ALT_INV_Equal1~1_combout\ $end
$var wire 1 ,% \CPU|DECODER|ALT_INV_saida~1_combout\ $end
$var wire 1 -% \decoderAddr|ALT_INV_Equal7~0_combout\ $end
$var wire 1 .% \FFLED8|ALT_INV_DOUT~0_combout\ $end
$var wire 1 /% \CPU|DECODER|ALT_INV_saida~0_combout\ $end
$var wire 1 0% \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 1% \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 2% \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 3% \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 4% \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 5% \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 6% \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 7% \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 8% \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 9% \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 :% \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 ;% \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 <% \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 =% \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 >% \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 ?% \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 @% \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 A% \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 B% \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 C% \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 D% \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 E% \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 F% \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 G% \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 H% \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 I% \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 J% \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 K% \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 L% \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 M% \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 N% \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 O% \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 P% \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 Q% \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 R% \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 S% \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 T% \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 U% \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 V% \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 W% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 X% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 Y% \FFLED9|ALT_INV_DOUT~q\ $end
$var wire 1 Z% \FFLED8|ALT_INV_DOUT~q\ $end
$var wire 1 [% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 \% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 ]% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 ^% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 _% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 `% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 a% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 b% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 c% \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 d% \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 e% \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 f% \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 g% \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 h% \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 i% \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 j% \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 k% \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 l% \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 m% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 n% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 o% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 p% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 q% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 r% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 s% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 t% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 u% \RAM|ALT_INV_dado_out~17_combout\ $end
$var wire 1 v% \RAM|ALT_INV_ram~566_combout\ $end
$var wire 1 w% \decoderAddr|ALT_INV_Equal7~3_combout\ $end
$var wire 1 x% \decoderAddr|ALT_INV_Equal7~2_combout\ $end
$var wire 1 y% \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 z% \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 {% \RAM|ALT_INV_dado_out[0]~16_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
02
0]
0^
0_
0`
0}
0(!
1)!
x*!
1+!
1,!
1-!
1.!
1/!
10!
0d!
0e!
0f!
0g!
0h!
0i!
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
zH"
zI"
zJ"
zK"
zL"
zM"
zN"
zO"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
1=#
1>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
1X#
0Y#
0Z#
1[#
0\#
1]#
0^#
1_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
0o#
0p#
0q#
0r#
0s#
1t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
1#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
0,$
1-$
0.$
0/$
00$
01$
02$
03$
04$
15$
06$
17$
08$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
1A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
1I$
0J$
1K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
0T$
1U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
1!%
1"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
1+%
0,%
1-%
0.%
0/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
0a%
0b%
1c%
1u%
1v%
1w%
1x%
1y%
1z%
0{%
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
z@!
zA!
zB!
zC!
zD!
zE!
zF!
zG!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
0#
0$
0%
0&
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
13
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0u
0v
0w
0x
0y
0z
0{
0|
z~
z!!
z"!
z#!
z$!
z%!
z&!
z'!
$end
#30000
0"
07"
0>#
#60000
1"
17"
1>#
1v$
1~$
0k%
0t%
0?#
1@#
1E#
0[#
1d#
1^$
0k#
1u#
0w%
1b%
0W%
1i"
1P"
0v#
1"$
1A#
0`#
0m#
0n#
1\#
0`$
1c!
19!
0#$
1,$
1.%
0`%
1,%
1|
11
1v#
0"$
1w#
1#$
0,$
1$$
1.$
07$
18$
0A$
1B$
0K$
1L$
0U$
1V$
0]#
0h#
1{%
0-$
0#$
0Y"
0?!
0(
#90000
0"
07"
0>#
#120000
1"
17"
1>#
1u$
0v$
1e#
0S%
1t%
0s%
0A#
1B#
1?#
0@#
1D#
0E#
1F#
1b#
0d#
0^$
1g#
1q#
0!%
0"%
1w%
0u%
0V%
1W%
0X%
0P"
1Q"
1A#
0B#
1C#
1`#
0_#
1a#
1n#
0i#
0l#
0t#
0w#
0!$
0$$
0+$
0.$
05$
08$
0?$
0B$
0I$
0L$
0S$
0V$
1h#
1r#
09!
18!
0C#
0R%
0{%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
0+%
1/%
0,%
01
10
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0`#
0j#
1i#
1s#
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0*%
1,%
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
1k#
0u#
1l#
0k#
1u#
0v#
1H"
1v#
1G!
1'!
#150000
0"
07"
0>#
#180000
1"
17"
1>#
1v$
0~$
1}$
0j%
1k%
0t%
0?#
1@#
0D#
1E#
0F#
1[#
0b#
1o#
1^$
1k#
0u#
0v#
1"$
0w%
1u%
0b%
1V%
0W%
1X%
1j"
0i"
1P"
1#$
1v#
0"$
0A#
1B#
1_#
0a#
0n#
0\#
1`$
1t#
1w#
1!$
1$$
1+$
1.$
15$
18$
1?$
1B$
1I$
1L$
1S$
1V$
1b!
0c!
19!
1C#
0#$
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0.%
1`%
1+%
0/%
0|
1{
11
zH"
zI"
zJ"
zK"
zL"
zM"
zN"
zO"
1j#
1]#
0k#
0q#
zG!
zF!
zE!
zD!
zC!
zB!
zA!
z@!
1!%
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
1k#
1Y"
0r#
1R%
1?!
1(
0s#
#210000
0"
07"
0>#
#240000
1"
17"
1>#
1t$
0u$
0v$
1x#
0Q%
1t%
1s%
0r%
0C#
1H#
1A#
0B#
1?#
0@#
1D#
0[#
1b#
0o#
1y#
0v%
0u%
1b%
0X%
0P"
0Q"
1R"
0A#
1C#
0H#
1I#
0_#
1m#
1n#
1\#
0`$
0i#
0l#
0t#
0w#
0!$
0$$
0+$
0.$
05$
08$
0?$
0B$
0I$
0L$
0S$
0V$
1}#
09!
08!
17!
0I#
0N%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1.%
0`%
1/%
01
00
1/
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0]#
1i#
1q#
0}#
0k#
1u#
0v#
1"$
1#$
1-$
17$
1A$
1K$
1U$
1t#
1w#
1~#
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0)%
1N%
0!%
0*%
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0#$
1,$
1v#
0Y"
1k#
0u#
1r#
0t#
0w#
0~#
0v#
0-$
16$
1)%
0R%
0?!
1I"
1v#
0"$
0(
1l#
1s#
0v#
1"$
07$
1@$
1F!
1#$
0,$
1&!
0I"
0A$
1J$
0#$
1,$
1-$
06$
0F!
0-$
16$
0K$
1T$
0&!
1H"
17$
0@$
0U$
07$
1@$
1G!
1A$
0J$
1'!
0A$
1J$
1K$
0T$
0K$
1T$
1U$
0U$
#270000
0"
07"
0>#
#300000
1"
17"
1>#
1v$
1~$
0}$
1j%
0k%
0t%
0?#
1@#
0D#
1V#
1[#
0b#
1_$
0k#
1u#
1v#
0"$
0x%
1u%
0b%
0U%
1X%
0j"
1i"
1P"
1#$
0,$
0v#
1"$
1A#
1_#
0m#
0n#
1W#
0\#
1`$
1t#
1w#
1!$
1$$
1+$
1.$
15$
18$
1?$
1B$
1I$
1L$
1S$
1V$
0b!
1c!
19!
0#$
1,$
1-$
06$
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0.%
1`%
0/%
1|
0{
11
zH"
zI"
zJ"
zK"
zL"
zM"
zN"
zO"
1]#
0q#
1}#
1a$
1v#
0"$
1#$
0,$
1A$
0J$
1K$
0T$
1U$
0@$
zG!
zF!
zE!
zD!
zC!
zB!
zA!
z@!
0N%
1!%
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
0A$
0U$
0K$
0-$
0#$
1Y"
0r#
1~#
1R%
1?!
1(
0s#
#330000
0"
07"
0>#
#360000
1"
17"
1>#
1u$
0v$
1b$
0Z%
1t%
0s%
0A#
1B#
1?#
0@#
1Y#
0[#
0y#
1v%
1b%
0_%
1g"
0P"
1Q"
1A#
0B#
0C#
1H#
1Z#
0g#
1\#
0`$
0}#
1I!
09!
18!
1I#
1C#
0H#
1N%
1.%
0`%
1"%
0^%
1b
01
10
0]#
0h#
1c$
0~#
0I#
0-%
1{%
1Z"
0Y"
1d$
1>!
0?!
1'
0(
#390000
0"
07"
0>#
#420000
1"
17"
1>#
1v$
1e$
0Y%
0t%
0?#
1@#
0E#
0V#
0Y#
1[#
1^#
1y#
0^$
0_$
1x%
1w%
0v%
0]%
0b%
1_%
1U%
1W%
1h"
1P"
0A#
1B#
1`#
1m#
1n#
0W#
0Z#
1g#
0\#
1`$
0c$
1H!
19!
0C#
1H#
1-%
0.%
1`%
0"%
1^%
0,%
1a
11
1["
1]"
1-$
0.$
1A$
0B$
1U$
0V$
0v#
1"$
0w#
1]#
1h#
1}#
1I#
1=!
1;!
0N%
0{%
1&
1$
0Z"
1#$
1Y"
0>!
1?!
0'
1(
#450000
0"
07"
0>#
#480000
1"
17"
1>#
0t$
1s$
0u$
0v$
1|$
1z$
1x$
0e%
0g%
0i%
1t%
1s%
0q%
1r%
1C#
0H#
0I#
1K#
1f#
1A#
0B#
1{#
1?#
0@#
1E#
1V#
0[#
0^#
1]$
1^$
1_$
0#$
1,$
17$
1K$
0x%
0w%
1]%
1b%
0U%
0W%
0y%
0z%
1o"
1m"
1k"
0P"
0Q"
1S"
0R"
0-$
16$
0A#
0C#
1L#
1I#
0K#
0`#
0m#
0n#
1W#
1\#
0`$
1~#
1#$
0$$
07$
1@$
08$
0K$
1T$
0L$
1]!
1_!
1a!
09!
08!
16!
07!
0L#
17$
1.%
0`%
1,%
1z
1x
1v
01
00
0/
1.
0["
0]"
0U$
0A$
1J$
1v#
0"$
1w#
0#$
1$$
1-$
06$
1.$
07$
18$
1A$
0J$
1B$
1K$
0T$
1L$
1U$
1V$
0]#
1q#
0}#
1c$
0=!
0;!
0K$
1T$
0-%
1N%
0!%
0&
0$
0U$
1K$
0T$
17$
0@$
1#$
0,$
0Y"
1r#
0~#
1U$
0-$
0A$
0U$
0R%
0?!
0(
1s#
#510000
0"
07"
0>#
#540000
1"
17"
1>#
1v$
1m$
1k$
1i$
1g$
0t%
0?#
1@#
0E#
1J#
1O#
0V#
1Y#
0g#
0y#
0]$
0^$
0_$
1x%
1w%
1v%
1"%
0_%
1U%
0[%
0\%
1W%
1e"
1c"
1a"
1_"
1P"
1A#
1`#
1m#
1n#
0q#
0r#
0W#
1Z#
1g#
0h#
0c$
1K!
1M!
1O!
1Q!
19!
1-%
1{%
0"%
0^%
1R%
1!%
0,%
1j
1h
1f
1d
11
1^"
1\"
1k#
0#$
1,$
0$$
07$
1@$
08$
0K$
1T$
0L$
0l#
0s#
1:!
1<!
1%
1#
1Z"
1U$
1A$
1-$
1>!
1'
#570000
0"
07"
0>#
#600000
1"
17"
1>#
1u$
0v$
0~$
1}$
0|$
1{$
0z$
1y$
0x$
1w$
0d%
1e%
0f%
1g%
0h%
1i%
0j%
1k%
1t%
0s%
0A#
1B#
0{#
1?#
0@#
1E#
0J#
0O#
1V#
0Y#
0g#
1y#
1]$
1^$
1_$
0k#
0v#
1"$
1#$
0,$
0-$
16$
17$
0@$
0A$
1J$
1K$
0T$
0U$
0x%
0w%
0v%
1"%
1_%
0U%
1[%
1\%
0W%
1y%
1p"
0o"
1n"
0m"
1l"
0k"
1j"
0i"
0P"
1Q"
1U$
0K$
1T$
1A$
0J$
07$
1@$
1-$
06$
0#$
1,$
1A#
0B#
1C#
0`#
0m#
0n#
0-$
16$
0.$
0A$
1J$
0B$
0U$
0V$
1W#
0Z#
1g#
1c$
1\!
0]!
1^!
0_!
1`!
0a!
1b!
0c!
09!
18!
0C#
1-$
17$
0@$
1A$
1K$
0T$
1U$
0-%
0"%
1^%
1,%
0|
1{
0z
1y
0x
1w
0v
1u
01
10
0^"
0\"
0K$
1T$
07$
1@$
1k#
0u#
1l#
1#$
0,$
1$$
0-$
1.$
17$
0@$
18$
1B$
1K$
0T$
1L$
1V$
1q#
1h#
0J$
0:!
0<!
0A$
1J$
0U$
0{%
0!%
0%
0#
0Z"
0K$
1U$
1A$
0J$
1-$
06$
1v#
0"$
1r#
1K$
0>!
0#$
07$
0K$
0R%
0'
1s#
#630000
0"
07"
0>#
#660000
1"
17"
1>#
1v$
0m$
1l$
0k$
1j$
0i$
1h$
0g$
1f$
0t%
0?#
1@#
0E#
1F#
1J#
0V#
1Y#
1[#
0g#
0y#
0]$
0^$
0_$
1x%
1w%
1v%
1"%
0b%
0_%
1U%
0\%
0V%
1W%
1f"
0e"
1d"
0c"
1b"
0a"
1`"
0_"
1P"
0A#
1B#
1`#
1G#
0_#
0q#
0r#
0W#
1Z#
1g#
0\#
0h#
0c$
1J!
0K!
1L!
0M!
1N!
0O!
1P!
0Q!
19!
1C#
1-%
1{%
1`%
0"%
0^%
1R%
1!%
1/%
0,%
0j
1i
0h
1g
0f
1e
0d
1c
11
1\"
1#$
0$$
17$
08$
0A$
1J$
0B$
1K$
0L$
0U$
0V$
0`#
0s#
1]#
1h#
1q#
1<!
0!%
0{%
1,%
1%
1Z"
0K$
1T$
1Y"
0#$
1$$
07$
18$
1A$
0J$
1B$
1K$
0T$
1L$
1U$
1V$
1>!
0U$
1?!
1'
1U$
0K$
1(
#690000
0"
07"
0>#
#720000
1"
17"
1>#
#750000
0"
07"
0>#
#780000
1"
17"
1>#
#810000
0"
07"
0>#
#840000
1"
17"
1>#
#870000
0"
07"
0>#
#900000
1"
17"
1>#
#930000
0"
07"
0>#
#960000
1"
17"
1>#
#990000
0"
07"
0>#
#1000000
