$date
	Wed Nov 01 00:12:45 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module testbench $end
$var wire 1 ! slt $end
$var wire 1 " result $end
$var wire 1 # iszero $end
$var wire 1 $ carry $end
$var reg 6 % opcode [5:0] $end
$scope module M $end
$var wire 6 & opcode [5:0] $end
$var reg 1 ' A $end
$var reg 1 ( B $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 $ carry $end
$var reg 1 # iszero $end
$var reg 1 " result $end
$var reg 1 ! slt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
bx &
bx %
x$
x#
x"
x!
$end
#1000
0!
0#
1"
1*
1)
b11 %
b11 &
#2000
1#
0"
0*
0)
b100 %
b100 &
#3000
1$
1*
1)
b1011 %
b1011 &
#4000
1!
0(
1'
0)
b110001 %
b110001 &
#5000
0!
0#
1"
1(
0*
b110100 %
b110100 &
#6000
1)
b11010 %
b11010 &
#7000
