module master_slave_FF(
	input clk,
	input D,
	output Q,
	output Q_not
);
	 //W1 is Q output of first D latch
wire W1, W2;
			//W2 is Q_not of first D latch, goes nowhere

gated_D_latch(D, ~clk, W1, W2);
gated_D_latch(W1, clk, Q, Q_not); `


endmodule 