;; Machine description for RISC-V Zc extention.
;; Copyright (C) 2011-2023 Free Software Foundation, Inc.
;; Contributed by Fei Gao (gaofei@eswincomputing.com).

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.

;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.

;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; <http://www.gnu.org/licenses/>.

(define_insn "gpr_multi_pop_up_to_ra_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_ra_operand" "I")))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra}, %0"
)

(define_insn "gpr_multi_pop_up_to_s0_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s0_operand" "I")))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0}, %0"
)

(define_insn "gpr_multi_pop_up_to_s1_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s1_operand" "I")))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s1}, %0"
)

(define_insn "gpr_multi_pop_up_to_s2_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s2_operand" "I")))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s2}, %0"
)

(define_insn "gpr_multi_pop_up_to_s3_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s3_operand" "I")))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s3}, %0"
)

(define_insn "gpr_multi_pop_up_to_s4_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s4_operand" "I")))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s4}, %0"
)

(define_insn "gpr_multi_pop_up_to_s5_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s5_operand" "I")))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s5}, %0"
)

(define_insn "gpr_multi_pop_up_to_s6_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s6_operand" "I")))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s6}, %0"
)

(define_insn "gpr_multi_pop_up_to_s7_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s7_operand" "I")))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s7}, %0"
)

(define_insn "gpr_multi_pop_up_to_s8_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s8_operand" "I")))
   (set (reg:X S8_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s8}, %0"
)

(define_insn "gpr_multi_pop_up_to_s9_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s9_operand" "I")))
   (set (reg:X S9_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S8_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 11 "slot_10_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s9}, %0"
)

(define_insn "gpr_multi_pop_up_to_s11_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s11_operand" "I")))
   (set (reg:X S11_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S10_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S9_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S8_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 11 "slot_10_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 12 "slot_11_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 13 "slot_12_offset_operand" "I"))))]
  "TARGET_ZCMP"
  "cm.pop	{ra, s0-s11}, %0"
)

(define_insn "gpr_multi_popret_up_to_ra_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_ra_operand" "I")))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra}, %0"
)

(define_insn "gpr_multi_popret_up_to_s0_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s0_operand" "I")))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0}, %0"
)

(define_insn "gpr_multi_popret_up_to_s1_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s1_operand" "I")))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s1}, %0"
)

(define_insn "gpr_multi_popret_up_to_s2_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s2_operand" "I")))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s2}, %0"
)

(define_insn "gpr_multi_popret_up_to_s3_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s3_operand" "I")))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s3}, %0"
)

(define_insn "gpr_multi_popret_up_to_s4_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s4_operand" "I")))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s4}, %0"
)

(define_insn "gpr_multi_popret_up_to_s5_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s5_operand" "I")))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s5}, %0"
)

(define_insn "gpr_multi_popret_up_to_s6_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s6_operand" "I")))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s6}, %0"
)

(define_insn "gpr_multi_popret_up_to_s7_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s7_operand" "I")))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s7}, %0"
)

(define_insn "gpr_multi_popret_up_to_s8_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s8_operand" "I")))
   (set (reg:X S8_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s8}, %0"
)

(define_insn "gpr_multi_popret_up_to_s9_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s9_operand" "I")))
   (set (reg:X S9_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S8_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 11 "slot_10_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s9}, %0"
)

(define_insn "gpr_multi_popret_up_to_s11_<mode>"
  [(set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_pop_up_to_s11_operand" "I")))
   (set (reg:X S11_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I"))))
   (set (reg:X S10_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I"))))
   (set (reg:X S9_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I"))))
   (set (reg:X S8_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I"))))
   (set (reg:X S7_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I"))))
   (set (reg:X S6_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I"))))
   (set (reg:X S5_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I"))))
   (set (reg:X S4_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I"))))
   (set (reg:X S3_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I"))))
   (set (reg:X S2_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I"))))
   (set (reg:X S1_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 11 "slot_10_offset_operand" "I"))))
   (set (reg:X S0_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 12 "slot_11_offset_operand" "I"))))
   (set (reg:X RETURN_ADDR_REGNUM)
        (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 13 "slot_12_offset_operand" "I"))))
   (return)
   (use (reg:SI RETURN_ADDR_REGNUM))]
  "TARGET_ZCMP"
  "cm.popret	{ra, s0-s11}, %0"
)

(define_insn "gpr_multi_push_up_to_ra_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_ra_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra}, %0"
)

(define_insn "gpr_multi_push_up_to_s0_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s0_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0}, %0"
)

(define_insn "gpr_multi_push_up_to_s1_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s1_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s1}, %0"
)

(define_insn "gpr_multi_push_up_to_s2_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s2_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s2}, %0"
)

(define_insn "gpr_multi_push_up_to_s3_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s3_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s3}, %0"
)

(define_insn "gpr_multi_push_up_to_s4_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s4_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s4}, %0"
)

(define_insn "gpr_multi_push_up_to_s5_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S5_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s5_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s5}, %0"
)

(define_insn "gpr_multi_push_up_to_s6_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S6_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S5_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s6_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s6}, %0"
)

(define_insn "gpr_multi_push_up_to_s7_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S7_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S6_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S5_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s7_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s7}, %0"
)

(define_insn "gpr_multi_push_up_to_s8_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S8_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S7_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S6_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S5_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s8_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s8}, %0"
)

(define_insn "gpr_multi_push_up_to_s9_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S9_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S8_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S7_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S6_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S5_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 11 "slot_10_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s9_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s9}, %0"
)

(define_insn "gpr_multi_push_up_to_s11_<mode>"
  [(set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 1 "slot_0_offset_operand" "I")))
        (reg:X S11_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 2 "slot_1_offset_operand" "I")))
        (reg:X S10_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 3 "slot_2_offset_operand" "I")))
        (reg:X S9_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 4 "slot_3_offset_operand" "I")))
        (reg:X S8_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 5 "slot_4_offset_operand" "I")))
        (reg:X S7_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 6 "slot_5_offset_operand" "I")))
        (reg:X S6_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 7 "slot_6_offset_operand" "I")))
        (reg:X S5_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 8 "slot_7_offset_operand" "I")))
        (reg:X S4_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 9 "slot_8_offset_operand" "I")))
        (reg:X S3_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 10 "slot_9_offset_operand" "I")))
        (reg:X S2_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 11 "slot_10_offset_operand" "I")))
        (reg:X S1_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 12 "slot_11_offset_operand" "I")))
        (reg:X S0_REGNUM))
   (set (mem:X (plus:X (reg:X SP_REGNUM)
                       (match_operand:X 13 "slot_12_offset_operand" "I")))
        (reg:X RETURN_ADDR_REGNUM))
   (set (reg:X SP_REGNUM)
        (plus:X (reg:X SP_REGNUM)
                 (match_operand 0 "stack_push_up_to_s11_operand" "I")))]
  "TARGET_ZCMP"
  "cm.push	{ra, s0-s11}, %0"
)
