
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.112053                       # Number of seconds simulated
sim_ticks                                1112053235000                       # Number of ticks simulated
final_tick                               1112053235000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 359226                       # Simulator instruction rate (inst/s)
host_op_rate                                   582532                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              792475519                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660364                       # Number of bytes of host memory used
host_seconds                                  1403.27                       # Real time elapsed on the host
sim_insts                                   504088814                       # Number of instructions simulated
sim_ops                                     817446211                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17904128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17927232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16451072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16451072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           279752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        257048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16100064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16120840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14793421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14793421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14793421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16100064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             30914261                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245988                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335264                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2224106470                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088814                       # Number of instructions committed
system.cpu.committedOps                     817446211                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812630054                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2023                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565892                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812630054                       # number of integer instructions
system.cpu.num_fp_insts                          2023                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855688                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741357                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3897                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1530                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557816                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904608                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620644                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2224106470                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772149                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014402     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       72      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     232      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446211                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682343                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.502237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923637                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630088                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64088231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64088231                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301718319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301718319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301718319                       # number of overall hits
system.cpu.dcache.overall_hits::total       301718319                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615900                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286428                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       902328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         902328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       902328                       # number of overall misses
system.cpu.dcache.overall_misses::total        902328                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 109777855000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109777855000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23156436500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23156436500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 132934291500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 132934291500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 132934291500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 132934291500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620647                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004449                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002982                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 178239.738594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 178239.738594                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80845.575502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80845.575502                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 147323.691052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 147323.691052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 147323.691052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 147323.691052                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657408                       # number of writebacks
system.cpu.dcache.writebacks::total            657408                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615900                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286428                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       902328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       902328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       902328                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       902328                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109161955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109161955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22870008500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22870008500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 132031963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132031963500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 132031963500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132031963500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002982                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 177239.738594                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 177239.738594                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79845.575502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79845.575502                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 146323.691052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 146323.691052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 146323.691052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 146323.691052                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681831                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.477166                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335264                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1876274.969529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.477166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670889                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334903                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334903                       # number of overall hits
system.cpu.icache.overall_hits::total       677334903                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          361                       # number of overall misses
system.cpu.icache.overall_misses::total           361                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65724500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65724500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65724500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65724500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65724500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335264                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 182062.326870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 182062.326870                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 182062.326870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 182062.326870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 182062.326870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 182062.326870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu.icache.writebacks::total                54                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65363500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65363500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65363500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65363500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65363500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65363500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 181062.326870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 181062.326870                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 181062.326870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 181062.326870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 181062.326870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 181062.326870                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.622676                       # Cycle average of tags in use
system.l2.tags.total_refs                     1584574                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518831                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.054124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.945700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.938978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.737997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13195423                       # Number of tag accesses
system.l2.tags.data_accesses                 13195423                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657408                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           54                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               54                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            219985                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               219985                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3008                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160971                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                163979                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163979                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               163979                       # number of overall hits
system.l2.overall_hits::total                  163979                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              361                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454929                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 361                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                361                       # number of overall misses
system.l2.overall_misses::cpu.data             518364                       # number of overall misses
system.l2.overall_misses::total                518725                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20098940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20098940000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64820500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64820500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 106547909500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 106547909500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  126646849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126711670000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64820500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 126646849500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126711670000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           54                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           54                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        219985                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           219985                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682704                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682704                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954728                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738641                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759810                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759810                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 316843.067707                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 316843.067707                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 179558.171745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 179558.171745                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 234207.776378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 234207.776378                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 179558.171745                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 244320.302915                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 244275.232541                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 179558.171745                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 244320.302915                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 244275.232541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508348                       # number of writebacks
system.l2.writebacks::total                    508348                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454929                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518725                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19464590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19464590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61210500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 101998619500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 101998619500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 121463209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121524420000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 121463209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121524420000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738641                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759810                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 306843.067707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 306843.067707                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 169558.171745                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 169558.171745                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 224207.776378                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 224207.776378                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 169558.171745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 234320.302915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 234275.232541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 169558.171745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 234320.302915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 234275.232541                       # average overall mshr miss latency
system.l2.replacements                         516783                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16152.220398                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035133                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    280130                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.695188                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.961654                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.780634                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16144.478109                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000059                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000414                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.985381                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985853                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2350396                       # Number of tag accesses
system.l3.tags.data_accesses                  2350396                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508347                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508347                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                662                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   662                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         237950                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            237950                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                238612                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238612                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               238612                       # number of overall hits
system.l3.overall_hits::total                  238612                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62773                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62773                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          361                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       216979                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          217340                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 361                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              279752                       # number of demand (read+write) misses
system.l3.demand_misses::total                 280113                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                361                       # number of overall misses
system.l3.overall_misses::cpu.data             279752                       # number of overall misses
system.l3.overall_misses::total                280113                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18755882000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18755882000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     57239500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  93068225500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  93125465000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      57239500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  111824107500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     111881347000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     57239500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 111824107500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    111881347000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508347                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508347                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          361                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454929                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455290                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               361                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518364                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518725                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              361                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518364                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518725                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989564                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.476951                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.477366                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.539683                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.540003                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.539683                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.540003                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 298789.001641                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 298789.001641                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 158558.171745                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 428927.340895                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 428478.259869                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 158558.171745                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 399725.855400                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 399415.046785                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 158558.171745                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 399725.855400                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 399415.046785                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               257048                       # number of writebacks
system.l3.writebacks::total                    257048                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        62773                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62773                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          361                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       216979                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       217340                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            361                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         279752                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            280113                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           361                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        279752                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           280113                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17751514000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17751514000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51463500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  89596561500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  89648025000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51463500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 107348075500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 107399539000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51463500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 107348075500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 107399539000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989564                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.476951                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.477366                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.539683                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.540003                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.539683                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.540003                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 282789.001641                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 282789.001641                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 142558.171745                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 412927.340895                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 412478.259869                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 142558.171745                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 383725.855400                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 383415.046785                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 142558.171745                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 383725.855400                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 383415.046785                       # average overall mshr miss latency
system.l3.replacements                         263746                       # number of replacements
system.membus.snoop_filter.tot_requests        543592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       263479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             217340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257048                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6400                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62773                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217340                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       823674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       823674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34378304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34378304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34378304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280113                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1571786500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1400567500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1584574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       901870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            672                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1422804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           54                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39556                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          219985                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         219985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615900                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2486487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2487263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85744064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85770624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          780529                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48985344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1683218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000399                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019977                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1682546     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    672      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1683218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1449749000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            541500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1133507000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1112053235000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455290                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       765395                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14759                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455290                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553858                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65732608                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          263746                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16451072                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1298879                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.203057                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.402274                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035133     79.69%     79.69% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 263746     20.31%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1298879                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025913500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778087500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
