Fitter report for top
Fri Jun 14 13:59:43 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Fri Jun 14 13:59:43 2019      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; top                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C16F484C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,247 / 15,408 ( 8 % )                     ;
;     Total combinational functions  ; 734 / 15,408 ( 5 % )                       ;
;     Dedicated logic registers      ; 1,032 / 15,408 ( 7 % )                     ;
; Total registers                    ; 1032                                       ;
; Total pins                         ; 161 / 347 ( 46 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,304 / 516,096 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 9 / 112 ( 8 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; I/O Assignment Warnings                                              ;
+-------------------------------+--------------------------------------+
; Pin Name                      ; Reason                               ;
+-------------------------------+--------------------------------------+
; ecg_trdy                      ; Missing drive strength and slew rate ;
; ecg_rrdy                      ; Missing drive strength and slew rate ;
; ecg_roe                       ; Missing drive strength and slew rate ;
; ecg_busy                      ; Missing drive strength and slew rate ;
; ecg_miso                      ; Missing drive strength and slew rate ;
; ecg_fir_ast_source_valid      ; Missing drive strength and slew rate ;
; ecg_fir_ast_source_error[0]   ; Missing drive strength and slew rate ;
; ecg_fir_ast_source_error[1]   ; Missing drive strength and slew rate ;
; rec_trdy                      ; Missing drive strength and slew rate ;
; rec_rrdy                      ; Missing drive strength and slew rate ;
; rec_roe                       ; Missing drive strength and slew rate ;
; rec_rx_data[0]                ; Missing drive strength and slew rate ;
; rec_rx_data[1]                ; Missing drive strength and slew rate ;
; rec_rx_data[2]                ; Missing drive strength and slew rate ;
; rec_rx_data[3]                ; Missing drive strength and slew rate ;
; rec_rx_data[4]                ; Missing drive strength and slew rate ;
; rec_rx_data[5]                ; Missing drive strength and slew rate ;
; rec_rx_data[6]                ; Missing drive strength and slew rate ;
; rec_rx_data[7]                ; Missing drive strength and slew rate ;
; rec_rx_data[8]                ; Missing drive strength and slew rate ;
; rec_rx_data[9]                ; Missing drive strength and slew rate ;
; rec_rx_data[10]               ; Missing drive strength and slew rate ;
; rec_rx_data[11]               ; Missing drive strength and slew rate ;
; rec_rx_data[12]               ; Missing drive strength and slew rate ;
; rec_rx_data[13]               ; Missing drive strength and slew rate ;
; rec_rx_data[14]               ; Missing drive strength and slew rate ;
; rec_rx_data[15]               ; Missing drive strength and slew rate ;
; rec_rx_data[16]               ; Missing drive strength and slew rate ;
; rec_rx_data[17]               ; Missing drive strength and slew rate ;
; rec_rx_data[18]               ; Missing drive strength and slew rate ;
; rec_rx_data[19]               ; Missing drive strength and slew rate ;
; rec_rx_data[20]               ; Missing drive strength and slew rate ;
; rec_rx_data[21]               ; Missing drive strength and slew rate ;
; rec_rx_data[22]               ; Missing drive strength and slew rate ;
; rec_rx_data[23]               ; Missing drive strength and slew rate ;
; rec_busy                      ; Missing drive strength and slew rate ;
; rec_miso                      ; Missing drive strength and slew rate ;
; rec_ch1                       ; Missing drive strength and slew rate ;
; rec_ch2                       ; Missing drive strength and slew rate ;
; i2s_l_led_out[0]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[1]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[2]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[3]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[4]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[5]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[6]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[7]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[8]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[9]              ; Missing drive strength and slew rate ;
; i2s_l_led_out[10]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[11]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[12]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[13]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[14]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[15]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[16]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[17]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[18]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[19]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[20]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[21]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[22]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[23]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[24]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[25]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[26]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[27]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[28]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[29]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[30]             ; Missing drive strength and slew rate ;
; i2s_l_led_out[31]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[0]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[1]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[2]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[3]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[4]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[5]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[6]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[7]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[8]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[9]              ; Missing drive strength and slew rate ;
; i2s_r_led_out[10]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[11]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[12]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[13]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[14]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[15]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[16]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[17]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[18]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[19]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[20]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[21]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[22]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[23]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[24]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[25]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[26]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[27]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[28]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[29]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[30]             ; Missing drive strength and slew rate ;
; i2s_r_led_out[31]             ; Missing drive strength and slew rate ;
; i2s_l_fir_ast_source_valid    ; Missing drive strength and slew rate ;
; i2s_l_fir_ast_source_error[0] ; Missing drive strength and slew rate ;
; i2s_l_fir_ast_source_error[1] ; Missing drive strength and slew rate ;
; i2s_r_fir_ast_source_valid    ; Missing drive strength and slew rate ;
; i2s_r_fir_ast_source_error[0] ; Missing drive strength and slew rate ;
; i2s_r_fir_ast_source_error[1] ; Missing drive strength and slew rate ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                    ; Action          ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]                          ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]                          ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2             ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_3                                                             ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_3             ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_3                                                               ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_3               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]                            ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]                            ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_1               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_2               ; Duplicated      ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_3                                                               ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[7]~_Duplicate_3               ; Packed Register ; Register Packing   ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ; DATAB            ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~0                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~2                                      ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add3~0                                      ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add10~0                                     ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2       ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14] ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]~_Duplicate_2                                    ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14] ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17] ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]~_Duplicate_1                                    ; Q                ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17] ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6            ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~0                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~2                                        ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add3~0                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add10~0                                       ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]~_Duplicate_2                                       ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]~_Duplicate_3                                       ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]~_Duplicate_4                                       ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]~_Duplicate_5                                       ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]~_Duplicate_6                                       ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]~_Duplicate_7                                      ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]~_Duplicate_8                                      ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]~_Duplicate_9                                      ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]~_Duplicate_10                                     ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]~_Duplicate_11                                     ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]~_Duplicate_12                                     ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]~_Duplicate_1                                      ; Q                ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6              ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~0                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~2                                        ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add3~0                                        ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add10~0                                       ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~2         ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]~_Duplicate_2                                       ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]~_Duplicate_3                                       ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]~_Duplicate_4                                       ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]~_Duplicate_5                                       ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]    ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]~_Duplicate_6                                       ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]    ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]~_Duplicate_7                                      ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]~_Duplicate_8                                      ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]   ; Duplicated      ; Physical Synthesis ; Timing optimization ; Q         ;                ; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]~_Duplicate_1                                      ; Q                ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]   ; Deleted         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~6              ; Modified        ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                                                                                                         ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2214 ) ; 0.00 % ( 0 / 2214 )        ; 0.00 % ( 0 / 2214 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2214 ) ; 0.00 % ( 0 / 2214 )        ; 0.00 % ( 0 / 2214 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2204 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/output_files/top.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,247 / 15,408 ( 8 % )    ;
;     -- Combinational with no register       ; 215                       ;
;     -- Register only                        ; 513                       ;
;     -- Combinational with a register        ; 519                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 194                       ;
;     -- 3 input functions                    ; 367                       ;
;     -- <=2 input functions                  ; 173                       ;
;     -- Register only                        ; 513                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 497                       ;
;     -- arithmetic mode                      ; 237                       ;
;                                             ;                           ;
; Total registers*                            ; 1,032 / 17,068 ( 6 % )    ;
;     -- Dedicated logic registers            ; 1,032 / 15,408 ( 7 % )    ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 106 / 963 ( 11 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 161 / 347 ( 46 % )        ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 5                         ;
; M9Ks                                        ; 3 / 56 ( 5 % )            ;
; Total block memory bits                     ; 2,304 / 516,096 ( < 1 % ) ;
; Total block memory implementation bits      ; 27,648 / 516,096 ( 5 % )  ;
; Embedded Multiplier 9-bit elements          ; 9 / 112 ( 8 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 5 / 20 ( 25 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%              ;
; Peak interconnect usage (total/H/V)         ; 13% / 13% / 13%           ;
; Maximum fan-out                             ; 819                       ;
; Highest non-global fan-out                  ; 119                       ;
; Total fan-out                               ; 5767                      ;
; Average fan-out                             ; 2.24                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1247 / 15408 ( 8 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 215                  ; 0                              ;
;     -- Register only                        ; 513                  ; 0                              ;
;     -- Combinational with a register        ; 519                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 194                  ; 0                              ;
;     -- 3 input functions                    ; 367                  ; 0                              ;
;     -- <=2 input functions                  ; 173                  ; 0                              ;
;     -- Register only                        ; 513                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 497                  ; 0                              ;
;     -- arithmetic mode                      ; 237                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1032                 ; 0                              ;
;     -- Dedicated logic registers            ; 1032 / 15408 ( 7 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 106 / 963 ( 11 % )   ; 0 / 963 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 161                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 9 / 112 ( 8 % )      ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 2304                 ; 0                              ;
; Total RAM block bits                        ; 27648                ; 0                              ;
; M9K                                         ; 3 / 56 ( 5 % )       ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 5 / 24 ( 20 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 5990                 ; 5                              ;
;     -- Registered Connections               ; 2422                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 52                   ; 0                              ;
;     -- Output Ports                         ; 109                  ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name                        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ecg_fir_ast_sink_error[0]   ; P22   ; 5        ; 41           ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_fir_ast_sink_error[1]   ; M1    ; 2        ; 0            ; 13           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_mosi                    ; R14   ; 4        ; 39           ; 0            ; 14           ; 29                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ecg_rx_req                  ; L16   ; 6        ; 41           ; 17           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_sclk                    ; U12   ; 4        ; 26           ; 0            ; 0            ; 87                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ecg_ss_n                    ; T12   ; 4        ; 28           ; 0            ; 28           ; 37                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ecg_st_load_en              ; G8    ; 8        ; 5            ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_st_load_roe             ; K15   ; 6        ; 41           ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_st_load_rrdy            ; N16   ; 5        ; 41           ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_st_load_trdy            ; K21   ; 6        ; 41           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[0]         ; AB11  ; 3        ; 21           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[10]        ; P20   ; 5        ; 41           ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[11]        ; N18   ; 5        ; 41           ; 13           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[12]        ; N21   ; 5        ; 41           ; 13           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[13]        ; M22   ; 5        ; 41           ; 13           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[14]        ; N22   ; 5        ; 41           ; 13           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[15]        ; R22   ; 5        ; 41           ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[16]        ; M20   ; 5        ; 41           ; 14           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[17]        ; M16   ; 5        ; 41           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[18]        ; M21   ; 5        ; 41           ; 14           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[19]        ; M19   ; 5        ; 41           ; 14           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[1]         ; AA11  ; 3        ; 21           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[20]        ; L15   ; 6        ; 41           ; 17           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[21]        ; L21   ; 6        ; 41           ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[22]        ; K19   ; 6        ; 41           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[23]        ; J22   ; 6        ; 41           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[2]         ; U21   ; 5        ; 41           ; 8            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[3]         ; P21   ; 5        ; 41           ; 12           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[4]         ; N19   ; 5        ; 41           ; 12           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[5]         ; J15   ; 6        ; 41           ; 19           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[6]         ; N20   ; 5        ; 41           ; 12           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[7]         ; N17   ; 5        ; 41           ; 12           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[8]         ; R19   ; 5        ; 41           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_data[9]         ; R20   ; 5        ; 41           ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ecg_tx_load_en              ; L22   ; 6        ; 41           ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; fir_clk                     ; T21   ; 5        ; 41           ; 15           ; 14           ; 819                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i2s_adc_data                ; R11   ; 3        ; 3            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i2s_bclk                    ; R12   ; 3        ; 5            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i2s_clk                     ; G21   ; 6        ; 41           ; 15           ; 0            ; 52                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i2s_l_fir_ast_sink_error[0] ; P5    ; 2        ; 0            ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; i2s_l_fir_ast_sink_error[1] ; R6    ; 2        ; 0            ; 3            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; i2s_lrclk                   ; U10   ; 3        ; 14           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i2s_r_fir_ast_sink_error[0] ; N6    ; 2        ; 0            ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; i2s_r_fir_ast_sink_error[1] ; AB8   ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rec_mosi                    ; AA18  ; 4        ; 35           ; 0            ; 28           ; 31                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rec_rx_req                  ; U13   ; 4        ; 30           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rec_sclk                    ; AA17  ; 4        ; 28           ; 0            ; 7            ; 89                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rec_ss_n                    ; AB17  ; 4        ; 28           ; 0            ; 0            ; 119                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rec_st_load_en              ; D13   ; 7        ; 23           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rec_st_load_roe             ; Y13   ; 4        ; 26           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rec_st_load_rrdy            ; U11   ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rec_st_load_trdy            ; R16   ; 4        ; 37           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ecg_busy                      ; U19   ; 5        ; 41           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ecg_fir_ast_source_error[0]   ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ecg_fir_ast_source_error[1]   ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ecg_fir_ast_source_valid      ; Y17   ; 4        ; 35           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ecg_miso                      ; T14   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ecg_roe                       ; V21   ; 5        ; 41           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ecg_rrdy                      ; R21   ; 5        ; 41           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ecg_trdy                      ; K16   ; 6        ; 41           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_fir_ast_source_error[0] ; H1    ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2s_l_fir_ast_source_error[1] ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2s_l_fir_ast_source_valid    ; W17   ; 4        ; 35           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2s_l_led_out[0]              ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[10]             ; R2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[11]             ; A20   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[12]             ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[13]             ; N8    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[14]             ; AA19  ; 4        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[15]             ; A4    ; 8        ; 5            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[16]             ; A10   ; 8        ; 16           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[17]             ; B22   ; 6        ; 41           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[18]             ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[19]             ; C22   ; 6        ; 41           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[1]              ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[20]             ; P17   ; 5        ; 41           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[21]             ; M2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[22]             ; B21   ; 6        ; 41           ; 26           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[23]             ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[24]             ; G7    ; 8        ; 1            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[25]             ; V7    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[26]             ; AB5   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[27]             ; T8    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[28]             ; P16   ; 5        ; 41           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[29]             ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[2]              ; E22   ; 6        ; 41           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[30]             ; H7    ; 1        ; 0            ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[31]             ; C15   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[3]              ; AA5   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[4]              ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[5]              ; W6    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[6]              ; P6    ; 2        ; 0            ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[7]              ; Y4    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[8]              ; H11   ; 8        ; 19           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_l_led_out[9]              ; AA3   ; 3        ; 5            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_fir_ast_source_error[0] ; E1    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2s_r_fir_ast_source_error[1] ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2s_r_fir_ast_source_valid    ; U15   ; 4        ; 39           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; i2s_r_led_out[0]              ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[10]             ; V6    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[11]             ; E6    ; 8        ; 1            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[12]             ; H6    ; 1        ; 0            ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[13]             ; C21   ; 6        ; 41           ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[14]             ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[15]             ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[16]             ; U9    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[17]             ; E10   ; 8        ; 16           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[18]             ; V5    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[19]             ; Y21   ; 5        ; 41           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[1]              ; D22   ; 6        ; 41           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[20]             ; P1    ; 2        ; 0            ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[21]             ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[22]             ; E13   ; 7        ; 23           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[23]             ; H20   ; 6        ; 41           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[24]             ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[25]             ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[26]             ; Y7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[27]             ; B5    ; 8        ; 7            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[28]             ; F17   ; 6        ; 41           ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[29]             ; H14   ; 7        ; 35           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[2]              ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[30]             ; T16   ; 4        ; 37           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[31]             ; C8    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[3]              ; E9    ; 8        ; 11           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[4]              ; C10   ; 8        ; 14           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[5]              ; C6    ; 8        ; 5            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[6]              ; AB9   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[7]              ; B6    ; 8        ; 11           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[8]              ; U22   ; 5        ; 41           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; i2s_r_led_out[9]              ; N7    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_busy                      ; V13   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_ch1                       ; AA20  ; 4        ; 37           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rec_ch2                       ; AB20  ; 4        ; 37           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rec_miso                      ; AB18  ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rec_roe                       ; AB13  ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rrdy                      ; AB10  ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[0]                ; AA13  ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[10]               ; R15   ; 4        ; 39           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[11]               ; AB19  ; 4        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[12]               ; AB16  ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[13]               ; W14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[14]               ; AA15  ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[15]               ; V14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[16]               ; V12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[17]               ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[18]               ; AA9   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[19]               ; W10   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[1]                ; AB14  ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[20]               ; Y10   ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[21]               ; V11   ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[22]               ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[23]               ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[2]                ; W13   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[3]                ; U20   ; 5        ; 41           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[4]                ; T15   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[5]                ; U14   ; 4        ; 39           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[6]                ; V15   ; 4        ; 32           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[7]                ; W15   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[8]                ; R13   ; 4        ; 30           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_rx_data[9]                ; AA8   ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rec_trdy                      ; AB15  ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                    ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                   ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                     ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; DIFFIO_R21n, DEV_OE                     ; Use as regular IO        ; ecg_tx_load_data[14]    ; Dual Purpose Pin          ;
; N21      ; DIFFIO_R21p, DEV_CLRn                   ; Use as regular IO        ; ecg_tx_load_data[12]    ; Dual Purpose Pin          ;
; M18      ; CONF_DONE                               ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                  ; Use as regular IO        ; ecg_tx_load_en          ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                  ; Use as regular IO        ; ecg_tx_load_data[21]    ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                       ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                     ; Use as regular IO        ; ecg_st_load_trdy        ; Dual Purpose Pin          ;
; E22      ; DIFFIO_R9n, nWE                         ; Use as regular IO        ; i2s_l_led_out[2]        ; Dual Purpose Pin          ;
; B22      ; DIFFIO_R3n, PADD22                      ; Use as regular IO        ; i2s_l_led_out[17]       ; Dual Purpose Pin          ;
; B21      ; DIFFIO_R3p, PADD21                      ; Use as regular IO        ; i2s_l_led_out[22]       ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                      ; Use as regular IO        ; i2s_r_led_out[21]       ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                      ; Use as regular IO        ; i2s_l_led_out[0]        ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8   ; Use as regular IO        ; i2s_r_led_out[15]       ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                      ; Use as regular IO        ; i2s_r_led_out[14]       ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                      ; Use as regular IO        ; i2s_r_led_out[25]       ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                      ; Use as regular IO        ; rec_st_load_en          ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                      ; Use as regular IO        ; i2s_r_led_out[24]       ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                     ; Use as regular IO        ; i2s_l_led_out[23]       ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                     ; Use as regular IO        ; i2s_l_led_out[1]        ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                     ; Use as regular IO        ; i2s_r_led_out[7]        ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; i2s_r_led_out[31]       ; Dual Purpose Pin          ;
; C6       ; DATA7                                   ; Use as regular IO        ; i2s_r_led_out[5]        ; Dual Purpose Pin          ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 33 ( 36 % ) ; 2.5V          ; --           ;
; 2        ; 10 / 48 ( 21 % ) ; 2.5V          ; --           ;
; 3        ; 26 / 46 ( 57 % ) ; 2.5V          ; --           ;
; 4        ; 38 / 41 ( 93 % ) ; 2.5V          ; --           ;
; 5        ; 28 / 46 ( 61 % ) ; 2.5V          ; --           ;
; 6        ; 20 / 43 ( 47 % ) ; 2.5V          ; --           ;
; 7        ; 19 / 47 ( 40 % ) ; 2.5V          ; --           ;
; 8        ; 13 / 43 ( 30 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; i2s_l_led_out[15]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 328        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 326        ; 8        ; i2s_l_led_out[16]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 312        ; 7        ; i2s_r_led_out[24]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; i2s_r_led_out[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 284        ; 7        ; i2s_l_led_out[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; i2s_l_led_out[9]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; i2s_l_led_out[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; rec_rx_data[9]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; rec_rx_data[18]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; rec_rx_data[22]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; ecg_tx_load_data[1]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; rec_rx_data[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; rec_rx_data[23]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; rec_rx_data[14]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; rec_rx_data[17]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; rec_sclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; rec_mosi                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 164        ; 4        ; i2s_l_led_out[14]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 169        ; 4        ; rec_ch1                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; i2s_l_led_out[26]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; i2s_r_fir_ast_sink_error[1]                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; i2s_r_led_out[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 133        ; 3        ; rec_rrdy                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; ecg_tx_load_data[0]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; rec_roe                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; rec_rx_data[1]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; rec_trdy                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; rec_rx_data[12]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; rec_ss_n                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; rec_miso                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 165        ; 4        ; rec_rx_data[11]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 170        ; 4        ; rec_ch2                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; i2s_r_led_out[27]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 337        ; 8        ; i2s_r_led_out[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 313        ; 7        ; i2s_l_led_out[23]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; i2s_r_led_out[14]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 299        ; 7        ; i2s_l_led_out[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 297        ; 7        ; i2s_r_led_out[21]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; i2s_l_led_out[22]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 268        ; 6        ; i2s_l_led_out[17]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; i2s_r_led_out[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 339        ; 8        ; i2s_r_led_out[31]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; i2s_r_led_out[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; i2s_r_led_out[25]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; i2s_l_led_out[31]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; i2s_r_led_out[13]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C22      ; 266        ; 6        ; i2s_l_led_out[19]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; rec_st_load_en                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 260        ; 6        ; i2s_r_led_out[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 14         ; 1        ; i2s_r_fir_ast_source_error[0]                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; i2s_r_led_out[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; i2s_r_led_out[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; i2s_r_led_out[17]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 317        ; 7        ; i2s_l_led_out[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 311        ; 7        ; i2s_r_led_out[22]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; i2s_l_led_out[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 294        ; 7        ; i2s_l_led_out[18]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; i2s_l_led_out[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; i2s_r_fir_ast_source_error[1]                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 302        ; 7        ; i2s_l_led_out[29]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 306        ; 7        ; i2s_r_led_out[15]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; i2s_r_led_out[28]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; i2s_l_led_out[24]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 353        ; 8        ; ecg_st_load_en                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ; 342        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 341        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 305        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; i2s_r_led_out[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; i2s_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; i2s_l_fir_ast_source_error[0]                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; i2s_r_led_out[12]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 10         ; 1        ; i2s_l_led_out[30]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 323        ; 8        ; i2s_l_led_out[8]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; i2s_l_led_out[12]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; i2s_r_led_out[29]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; i2s_r_led_out[23]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; ecg_fir_ast_source_error[1]                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; ecg_fir_ast_source_error[0]                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; i2s_l_fir_ast_source_error[1]                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; ecg_tx_load_data[5]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ; 258        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; ecg_tx_load_data[23]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; ecg_st_load_roe                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; ecg_trdy                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; ecg_tx_load_data[22]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; ecg_st_load_trdy                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; ecg_tx_load_data[20]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; ecg_rx_req                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; ecg_tx_load_data[21]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; ecg_tx_load_en                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; ecg_fir_ast_sink_error[1]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 44         ; 2        ; i2s_l_led_out[21]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; ecg_tx_load_data[17]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; ecg_tx_load_data[19]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 220        ; 5        ; ecg_tx_load_data[16]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 219        ; 5        ; ecg_tx_load_data[18]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 218        ; 5        ; ecg_tx_load_data[13]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; i2s_r_fir_ast_sink_error[0]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N7       ; 73         ; 2        ; i2s_r_led_out[9]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 67         ; 2        ; i2s_l_led_out[13]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; ecg_st_load_rrdy                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; ecg_tx_load_data[7]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 215        ; 5        ; ecg_tx_load_data[11]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 213        ; 5        ; ecg_tx_load_data[4]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 212        ; 5        ; ecg_tx_load_data[6]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; ecg_tx_load_data[12]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 216        ; 5        ; ecg_tx_load_data[14]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; i2s_r_led_out[20]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; i2s_l_fir_ast_sink_error[0]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 79         ; 2        ; i2s_l_led_out[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; i2s_l_led_out[28]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ; 197        ; 5        ; i2s_l_led_out[20]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; ecg_tx_load_data[10]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; ecg_tx_load_data[3]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 210        ; 5        ; ecg_fir_ast_sink_error[0]                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; i2s_l_led_out[10]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; i2s_l_fir_ast_sink_error[1]                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; i2s_adc_data                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 98         ; 3        ; i2s_bclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 153        ; 4        ; rec_rx_data[8]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 175        ; 4        ; ecg_mosi                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 176        ; 4        ; rec_rx_data[10]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 172        ; 4        ; rec_st_load_trdy                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; ecg_tx_load_data[8]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 200        ; 5        ; ecg_tx_load_data[9]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ; 207        ; 5        ; ecg_rrdy                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; ecg_tx_load_data[15]                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; i2s_l_led_out[27]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; ecg_ss_n                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; ecg_miso                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 161        ; 4        ; rec_rx_data[4]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 171        ; 4        ; i2s_r_led_out[30]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; fir_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; i2s_r_led_out[16]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 122        ; 3        ; i2s_lrclk                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; rec_st_load_rrdy                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; ecg_sclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 156        ; 4        ; rec_rx_req                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 174        ; 4        ; rec_rx_data[5]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 173        ; 4        ; i2s_r_fir_ast_source_valid                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; ecg_busy                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U20      ; 187        ; 5        ; rec_rx_data[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U21      ; 202        ; 5        ; ecg_tx_load_data[2]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 201        ; 5        ; i2s_r_led_out[8]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; i2s_r_led_out[18]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V6       ; 92         ; 3        ; i2s_r_led_out[10]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V7       ; 105        ; 3        ; i2s_l_led_out[25]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; rec_rx_data[21]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 142        ; 4        ; rec_rx_data[16]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 154        ; 4        ; rec_busy                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 157        ; 4        ; rec_rx_data[15]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 4        ; rec_rx_data[6]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; ecg_roe                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; i2s_l_led_out[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; rec_rx_data[19]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; rec_rx_data[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; rec_rx_data[13]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 159        ; 4        ; rec_rx_data[7]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; i2s_l_fir_ast_source_valid                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; i2s_l_led_out[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; i2s_r_led_out[26]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; rec_rx_data[20]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; rec_st_load_roe                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; ecg_fir_ast_source_valid                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; i2s_r_led_out[19]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                       ; 1247 (0)    ; 1032 (0)                  ; 0 (0)         ; 2304        ; 3    ; 9            ; 3       ; 3         ; 161  ; 0            ; 215 (0)      ; 513 (0)           ; 519 (0)          ; |top                                                                                                                                                                                               ; work         ;
;    |I2S:i2s_ports|                                                         ; 54 (54)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 51 (51)           ; 1 (1)            ; |top|I2S:i2s_ports                                                                                                                                                                                 ; work         ;
;    |LP1000:fir_ecg_ports|                                                  ; 288 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (0)       ; 112 (0)           ; 156 (0)          ; |top|LP1000:fir_ecg_ports                                                                                                                                                                          ; lp1000       ;
;       |LP1000_0002:lp1000_inst|                                            ; 288 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (0)       ; 112 (0)           ; 156 (0)          ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst                                                                                                                                                  ; lp1000       ;
;          |LP1000_0002_ast:LP1000_0002_ast_inst|                            ; 288 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (0)       ; 112 (0)           ; 156 (0)          ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst                                                                                                             ; lp1000       ;
;             |LP1000_0002_rtl:hpfircore|                                    ; 261 (180)   ; 241 (159)                 ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (20)      ; 111 (59)          ; 130 (102)        ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore                                                                                   ; lp1000       ;
;                |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                             ; work         ;
;                   |altsyncram_b4o3:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated              ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13                                      ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15                                              ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                              ; lp1000       ;
;                |dspba_delay:d_xIn_0_13|                                    ; 72 (72)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 28 (28)          ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                            ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_compute|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                     ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_memread|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                     ; lp1000       ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                         ; work         ;
;                   |mult_t9u:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated ; work         ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                         ; work         ;
;                   |mult_hbu:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated ; work         ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                  ; lp1000       ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|               ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                              ; lp1000       ;
;    |LP1000:fir_l_ports|                                                    ; 288 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (0)       ; 161 (0)           ; 107 (0)          ; |top|LP1000:fir_l_ports                                                                                                                                                                            ; lp1000       ;
;       |LP1000_0002:lp1000_inst|                                            ; 288 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (0)       ; 161 (0)           ; 107 (0)          ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst                                                                                                                                                    ; lp1000       ;
;          |LP1000_0002_ast:LP1000_0002_ast_inst|                            ; 288 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (0)       ; 161 (0)           ; 107 (0)          ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst                                                                                                               ; lp1000       ;
;             |LP1000_0002_rtl:hpfircore|                                    ; 261 (179)   ; 241 (159)                 ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 20 (20)      ; 139 (58)          ; 102 (102)        ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore                                                                                     ; lp1000       ;
;                |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                               ; work         ;
;                   |altsyncram_b4o3:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated                ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13                                        ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15                                                ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                                ; lp1000       ;
;                |dspba_delay:d_xIn_0_13|                                    ; 72 (72)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 72 (72)           ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                              ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_compute|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                       ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_memread|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                       ; lp1000       ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                           ; work         ;
;                   |mult_t9u:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated   ; work         ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                           ; work         ;
;                   |mult_hbu:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated   ; work         ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                    ; lp1000       ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|               ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 4 (4)            ; |top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                ; lp1000       ;
;    |LP1000:fir_r_ports|                                                    ; 289 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 140 (0)           ; 128 (0)          ; |top|LP1000:fir_r_ports                                                                                                                                                                            ; lp1000       ;
;       |LP1000_0002:lp1000_inst|                                            ; 289 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 140 (0)           ; 128 (0)          ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst                                                                                                                                                    ; lp1000       ;
;          |LP1000_0002_ast:LP1000_0002_ast_inst|                            ; 289 (0)     ; 268 (0)                   ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (0)       ; 140 (0)           ; 128 (0)          ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst                                                                                                               ; lp1000       ;
;             |LP1000_0002_rtl:hpfircore|                                    ; 262 (181)   ; 241 (159)                 ; 0 (0)         ; 768         ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 21 (21)      ; 139 (59)          ; 102 (101)        ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore                                                                                     ; lp1000       ;
;                |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                               ; work         ;
;                   |altsyncram_b4o3:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated                ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13                                        ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15                                                ; lp1000       ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                                ; lp1000       ;
;                |dspba_delay:d_xIn_0_13|                                    ; 72 (72)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 70 (70)           ; 2 (2)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                              ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_compute|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                       ; lp1000       ;
;                |dspba_delay:u0_m0_wo0_memread|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                       ; lp1000       ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                           ; work         ;
;                   |mult_t9u:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated   ; work         ;
;                |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                           ; work         ;
;                   |mult_hbu:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated   ; work         ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                    ; lp1000       ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|               ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                ; lp1000       ;
;    |Mux4to1:mux_ports|                                                     ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; |top|Mux4to1:mux_ports                                                                                                                                                                             ; work         ;
;    |SPI_slave:ecg_spi_ports|                                               ; 183 (183)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 26 (26)           ; 86 (86)          ; |top|SPI_slave:ecg_spi_ports                                                                                                                                                                       ; work         ;
;    |SPI_slave:rec_spi_ports|                                               ; 180 (180)   ; 89 (89)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 23 (23)           ; 76 (76)          ; |top|SPI_slave:rec_spi_ports                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                           ;
+-------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; ecg_st_load_en                ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ecg_trdy                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_rrdy                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_roe                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_busy                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_miso                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_fir_ast_sink_error[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ecg_fir_ast_source_valid      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_fir_ast_source_error[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_fir_ast_source_error[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_st_load_en                ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rec_trdy                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rrdy                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_roe                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[8]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[9]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[10]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[11]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[12]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[13]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[14]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[15]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[16]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[17]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[18]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[19]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[20]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[21]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[22]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_rx_data[23]               ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_busy                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_miso                      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_ch1                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rec_ch2                       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[6]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[7]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[8]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[9]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[10]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[11]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[12]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[13]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[14]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[15]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[16]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[17]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[18]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[19]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[20]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[21]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[22]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[23]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[24]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[25]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[26]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[27]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[28]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[29]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[30]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_led_out[31]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[0]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[1]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[2]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[3]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[4]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[5]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[6]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[7]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[8]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[9]              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[10]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[11]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[12]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[13]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[14]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[15]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[16]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[17]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[18]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[19]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[20]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[21]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[22]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[23]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[24]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[25]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[26]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[27]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[28]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[29]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[30]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_led_out[31]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_fir_ast_sink_error[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_fir_ast_source_valid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_fir_ast_source_error[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_l_fir_ast_source_error[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_fir_ast_sink_error[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_fir_ast_source_valid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_fir_ast_source_error[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2s_r_fir_ast_source_error[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ecg_ss_n                      ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; rec_ss_n                      ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; fir_clk                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rec_rx_req                    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rec_mosi                      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rec_sclk                      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; ecg_mosi                      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_sclk                      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; ecg_tx_load_en                ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_st_load_trdy              ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_rx_req                    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; ecg_st_load_rrdy              ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_st_load_roe               ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_fir_ast_sink_error[0]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rec_st_load_trdy              ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rec_st_load_rrdy              ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rec_st_load_roe               ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i2s_lrclk                     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; i2s_l_fir_ast_sink_error[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; i2s_r_fir_ast_sink_error[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[23]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[22]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[21]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[20]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[19]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[18]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[17]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i2s_clk                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i2s_adc_data                  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[16]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i2s_bclk                      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[15]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[14]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[13]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[12]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[11]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[10]          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[9]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[8]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[7]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[6]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[5]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[4]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[3]           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[2]           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ecg_tx_load_data[1]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ecg_tx_load_data[0]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ecg_st_load_en                                                                                                                                                                           ;                   ;         ;
; ecg_fir_ast_sink_error[1]                                                                                                                                                                ;                   ;         ;
; rec_st_load_en                                                                                                                                                                           ;                   ;         ;
; i2s_l_fir_ast_sink_error[1]                                                                                                                                                              ;                   ;         ;
; i2s_r_fir_ast_sink_error[1]                                                                                                                                                              ;                   ;         ;
; ecg_ss_n                                                                                                                                                                                 ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|miso~en                                                                                                                                                   ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[9]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[32]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|process_1~1                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[10]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|process_1~4                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[11]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[8]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[7]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[6]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[5]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[1]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[4]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[3]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[2]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[31]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[30]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[29]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[28]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[27]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[26]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[25]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[24]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[23]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[22]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[21]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[20]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[19]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|process_1~9                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[18]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[15]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[14]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[13]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[12]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[17]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[16]                                                                                                                                               ; 1                 ; 0       ;
;      - ecg_busy~output                                                                                                                                                                   ; 0                 ; 6       ;
; rec_ss_n                                                                                                                                                                                 ;                   ;         ;
;      - SPI_slave:rec_spi_ports|trdy~2                                                                                                                                                    ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rrdy~2                                                                                                                                                    ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|roe~2                                                                                                                                                     ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|process_1~0                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|miso~en                                                                                                                                                   ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[3]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[4]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[9]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[32]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|trdy~0                                                                                                                                                    ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|process_1~2                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[10]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rrdy~0                                                                                                                                                    ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|process_1~4                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[11]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|roe~0                                                                                                                                                     ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|process_1~5                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[31]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[30]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[29]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[28]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[27]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[26]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[25]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[24]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[23]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[22]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[21]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[20]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[19]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[18]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[17]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[16]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[15]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[14]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[13]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[12]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[8]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[7]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[6]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[5]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[1]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[2]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[23]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[23]~2                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[22]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[22]~6                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[21]~10                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[20]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[20]~14                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[19]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[19]~18                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[18]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[18]~22                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[17]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[17]~26                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[16]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[16]~30                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[15]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[15]~34                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[14]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[14]~38                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[13]~42                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[12]~46                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[11]~50                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[10]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[10]~54                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[9]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[9]~58                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[8]~62                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[7]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[7]~66                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[6]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[6]~70                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[5]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[5]~74                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[4]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[4]~78                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[3]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[3]~82                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[2]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[2]~86                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[1]~90                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[0]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[0]~94                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|trdy~1                                                                                                                                                    ; 1                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rrdy~1                                                                                                                                                    ; 1                 ; 6       ;
;      - SPI_slave:rec_spi_ports|roe~1                                                                                                                                                     ; 1                 ; 6       ;
;      - SPI_slave:rec_spi_ports|tx_buf[23]~1                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[22]~5                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[21]~9                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[20]~13                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[19]~17                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[18]~21                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[17]~25                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[16]~29                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[15]~33                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[14]~37                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[13]~41                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[12]~45                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[11]~49                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[10]~53                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[9]~57                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[8]~61                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[7]~65                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[6]~69                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[5]~73                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[4]~77                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[3]~81                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[2]~85                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[1]~89                                                                                                                                              ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[0]~93                                                                                                                                              ; 0                 ; 0       ;
;      - rec_busy~output                                                                                                                                                                   ; 1                 ; 6       ;
; fir_clk                                                                                                                                                                                  ;                   ;         ;
; rec_rx_req                                                                                                                                                                               ;                   ;         ;
;      - SPI_slave:rec_spi_ports|process_1~0                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|process_1~4                                                                                                                                               ; 0                 ; 6       ;
; rec_mosi                                                                                                                                                                                 ;                   ;         ;
;      - SPI_slave:rec_spi_ports|ch_add1~0                                                                                                                                                 ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|ch_add2~0                                                                                                                                                 ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|trdy~3                                                                                                                                                    ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rrdy~3                                                                                                                                                    ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|roe~6                                                                                                                                                     ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[0]~0                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[1]~1                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[2]~2                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[3]~3                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[4]~4                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[5]~5                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[6]~6                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[7]~7                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[8]~8                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[9]~9                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[10]~10                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[11]~11                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[12]~12                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[13]~13                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[14]~14                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[15]~15                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[16]~16                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[17]~17                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[18]~18                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[19]~19                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[20]~20                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[21]~21                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[22]~22                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rx_buf[23]~23                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|wr_add~0                                                                                                                                                  ; 0                 ; 6       ;
;      - SPI_slave:rec_spi_ports|rd_add~0                                                                                                                                                  ; 0                 ; 6       ;
; rec_sclk                                                                                                                                                                                 ;                   ;         ;
;      - SPI_slave:rec_spi_ports|miso~reg0                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|miso~en                                                                                                                                                   ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[3]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|trdy~_emulated                                                                                                                                            ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rrdy~_emulated                                                                                                                                            ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|roe~_emulated                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|ch_add1                                                                                                                                                   ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|ch_add2                                                                                                                                                   ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[23]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[22]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[21]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[20]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[19]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[18]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[17]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[16]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[15]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[14]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[13]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[12]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[11]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[10]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[9]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[8]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[7]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[6]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[5]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[4]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[3]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[2]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[1]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rx_buf[0]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[4]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[9]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|wr_add                                                                                                                                                    ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|rd_add                                                                                                                                                    ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[32]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[10]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[11]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[31]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[30]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[29]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[28]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[27]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[26]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[25]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[24]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[23]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[22]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[21]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[20]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[19]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[18]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[17]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[16]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[15]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[14]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[13]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[12]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[8]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[7]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[6]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[5]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[1]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|bit_cnt[2]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[23]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[22]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[20]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[19]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[18]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[17]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[16]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[15]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[14]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[10]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[9]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[7]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[6]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[5]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[4]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[3]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[2]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                                                       ; 0                 ; 0       ;
;      - SPI_slave:rec_spi_ports|tx_buf[0]~_emulated                                                                                                                                       ; 1                 ; 0       ;
; ecg_mosi                                                                                                                                                                                 ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|trdy~3                                                                                                                                                    ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rrdy~3                                                                                                                                                    ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|roe~6                                                                                                                                                     ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|wr_add~0                                                                                                                                                  ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rd_add~0                                                                                                                                                  ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[17]~0                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[18]~1                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[19]~2                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[20]~3                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[21]~4                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[22]~5                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[23]~6                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[0]~7                                                                                                                                               ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[1]~8                                                                                                                                               ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[2]~9                                                                                                                                               ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[3]~10                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[4]~11                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[5]~12                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[6]~13                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[7]~14                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[8]~15                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[9]~16                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[10]~17                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[11]~18                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[12]~19                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[13]~20                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[14]~21                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[15]~22                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[16]~23                                                                                                                                             ; 1                 ; 6       ;
; ecg_sclk                                                                                                                                                                                 ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|miso~reg0                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|miso~en                                                                                                                                                   ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[9]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[32]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|trdy~_emulated                                                                                                                                            ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                                            ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|roe~_emulated                                                                                                                                             ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rd_add                                                                                                                                                    ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|wr_add                                                                                                                                                    ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[10]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[11]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[8]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[7]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[6]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[5]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[1]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[4]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[3]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[2]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[31]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[23]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[30]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[29]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[22]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[28]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[27]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[21]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[26]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[25]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[20]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[24]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[23]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[19]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[22]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[21]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[18]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[20]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[19]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[17]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[17]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[18]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[19]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[20]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[21]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[22]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[23]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[0]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[1]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[2]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[3]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[4]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[5]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[6]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[7]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[8]                                                                                                                                                 ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[9]                                                                                                                                                 ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[10]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[11]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[12]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[13]                                                                                                                                                ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[14]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[15]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|rx_buf[16]                                                                                                                                                ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[18]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[15]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[14]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[13]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[12]                                                                                                                                               ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[17]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|bit_cnt[16]                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[16]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[15]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[14]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[13]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[12]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[11]~_emulated                                                                                                                                      ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[10]~_emulated                                                                                                                                      ; 0                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[9]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[8]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[7]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[6]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[5]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[4]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[3]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[2]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[1]~_emulated                                                                                                                                       ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[0]~_emulated                                                                                                                                       ; 0                 ; 0       ;
; ecg_tx_load_en                                                                                                                                                                           ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|process_1~1                                                                                                                                               ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|process_1~4                                                                                                                                               ; 0                 ; 6       ;
; ecg_st_load_trdy                                                                                                                                                                         ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|process_1~2                                                                                                                                               ; 1                 ; 6       ;
; ecg_rx_req                                                                                                                                                                               ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|process_1~4                                                                                                                                               ; 1                 ; 0       ;
;      - SPI_slave:ecg_spi_ports|process_1~9                                                                                                                                               ; 1                 ; 0       ;
; ecg_st_load_rrdy                                                                                                                                                                         ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|process_1~4                                                                                                                                               ; 1                 ; 6       ;
; ecg_st_load_roe                                                                                                                                                                          ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|process_1~5                                                                                                                                               ; 0                 ; 6       ;
; ecg_fir_ast_sink_error[0]                                                                                                                                                                ;                   ;         ;
;      - LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                  ; 1                 ; 6       ;
; rec_st_load_trdy                                                                                                                                                                         ;                   ;         ;
;      - SPI_slave:rec_spi_ports|process_1~2                                                                                                                                               ; 0                 ; 6       ;
; rec_st_load_rrdy                                                                                                                                                                         ;                   ;         ;
;      - SPI_slave:rec_spi_ports|process_1~4                                                                                                                                               ; 0                 ; 6       ;
; rec_st_load_roe                                                                                                                                                                          ;                   ;         ;
;      - SPI_slave:rec_spi_ports|process_1~5                                                                                                                                               ; 0                 ; 6       ;
; i2s_lrclk                                                                                                                                                                                ;                   ;         ;
;      - LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                    ; 1                 ; 6       ;
;      - LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                    ; 1                 ; 6       ;
;      - LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add2~0                                                                  ; 1                 ; 6       ;
;      - LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add2~0                                                                  ; 1                 ; 6       ;
;      - LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]~0                                                ; 1                 ; 6       ;
;      - LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add2~1                                                                  ; 1                 ; 6       ;
;      - I2S:i2s_ports|l_get_data~0                                                                                                                                                        ; 1                 ; 6       ;
;      - I2S:i2s_ports|r_get_data~0                                                                                                                                                        ; 1                 ; 6       ;
;      - LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0      ; 1                 ; 6       ;
;      - LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~feeder ; 1                 ; 6       ;
; i2s_l_fir_ast_sink_error[0]                                                                                                                                                              ;                   ;         ;
;      - LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                    ; 1                 ; 6       ;
; i2s_r_fir_ast_sink_error[0]                                                                                                                                                              ;                   ;         ;
;      - LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                    ; 0                 ; 6       ;
; ecg_tx_load_data[23]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[23]~2                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[23]~1                                                                                                                                              ; 1                 ; 6       ;
; ecg_tx_load_data[22]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[22]~6                                                                                                                                              ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[22]~5                                                                                                                                              ; 0                 ; 6       ;
; ecg_tx_load_data[21]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[21]~10                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[21]~9                                                                                                                                              ; 0                 ; 6       ;
; ecg_tx_load_data[20]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[20]~14                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[20]~13                                                                                                                                             ; 1                 ; 6       ;
; ecg_tx_load_data[19]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[19]~18                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[19]~17                                                                                                                                             ; 0                 ; 6       ;
; ecg_tx_load_data[18]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[18]~22                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[18]~21                                                                                                                                             ; 0                 ; 6       ;
; ecg_tx_load_data[17]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[17]~26                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[17]~25                                                                                                                                             ; 0                 ; 6       ;
; i2s_clk                                                                                                                                                                                  ;                   ;         ;
; i2s_adc_data                                                                                                                                                                             ;                   ;         ;
;      - I2S:i2s_ports|r_sr_in[0]                                                                                                                                                          ; 0                 ; 6       ;
;      - I2S:i2s_ports|l_sr_in[0]~feeder                                                                                                                                                   ; 0                 ; 6       ;
; ecg_tx_load_data[16]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[16]~30                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[16]~29                                                                                                                                             ; 0                 ; 6       ;
; i2s_bclk                                                                                                                                                                                 ;                   ;         ;
;      - I2S:i2s_ports|zbclk~feeder                                                                                                                                                        ; 0                 ; 6       ;
; ecg_tx_load_data[15]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[15]~34                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[15]~33                                                                                                                                             ; 1                 ; 6       ;
; ecg_tx_load_data[14]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[14]~38                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[14]~37                                                                                                                                             ; 1                 ; 6       ;
; ecg_tx_load_data[13]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[13]~42                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[13]~41                                                                                                                                             ; 0                 ; 6       ;
; ecg_tx_load_data[12]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[12]~46                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[12]~45                                                                                                                                             ; 1                 ; 6       ;
; ecg_tx_load_data[11]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[11]~50                                                                                                                                             ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[11]~49                                                                                                                                             ; 0                 ; 6       ;
; ecg_tx_load_data[10]                                                                                                                                                                     ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[10]~54                                                                                                                                             ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[10]~53                                                                                                                                             ; 1                 ; 6       ;
; ecg_tx_load_data[9]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[9]~58                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[9]~57                                                                                                                                              ; 1                 ; 6       ;
; ecg_tx_load_data[8]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[8]~62                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[8]~61                                                                                                                                              ; 1                 ; 6       ;
; ecg_tx_load_data[7]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[7]~66                                                                                                                                              ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[7]~65                                                                                                                                              ; 0                 ; 6       ;
; ecg_tx_load_data[6]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[6]~70                                                                                                                                              ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[6]~69                                                                                                                                              ; 0                 ; 6       ;
; ecg_tx_load_data[5]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[5]~74                                                                                                                                              ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[5]~73                                                                                                                                              ; 0                 ; 6       ;
; ecg_tx_load_data[4]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[4]~78                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[4]~77                                                                                                                                              ; 1                 ; 6       ;
; ecg_tx_load_data[3]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[3]~82                                                                                                                                              ; 0                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[3]~81                                                                                                                                              ; 0                 ; 6       ;
; ecg_tx_load_data[2]                                                                                                                                                                      ;                   ;         ;
;      - SPI_slave:ecg_spi_ports|tx_buf[2]~86                                                                                                                                              ; 1                 ; 6       ;
;      - SPI_slave:ecg_spi_ports|tx_buf[2]~85                                                                                                                                              ; 1                 ; 6       ;
; ecg_tx_load_data[1]                                                                                                                                                                      ;                   ;         ;
; ecg_tx_load_data[0]                                                                                                                                                                      ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; I2S:i2s_ports|l_get_data~0                                                                                                                                                   ; LCCOMB_X15_Y5_N22  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2S:i2s_ports|r_get_data~0                                                                                                                                                   ; LCCOMB_X15_Y5_N24  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                              ; FF_X19_Y5_N21      ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0] ; FF_X14_Y3_N5       ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; FF_X19_Y5_N23      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; FF_X19_Y5_N9       ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; FF_X17_Y6_N5       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; FF_X16_Y6_N27      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                 ; FF_X19_Y2_N25      ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ; FF_X40_Y15_N15     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0                                  ; LCCOMB_X16_Y6_N28  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                                ; FF_X26_Y8_N13      ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]   ; FF_X15_Y4_N21      ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]           ; FF_X22_Y8_N13      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]           ; FF_X26_Y8_N27      ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                  ; FF_X10_Y8_N23      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                  ; FF_X10_Y8_N17      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                   ; FF_X17_Y8_N3       ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                             ; FF_X7_Y8_N9        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0                                    ; LCCOMB_X10_Y8_N22  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                                ; FF_X21_Y4_N17      ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]   ; FF_X12_Y4_N29      ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]           ; FF_X16_Y4_N21      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]           ; FF_X21_Y4_N29      ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                  ; FF_X16_Y4_N11      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                  ; FF_X9_Y4_N29       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                   ; FF_X16_Y4_N17      ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                             ; FF_X9_Y4_N1        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0                                    ; LCCOMB_X10_Y4_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:ecg_spi_ports|miso~4                                                                                                                                               ; LCCOMB_X39_Y14_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:ecg_spi_ports|miso~en                                                                                                                                              ; FF_X38_Y14_N5      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SPI_slave:ecg_spi_ports|process_1~1                                                                                                                                          ; LCCOMB_X40_Y15_N8  ; 48      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; SPI_slave:ecg_spi_ports|process_1~8                                                                                                                                          ; LCCOMB_X39_Y14_N2  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:ecg_spi_ports|process_1~9                                                                                                                                          ; LCCOMB_X40_Y15_N6  ; 24      ; Latch enable               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; SPI_slave:ecg_spi_ports|roe~0                                                                                                                                                ; LCCOMB_X40_Y15_N28 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:ecg_spi_ports|rrdy~0                                                                                                                                               ; LCCOMB_X40_Y15_N16 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:ecg_spi_ports|trdy~0                                                                                                                                               ; LCCOMB_X38_Y15_N22 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:rec_spi_ports|miso~4                                                                                                                                               ; LCCOMB_X28_Y2_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:rec_spi_ports|miso~en                                                                                                                                              ; FF_X28_Y2_N29      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SPI_slave:rec_spi_ports|process_1~0                                                                                                                                          ; LCCOMB_X22_Y1_N20  ; 24      ; Latch enable               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; SPI_slave:rec_spi_ports|process_1~8                                                                                                                                          ; LCCOMB_X28_Y2_N0   ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:rec_spi_ports|roe~0                                                                                                                                                ; LCCOMB_X26_Y2_N24  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:rec_spi_ports|rrdy~0                                                                                                                                               ; LCCOMB_X29_Y2_N22  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_slave:rec_spi_ports|trdy~0                                                                                                                                               ; LCCOMB_X27_Y2_N12  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ecg_sclk                                                                                                                                                                     ; PIN_U12            ; 87      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ecg_ss_n                                                                                                                                                                     ; PIN_T12            ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fir_clk                                                                                                                                                                      ; PIN_T21            ; 819     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; i2s_clk                                                                                                                                                                      ; PIN_G21            ; 52      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; rec_sclk                                                                                                                                                                     ; PIN_AA17           ; 89      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rec_ss_n                                                                                                                                                                     ; PIN_AB17           ; 119     ; Async. clear, Latch enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                    ;
+-------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; SPI_slave:ecg_spi_ports|process_1~1 ; LCCOMB_X40_Y15_N8 ; 48      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; SPI_slave:ecg_spi_ports|process_1~9 ; LCCOMB_X40_Y15_N6 ; 24      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; SPI_slave:rec_spi_ports|process_1~0 ; LCCOMB_X22_Y1_N20 ; 24      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; fir_clk                             ; PIN_T21           ; 819     ; 98                                   ; Global Clock         ; GCLK9            ; --                        ;
; i2s_clk                             ; PIN_G21           ; 52      ; 2                                    ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                         ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rec_ss_n~input                                                                                                                                                               ; 119     ;
; rec_sclk~input                                                                                                                                                               ; 89      ;
; ecg_sclk~input                                                                                                                                                               ; 87      ;
; SPI_slave:rec_spi_ports|ch_add2                                                                                                                                              ; 50      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                                ; 40      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                                ; 40      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                              ; 40      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]           ; 38      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]           ; 38      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; 38      ;
; ecg_ss_n~input                                                                                                                                                               ; 37      ;
; SPI_slave:ecg_spi_ports|process_1~1                                                                                                                                          ; 35      ;
; rec_mosi~input                                                                                                                                                               ; 31      ;
; SPI_slave:rec_spi_ports|wr_add                                                                                                                                               ; 30      ;
; SPI_slave:ecg_spi_ports|wr_add                                                                                                                                               ; 30      ;
; ecg_mosi~input                                                                                                                                                               ; 29      ;
; SPI_slave:rec_spi_ports|ch_add1                                                                                                                                              ; 26      ;
; I2S:i2s_ports|r_get_data~0                                                                                                                                                   ; 24      ;
; I2S:i2s_ports|l_get_data~0                                                                                                                                                   ; 24      ;
; SPI_slave:rec_spi_ports|process_1~8                                                                                                                                          ; 24      ;
; SPI_slave:ecg_spi_ports|process_1~8                                                                                                                                          ; 24      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                  ; 14      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                  ; 14      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; 14      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                                 ; 13      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                               ; 13      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                                 ; 13      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                 ; 12      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                               ; 12      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                 ; 12      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]                          ; 12      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]                        ; 12      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]                          ; 12      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                                 ; 11      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                               ; 11      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                                 ; 11      ;
; i2s_lrclk~input                                                                                                                                                              ; 10      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                 ; 10      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                               ; 10      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                 ; 10      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                             ; 10      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                             ; 10      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ; 10      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]           ; 10      ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]           ; 10      ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; 10      ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]                       ; 8       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]                     ; 8       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]                       ; 8       ;
; SPI_slave:ecg_spi_ports|rrdy~2                                                                                                                                               ; 8       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                  ; 7       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                  ; 7       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; 7       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                  ; 7       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                  ; 7       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                ; 7       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                   ; 6       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                 ; 6       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                   ; 6       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]   ; 6       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0] ; 6       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]   ; 6       ;
; SPI_slave:rec_spi_ports|bit_cnt[9]                                                                                                                                           ; 6       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]                                     ; 6       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]                                   ; 6       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]                                     ; 6       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                      ; 5       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                    ; 5       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]                                      ; 5       ;
; SPI_slave:rec_spi_ports|bit_cnt[32]                                                                                                                                          ; 5       ;
; SPI_slave:rec_spi_ports|rd_add                                                                                                                                               ; 5       ;
; SPI_slave:ecg_spi_ports|bit_cnt[32]                                                                                                                                          ; 5       ;
; SPI_slave:ecg_spi_ports|rd_add                                                                                                                                               ; 5       ;
; SPI_slave:ecg_spi_ports|bit_cnt[9]                                                                                                                                           ; 5       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                           ; 4       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                           ; 4       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                      ; 4       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                      ; 4       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                    ; 4       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                    ; 4       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                      ; 4       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                      ; 4       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                         ; 4       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux2~0                                                             ; 4       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux2~0                                                           ; 4       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux2~0                                                             ; 4       ;
; SPI_slave:rec_spi_ports|bit_cnt[8]                                                                                                                                           ; 4       ;
; SPI_slave:rec_spi_ports|bit_cnt[11]                                                                                                                                          ; 4       ;
; SPI_slave:rec_spi_ports|bit_cnt[10]                                                                                                                                          ; 4       ;
; SPI_slave:ecg_spi_ports|bit_cnt[11]                                                                                                                                          ; 4       ;
; SPI_slave:ecg_spi_ports|bit_cnt[10]                                                                                                                                          ; 4       ;
; SPI_slave:rec_spi_ports|rrdy~2                                                                                                                                               ; 4       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[4]                                                 ; 4       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[4]                                               ; 4       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[4]                                                 ; 4       ;
; SPI_slave:rec_spi_ports|tx_buf[0]~93                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[0]~93                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[1]~89                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[1]~89                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[2]~85                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[2]~85                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[3]~81                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[3]~81                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[4]~77                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[4]~77                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[5]~73                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[5]~73                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[6]~69                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[6]~69                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[7]~65                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[7]~65                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[8]~61                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[8]~61                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[9]~57                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[9]~57                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[10]~53                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[10]~53                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[11]~49                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[11]~49                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[12]~45                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[12]~45                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[13]~41                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[13]~41                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[14]~37                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[14]~37                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[15]~33                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[15]~33                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[16]~29                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[16]~29                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[17]~25                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[17]~25                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[18]~21                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[18]~21                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[19]~17                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[19]~17                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[20]~13                                                                                                                                        ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[20]~13                                                                                                                                        ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[21]~9                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[21]~9                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[22]~5                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[22]~5                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|tx_buf[23]~1                                                                                                                                         ; 3       ;
; SPI_slave:ecg_spi_ports|tx_buf[23]~1                                                                                                                                         ; 3       ;
; SPI_slave:rec_spi_ports|roe~1                                                                                                                                                ; 3       ;
; SPI_slave:rec_spi_ports|rrdy~1                                                                                                                                               ; 3       ;
; SPI_slave:rec_spi_ports|trdy~1                                                                                                                                               ; 3       ;
; SPI_slave:ecg_spi_ports|roe~1                                                                                                                                                ; 3       ;
; SPI_slave:ecg_spi_ports|rrdy~1                                                                                                                                               ; 3       ;
; SPI_slave:ecg_spi_ports|trdy~1                                                                                                                                               ; 3       ;
; I2S:i2s_ports|pos_edge                                                                                                                                                       ; 3       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0                                    ; 3       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0                                  ; 3       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~0                                    ; 3       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                      ; 3       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                    ; 3       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                      ; 3       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                             ; 3       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                           ; 3       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                             ; 3       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                ; 3       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                ; 3       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                              ; 3       ;
; SPI_slave:rec_spi_ports|bit_cnt[2]                                                                                                                                           ; 3       ;
; SPI_slave:rec_spi_ports|bit_cnt[1]                                                                                                                                           ; 3       ;
; SPI_slave:rec_spi_ports|process_1~5                                                                                                                                          ; 3       ;
; SPI_slave:rec_spi_ports|process_1~4                                                                                                                                          ; 3       ;
; SPI_slave:rec_spi_ports|process_1~2                                                                                                                                          ; 3       ;
; SPI_slave:ecg_spi_ports|bit_cnt[2]                                                                                                                                           ; 3       ;
; SPI_slave:ecg_spi_ports|bit_cnt[1]                                                                                                                                           ; 3       ;
; SPI_slave:ecg_spi_ports|bit_cnt[8]                                                                                                                                           ; 3       ;
; SPI_slave:ecg_spi_ports|process_1~5                                                                                                                                          ; 3       ;
; SPI_slave:ecg_spi_ports|process_1~4                                                                                                                                          ; 3       ;
; SPI_slave:ecg_spi_ports|process_1~2                                                                                                                                          ; 3       ;
; SPI_slave:rec_spi_ports|bit_cnt[4]                                                                                                                                           ; 3       ;
; SPI_slave:rec_spi_ports|bit_cnt[3]                                                                                                                                           ; 3       ;
; SPI_slave:rec_spi_ports|roe~2                                                                                                                                                ; 3       ;
; SPI_slave:rec_spi_ports|trdy~2                                                                                                                                               ; 3       ;
; SPI_slave:ecg_spi_ports|roe~2                                                                                                                                                ; 3       ;
; SPI_slave:ecg_spi_ports|trdy~2                                                                                                                                               ; 3       ;
; ecg_tx_load_data[0]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[1]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[2]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[3]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[4]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[5]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[6]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[7]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[8]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[9]~input                                                                                                                                                    ; 2       ;
; ecg_tx_load_data[10]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[11]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[12]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[13]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[14]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[15]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[16]~input                                                                                                                                                   ; 2       ;
; i2s_adc_data~input                                                                                                                                                           ; 2       ;
; ecg_tx_load_data[17]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[18]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[19]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[20]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[21]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[22]~input                                                                                                                                                   ; 2       ;
; ecg_tx_load_data[23]~input                                                                                                                                                   ; 2       ;
; ecg_rx_req~input                                                                                                                                                             ; 2       ;
; ecg_tx_load_en~input                                                                                                                                                         ; 2       ;
; rec_rx_req~input                                                                                                                                                             ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[16]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[15]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[14]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[13]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[12]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[11]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[10]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[9]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[8]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[7]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[6]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[5]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[4]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[3]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[2]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[1]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[0]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[23]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[22]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[21]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[20]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[19]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[18]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_data[17]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[23]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[22]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[21]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[20]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[19]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[18]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[17]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[16]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[15]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[14]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[13]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[12]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[11]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[10]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[9]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[8]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[7]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[6]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[5]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[4]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[3]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[2]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[1]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_data[0]                                                                                                                                           ; 2       ;
; Mux4to1:mux_ports|Mux23~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux22~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux21~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux20~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux19~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux18~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux17~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux16~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux15~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux14~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux13~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux12~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux11~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux10~1                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux9~1                                                                                                                                                     ; 2       ;
; Mux4to1:mux_ports|Mux8~1                                                                                                                                                     ; 2       ;
; Mux4to1:mux_ports|Mux7~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[16]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[17]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[12]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[13]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[14]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[15]                                                                                                                                          ; 2       ;
; I2S:i2s_ports|zzbclk                                                                                                                                                         ; 2       ;
; Mux4to1:mux_ports|Mux6~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[18]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[16]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[15]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[14]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[13]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[12]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[11]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[10]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[9]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[8]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[7]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[6]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[5]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[4]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[3]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[2]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[1]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[0]                                                                                                                                            ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[23]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[22]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[21]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[20]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[19]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[18]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|rx_buf[17]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[19]                                                                                                                                          ; 2       ;
; I2S:i2s_ports|r_sr_in[16]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[15]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[14]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[13]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[12]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[11]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[10]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[9]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[8]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[7]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[6]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[5]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[4]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[3]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[2]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[1]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[0]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[22]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[21]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[20]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[19]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|r_sr_in[18]                                                                                                                                                    ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                     ; 2       ;
; I2S:i2s_ports|r_sr_in[17]                                                                                                                                                    ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                   ; 2       ;
; I2S:i2s_ports|l_sr_in[16]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[15]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[14]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[13]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[12]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[11]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[10]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[9]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[8]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[7]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[6]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[5]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[4]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[3]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[2]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[1]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[0]                                                                                                                                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[22]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[21]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[20]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[19]                                                                                                                                                    ; 2       ;
; I2S:i2s_ports|l_sr_in[18]                                                                                                                                                    ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                     ; 2       ;
; I2S:i2s_ports|l_sr_in[17]                                                                                                                                                    ; 2       ;
; Mux4to1:mux_ports|Mux5~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[20]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[21]                                                                                                                                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                      ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                    ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                      ; 2       ;
; Mux4to1:mux_ports|Mux4~1                                                                                                                                                     ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                         ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[22]                                                                                                                                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux3~0                                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux4~0                                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux5~0                                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux6~0                                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux7~2                                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux7~0                                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux8~0                                                             ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux3~0                                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux4~0                                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux5~0                                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux6~0                                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux7~2                                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux7~0                                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux8~0                                                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux3~0                                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux4~0                                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux5~0                                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux6~0                                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux7~2                                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux7~0                                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Mux8~0                                                             ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                           ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[23]                                                                                                                                          ; 2       ;
; Mux4to1:mux_ports|Mux3~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[24]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[25]                                                                                                                                          ; 2       ;
; Mux4to1:mux_ports|Mux2~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[26]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[27]                                                                                                                                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                           ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                          ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                         ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                        ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                          ; 2       ;
; Mux4to1:mux_ports|Mux1~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[28]                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[29]                                                                                                                                          ; 2       ;
; Mux4to1:mux_ports|Mux0~1                                                                                                                                                     ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[30]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|tx_buf[23]~2                                                                                                                                         ; 2       ;
; SPI_slave:ecg_spi_ports|tx_buf[23]~2                                                                                                                                         ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[31]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|miso~4                                                                                                                                               ; 2       ;
; SPI_slave:rec_spi_ports|process_1~7                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|process_1~6                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[5]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[6]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[7]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[12]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[13]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[14]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[15]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[16]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[17]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[18]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[19]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[20]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[21]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[22]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[23]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[24]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[25]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[26]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[27]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[28]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[29]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[30]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[31]                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|roe~6                                                                                                                                                ; 2       ;
; SPI_slave:rec_spi_ports|process_1~1                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|miso~4                                                                                                                                               ; 2       ;
; SPI_slave:ecg_spi_ports|process_1~7                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[3]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[4]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|process_1~6                                                                                                                                          ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[5]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[6]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|bit_cnt[7]                                                                                                                                           ; 2       ;
; SPI_slave:ecg_spi_ports|process_1~0                                                                                                                                          ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[23]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[22]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[21]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[20]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[19]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[18]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[17]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[16]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[15]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[14]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[13]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[12]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[11]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[10]                                                                                                                                           ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[9]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[8]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[7]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[6]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[5]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[4]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[3]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[2]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[1]                                                                                                                                            ; 2       ;
; SPI_slave:rec_spi_ports|rx_buf[0]                                                                                                                                            ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~11                                                            ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~11                                                            ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]                                      ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                      ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                      ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                      ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]                                    ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                    ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                    ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                    ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]                                      ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                      ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                      ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                      ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add1~11                                                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                             ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                           ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                           ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                             ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                             ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]                          ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35]                                              ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]                        ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                            ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35]                                            ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]                          ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                              ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36]                                              ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36]                                            ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36]                                              ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                                ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                                ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                                ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                                ; 2       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                                ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                                ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                                ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                                ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                                ; 2       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                                ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                              ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                              ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                              ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                              ; 2       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                              ; 2       ;
; SPI_slave:rec_spi_ports|bit_cnt[1]~feeder                                                                                                                                    ; 1       ;
; SPI_slave:ecg_spi_ports|bit_cnt[1]~feeder                                                                                                                                    ; 1       ;
; SPI_slave:rec_spi_ports|miso~enfeeder                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|miso~enfeeder                                                                                                                                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]~_Duplicate_8           ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]~_Duplicate_7           ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]~_Duplicate_6            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]~_Duplicate_5            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]~_Duplicate_4            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]~_Duplicate_3            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]~_Duplicate_2            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]~_Duplicate_1           ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]~_Duplicate_2         ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]~_Duplicate_1         ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]~_Duplicate_12          ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]~_Duplicate_11          ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]~_Duplicate_10          ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]~_Duplicate_9           ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]~_Duplicate_8           ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]~_Duplicate_7           ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]~_Duplicate_6            ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]~_Duplicate_5            ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]~_Duplicate_4            ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]~_Duplicate_3            ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]~_Duplicate_2            ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]~_Duplicate_1           ; 1       ;
; i2s_bclk~input                                                                                                                                                               ; 1       ;
; i2s_r_fir_ast_sink_error[0]~input                                                                                                                                            ; 1       ;
; i2s_l_fir_ast_sink_error[0]~input                                                                                                                                            ; 1       ;
; rec_st_load_roe~input                                                                                                                                                        ; 1       ;
; rec_st_load_rrdy~input                                                                                                                                                       ; 1       ;
; rec_st_load_trdy~input                                                                                                                                                       ; 1       ;
; ecg_fir_ast_sink_error[0]~input                                                                                                                                              ; 1       ;
; ecg_st_load_roe~input                                                                                                                                                        ; 1       ;
; ecg_st_load_rrdy~input                                                                                                                                                       ; 1       ;
; ecg_st_load_trdy~input                                                                                                                                                       ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell                                       ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell                                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]~_wirecell                                     ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]~0 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3                                  ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[1]~3                                    ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14                                  ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~14                                  ; 1       ;
; SPI_slave:rec_spi_ports|bit_cnt[2]~0                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|bit_cnt[2]~0                                                                                                                                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                   ; 1       ;
; Mux4to1:mux_ports|Mux23~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[0]~95                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[0]~95                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[0]~94                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[0]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[0]~94                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[0]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                   ; 1       ;
; Mux4to1:mux_ports|Mux22~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[1]~91                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[1]~91                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[1]~90                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[1]~90                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[1]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                   ; 1       ;
; Mux4to1:mux_ports|Mux21~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[2]~87                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[2]~87                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[2]~86                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[2]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[2]~86                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[2]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                   ; 1       ;
; Mux4to1:mux_ports|Mux20~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[3]~83                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[3]~83                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[3]~82                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[3]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[3]~82                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[3]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                   ; 1       ;
; Mux4to1:mux_ports|Mux19~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[4]~79                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[4]~79                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[4]~78                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[4]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[4]~78                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[4]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                   ; 1       ;
; Mux4to1:mux_ports|Mux18~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[5]~75                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[5]~75                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[5]~74                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[5]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[5]~74                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[5]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                   ; 1       ;
; Mux4to1:mux_ports|Mux17~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[6]~71                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[6]~71                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[6]~70                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[6]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[6]~70                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[6]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                   ; 1       ;
; Mux4to1:mux_ports|Mux16~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[7]~67                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[7]~67                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[7]~66                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[7]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[7]~66                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[7]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                   ; 1       ;
; Mux4to1:mux_ports|Mux15~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[8]~63                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[8]~63                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[8]~62                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[8]~62                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[8]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                   ; 1       ;
; Mux4to1:mux_ports|Mux14~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                 ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                   ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[9]~59                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[9]~59                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[9]~58                                                                                                                                         ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[9]~_emulated                                                                                                                                  ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[9]~58                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[9]~_emulated                                                                                                                                  ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                  ; 1       ;
; Mux4to1:mux_ports|Mux13~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[10]~55                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[10]~55                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[10]~54                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[10]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[10]~54                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[10]~_emulated                                                                                                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                  ; 1       ;
; Mux4to1:mux_ports|Mux12~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[11]~51                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[11]~51                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[11]~50                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[11]~50                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[11]~_emulated                                                                                                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                  ; 1       ;
; Mux4to1:mux_ports|Mux11~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[12]~47                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[12]~47                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[12]~46                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[12]~46                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[12]~_emulated                                                                                                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                  ; 1       ;
; Mux4to1:mux_ports|Mux10~0                                                                                                                                                    ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[13]~43                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[13]~43                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[13]~42                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[13]~42                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[13]~_emulated                                                                                                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                  ; 1       ;
; Mux4to1:mux_ports|Mux9~0                                                                                                                                                     ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[14]~39                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[14]~39                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[14]~38                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[14]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[14]~38                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[14]~_emulated                                                                                                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                  ; 1       ;
; Mux4to1:mux_ports|Mux8~0                                                                                                                                                     ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[15]~35                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[15]~35                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[15]~34                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[15]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[15]~34                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[15]~_emulated                                                                                                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                  ; 1       ;
; Mux4to1:mux_ports|Mux7~0                                                                                                                                                     ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[16]~31                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[16]~31                                                                                                                                        ; 1       ;
; I2S:i2s_ports|zbclk                                                                                                                                                          ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[16]~30                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[16]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[16]~30                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[16]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[16]~23                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[15]~22                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[14]~21                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[13]~20                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[12]~19                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[11]~18                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[10]~17                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[9]~16                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[8]~15                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[7]~14                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[6]~13                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[5]~12                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[4]~11                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[3]~10                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[2]~9                                                                                                                                          ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[1]~8                                                                                                                                          ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[0]~7                                                                                                                                          ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[23]~6                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[22]~5                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[21]~4                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[20]~3                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[19]~2                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[18]~1                                                                                                                                         ; 1       ;
; SPI_slave:ecg_spi_ports|rx_buf[17]~0                                                                                                                                         ; 1       ;
; I2S:i2s_ports|pos_edge~0                                                                                                                                                     ; 1       ;
; I2S:i2s_ports|zzzbclk                                                                                                                                                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                  ; 1       ;
; Mux4to1:mux_ports|Mux6~0                                                                                                                                                     ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[17]~27                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[17]~27                                                                                                                                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17                                  ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~17                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[17]~26                                                                                                                                        ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[17]~_emulated                                                                                                                                 ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[17]~26                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[17]~_emulated                                                                                                                                 ; 1       ;
; I2S:i2s_ports|r_sr_in[23]                                                                                                                                                    ; 1       ;
; I2S:i2s_ports|l_sr_in[23]                                                                                                                                                    ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                  ; 1       ;
; Mux4to1:mux_ports|Mux5~0                                                                                                                                                     ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                  ; 1       ;
; SPI_slave:rec_spi_ports|tx_buf[18]~23                                                                                                                                        ; 1       ;
; SPI_slave:ecg_spi_ports|tx_buf[18]~23                                                                                                                                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0                         ; 1       ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                         ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq~0                                                 ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2                                    ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~1                                    ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add11~1                                                            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|Add11~0                                                            ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~4                                    ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                        ; 1       ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]   ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                       ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq~0                                               ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]                      ; 1       ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~2                                  ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 768  ; 32                          ; 24                          ; 32                          ; 24                          ; 768                 ; 1    ; None ; M9K_X13_Y3_N0 ; Old data             ; Old data        ; Old data        ; Yes           ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 768  ; 32                          ; 24                          ; 32                          ; 24                          ; 768                 ; 1    ; None ; M9K_X13_Y8_N0 ; Old data             ; Old data        ; Old data        ; Yes           ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_b4o3:auto_generated|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 768  ; 32                          ; 24                          ; 32                          ; 24                          ; 768                 ; 1    ; None ; M9K_X13_Y4_N0 ; Old data             ; Old data        ; Old data        ; Yes           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 3           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 6           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 9           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 6           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                       ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]      ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ;                            ; DSPMULT_X18_Y7_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ;                            ; DSPMULT_X18_Y8_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]    ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y1_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y1_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y3_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]      ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1   ;                            ; DSPMULT_X18_Y5_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1   ;                            ; DSPMULT_X18_Y4_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,464 / 47,787 ( 3 % ) ;
; C16 interconnects     ; 47 / 1,804 ( 3 % )     ;
; C4 interconnects      ; 682 / 31,272 ( 2 % )   ;
; Direct links          ; 323 / 47,787 ( < 1 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )        ;
; Local interconnects   ; 684 / 15,408 ( 4 % )   ;
; R24 interconnects     ; 33 / 1,775 ( 2 % )     ;
; R4 interconnects      ; 1,062 / 41,310 ( 3 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.76) ; Number of LABs  (Total = 106) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 5                             ;
; 3                                           ; 4                             ;
; 4                                           ; 3                             ;
; 5                                           ; 1                             ;
; 6                                           ; 3                             ;
; 7                                           ; 1                             ;
; 8                                           ; 3                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 5                             ;
; 12                                          ; 5                             ;
; 13                                          ; 7                             ;
; 14                                          ; 4                             ;
; 15                                          ; 6                             ;
; 16                                          ; 47                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.65) ; Number of LABs  (Total = 106) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 20                            ;
; 1 Clock                            ; 73                            ;
; 1 Clock enable                     ; 40                            ;
; 1 Sync. load                       ; 9                             ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 32                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.91) ; Number of LABs  (Total = 106) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 8                             ;
; 3                                            ; 0                             ;
; 4                                            ; 5                             ;
; 5                                            ; 0                             ;
; 6                                            ; 4                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 0                             ;
; 15                                           ; 0                             ;
; 16                                           ; 4                             ;
; 17                                           ; 3                             ;
; 18                                           ; 1                             ;
; 19                                           ; 3                             ;
; 20                                           ; 8                             ;
; 21                                           ; 2                             ;
; 22                                           ; 7                             ;
; 23                                           ; 1                             ;
; 24                                           ; 4                             ;
; 25                                           ; 4                             ;
; 26                                           ; 7                             ;
; 27                                           ; 7                             ;
; 28                                           ; 3                             ;
; 29                                           ; 8                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
; 32                                           ; 18                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.48) ; Number of LABs  (Total = 106) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 10                            ;
; 2                                               ; 16                            ;
; 3                                               ; 11                            ;
; 4                                               ; 5                             ;
; 5                                               ; 6                             ;
; 6                                               ; 11                            ;
; 7                                               ; 0                             ;
; 8                                               ; 7                             ;
; 9                                               ; 10                            ;
; 10                                              ; 5                             ;
; 11                                              ; 5                             ;
; 12                                              ; 2                             ;
; 13                                              ; 5                             ;
; 14                                              ; 1                             ;
; 15                                              ; 3                             ;
; 16                                              ; 5                             ;
; 17                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.35) ; Number of LABs  (Total = 106) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 0                             ;
; 2                                           ; 8                             ;
; 3                                           ; 11                            ;
; 4                                           ; 8                             ;
; 5                                           ; 13                            ;
; 6                                           ; 5                             ;
; 7                                           ; 6                             ;
; 8                                           ; 1                             ;
; 9                                           ; 7                             ;
; 10                                          ; 5                             ;
; 11                                          ; 7                             ;
; 12                                          ; 5                             ;
; 13                                          ; 7                             ;
; 14                                          ; 0                             ;
; 15                                          ; 3                             ;
; 16                                          ; 4                             ;
; 17                                          ; 6                             ;
; 18                                          ; 0                             ;
; 19                                          ; 1                             ;
; 20                                          ; 5                             ;
; 21                                          ; 1                             ;
; 22                                          ; 0                             ;
; 23                                          ; 0                             ;
; 24                                          ; 2                             ;
; 25                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                     ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+-------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                    ; 24           ; 0            ; 24           ; 0            ; 0            ; 161       ; 24           ; 0            ; 161       ; 161       ; 0            ; 109          ; 0            ; 0            ; 54           ; 0            ; 109          ; 54           ; 0            ; 0            ; 0            ; 109          ; 0            ; 0            ; 0            ; 0            ; 0            ; 161       ; 0            ; 0            ;
; Total Unchecked               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable            ; 137          ; 161          ; 137          ; 161          ; 161          ; 0         ; 137          ; 161          ; 0         ; 0         ; 161          ; 52           ; 161          ; 161          ; 107          ; 161          ; 52           ; 107          ; 161          ; 161          ; 161          ; 52           ; 161          ; 161          ; 161          ; 161          ; 161          ; 0         ; 161          ; 161          ;
; Total Fail                    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ecg_st_load_en                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_trdy                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_rrdy                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_roe                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_busy                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_miso                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_fir_ast_sink_error[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_fir_ast_source_valid      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_fir_ast_source_error[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_fir_ast_source_error[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_st_load_en                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_trdy                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rrdy                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_roe                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[8]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[9]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[10]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[11]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[12]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[13]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[14]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[15]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[16]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[17]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[18]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[19]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[20]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[21]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[22]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_data[23]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_busy                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_miso                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_ch1                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_ch2                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_led_out[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_led_out[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_fir_ast_sink_error[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_fir_ast_source_valid    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_fir_ast_source_error[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_fir_ast_source_error[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_fir_ast_sink_error[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_fir_ast_source_valid    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_fir_ast_source_error[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_fir_ast_source_error[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_ss_n                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_ss_n                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fir_clk                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_rx_req                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_mosi                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_sclk                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_mosi                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_sclk                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_en                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_st_load_trdy              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_rx_req                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_st_load_rrdy              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_st_load_roe               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_fir_ast_sink_error[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_st_load_trdy              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_st_load_rrdy              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rec_st_load_roe               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_lrclk                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_l_fir_ast_sink_error[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_r_fir_ast_sink_error[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_clk                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_adc_data                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2s_bclk                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ecg_tx_load_data[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+-------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                            ;
+-------------------------------+----------------------+-------------------+
; Source Clock(s)               ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------------+----------------------+-------------------+
; rec_sclk                      ; rec_ss_n             ; 53.4              ;
; I/O                           ; ecg_sclk             ; 18.4              ;
; I/O                           ; rec_sclk             ; 14.4              ;
; ecg_sclk                      ; ecg_rx_req,ecg_ss_n  ; 12.8              ;
; I/O                           ; rec_ss_n             ; 7.2               ;
; fir_clk,rec_ss_n,rec_sclk,I/O ; rec_sclk             ; 3.8               ;
; ecg_sclk                      ; ecg_sclk             ; 3.2               ;
; i2s_clk                       ; fir_clk              ; 1.9               ;
+-------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                               ; Destination Register                                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SPI_slave:rec_spi_ports|rx_buf[23]                                                                                                            ; rec_rx_data[23]                                                                                                                                         ; 2.515             ;
; SPI_slave:rec_spi_ports|rx_buf[22]                                                                                                            ; rec_rx_data[22]                                                                                                                                         ; 2.308             ;
; SPI_slave:rec_spi_ports|rx_buf[18]                                                                                                            ; rec_rx_data[18]                                                                                                                                         ; 2.308             ;
; SPI_slave:rec_spi_ports|rx_buf[7]                                                                                                             ; rec_rx_data[7]                                                                                                                                          ; 2.253             ;
; SPI_slave:rec_spi_ports|rx_buf[6]                                                                                                             ; rec_rx_data[6]                                                                                                                                          ; 2.253             ;
; SPI_slave:rec_spi_ports|rx_buf[5]                                                                                                             ; rec_rx_data[5]                                                                                                                                          ; 2.253             ;
; SPI_slave:rec_spi_ports|rx_buf[4]                                                                                                             ; rec_rx_data[4]                                                                                                                                          ; 2.253             ;
; SPI_slave:rec_spi_ports|rx_buf[3]                                                                                                             ; rec_rx_data[3]                                                                                                                                          ; 2.253             ;
; SPI_slave:rec_spi_ports|rx_buf[20]                                                                                                            ; rec_rx_data[20]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[19]                                                                                                            ; rec_rx_data[19]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[17]                                                                                                            ; rec_rx_data[17]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[16]                                                                                                            ; rec_rx_data[16]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[15]                                                                                                            ; rec_rx_data[15]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[14]                                                                                                            ; rec_rx_data[14]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[13]                                                                                                            ; rec_rx_data[13]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[12]                                                                                                            ; rec_rx_data[12]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[11]                                                                                                            ; rec_rx_data[11]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[10]                                                                                                            ; rec_rx_data[10]                                                                                                                                         ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[8]                                                                                                             ; rec_rx_data[8]                                                                                                                                          ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[0]                                                                                                             ; rec_rx_data[0]                                                                                                                                          ; 2.252             ;
; SPI_slave:rec_spi_ports|rx_buf[21]                                                                                                            ; rec_rx_data[21]                                                                                                                                         ; 2.045             ;
; SPI_slave:rec_spi_ports|rx_buf[2]                                                                                                             ; rec_rx_data[2]                                                                                                                                          ; 2.045             ;
; SPI_slave:rec_spi_ports|rx_buf[1]                                                                                                             ; rec_rx_data[1]                                                                                                                                          ; 2.045             ;
; SPI_slave:rec_spi_ports|rx_buf[9]                                                                                                             ; rec_rx_data[9]                                                                                                                                          ; 1.816             ;
; ecg_ss_n                                                                                                                                      ; SPI_slave:ecg_spi_ports|bit_cnt[11]                                                                                                                     ; 1.009             ;
; ecg_sclk                                                                                                                                      ; SPI_slave:ecg_spi_ports|rx_buf[13]                                                                                                                      ; 0.747             ;
; rec_ss_n                                                                                                                                      ; SPI_slave:rec_spi_ports|tx_buf[10]~_emulated                                                                                                            ; 0.685             ;
; ecg_tx_load_en                                                                                                                                ; SPI_slave:ecg_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.674             ;
; SPI_slave:ecg_spi_ports|rx_buf[22]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22] ; 0.644             ;
; SPI_slave:ecg_spi_ports|rx_buf[4]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]  ; 0.644             ;
; SPI_slave:ecg_spi_ports|rrdy~1                                                                                                                ; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                  ; 0.598             ;
; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                        ; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                  ; 0.598             ;
; ecg_rx_req                                                                                                                                    ; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                  ; 0.598             ;
; ecg_st_load_rrdy                                                                                                                              ; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                  ; 0.598             ;
; SPI_slave:ecg_spi_ports|rx_buf[21]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21] ; 0.534             ;
; SPI_slave:ecg_spi_ports|rx_buf[0]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]  ; 0.534             ;
; SPI_slave:ecg_spi_ports|rx_buf[1]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]  ; 0.534             ;
; SPI_slave:ecg_spi_ports|rx_buf[2]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]  ; 0.534             ;
; SPI_slave:ecg_spi_ports|rx_buf[3]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]  ; 0.534             ;
; SPI_slave:ecg_spi_ports|rx_buf[17]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17] ; 0.526             ;
; SPI_slave:ecg_spi_ports|rx_buf[18]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18] ; 0.526             ;
; SPI_slave:ecg_spi_ports|rx_buf[19]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19] ; 0.526             ;
; SPI_slave:ecg_spi_ports|rx_buf[20]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20] ; 0.526             ;
; SPI_slave:ecg_spi_ports|rx_buf[23]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[5]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]  ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[6]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]  ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[7]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]  ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[8]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]  ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[9]                                                                                                             ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]  ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[10]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[11]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[12]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[13]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[14]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[15]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15] ; 0.521             ;
; SPI_slave:ecg_spi_ports|rx_buf[16]                                                                                                            ; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16] ; 0.521             ;
; rec_sclk                                                                                                                                      ; SPI_slave:rec_spi_ports|rx_buf[3]                                                                                                                       ; 0.331             ;
; SPI_slave:ecg_spi_ports|bit_cnt[19]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[13]                                                                                                                      ; 0.327             ;
; SPI_slave:ecg_spi_ports|bit_cnt[21]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[11]                                                                                                                      ; 0.327             ;
; SPI_slave:ecg_spi_ports|bit_cnt[22]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[10]                                                                                                                      ; 0.327             ;
; SPI_slave:ecg_spi_ports|bit_cnt[23]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[9]                                                                                                                       ; 0.327             ;
; SPI_slave:ecg_spi_ports|bit_cnt[27]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[5]                                                                                                                       ; 0.327             ;
; SPI_slave:ecg_spi_ports|bit_cnt[32]                                                                                                           ; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                  ; 0.289             ;
; SPI_slave:ecg_spi_ports|wr_add                                                                                                                ; SPI_slave:ecg_spi_ports|rrdy~_emulated                                                                                                                  ; 0.289             ;
; SPI_slave:ecg_spi_ports|bit_cnt[29]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[3]                                                                                                                       ; 0.254             ;
; SPI_slave:ecg_spi_ports|bit_cnt[30]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[2]                                                                                                                       ; 0.254             ;
; SPI_slave:ecg_spi_ports|bit_cnt[31]                                                                                                           ; SPI_slave:ecg_spi_ports|rx_buf[1]                                                                                                                       ; 0.254             ;
; SPI_slave:rec_spi_ports|tx_buf[20]~_emulated                                                                                                  ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]   ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20] ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]   ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; SPI_slave:rec_spi_ports|ch_add1                                                                                                               ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; SPI_slave:rec_spi_ports|ch_add2                                                                                                               ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; SPI_slave:rec_spi_ports|tx_buf[20]~13                                                                                                         ; SPI_slave:rec_spi_ports|tx_buf[21]~_emulated                                                                                                            ; 0.244             ;
; SPI_slave:rec_spi_ports|tx_buf[0]~_emulated                                                                                                   ; SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                             ; 0.229             ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]    ; SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                             ; 0.229             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]  ; SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                             ; 0.229             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]    ; SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                             ; 0.229             ;
; SPI_slave:rec_spi_ports|tx_buf[0]~93                                                                                                          ; SPI_slave:rec_spi_ports|tx_buf[1]~_emulated                                                                                                             ; 0.229             ;
; SPI_slave:rec_spi_ports|tx_buf[7]~_emulated                                                                                                   ; SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                             ; 0.228             ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]    ; SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                             ; 0.228             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]  ; SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                             ; 0.228             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]    ; SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                             ; 0.228             ;
; SPI_slave:rec_spi_ports|tx_buf[7]~65                                                                                                          ; SPI_slave:rec_spi_ports|tx_buf[8]~_emulated                                                                                                             ; 0.228             ;
; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                  ; SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                            ; 0.222             ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]   ; SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                            ; 0.222             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12] ; SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                            ; 0.222             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]   ; SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                            ; 0.222             ;
; SPI_slave:rec_spi_ports|tx_buf[12]~45                                                                                                         ; SPI_slave:rec_spi_ports|tx_buf[13]~_emulated                                                                                                            ; 0.222             ;
; SPI_slave:rec_spi_ports|tx_buf[10]~_emulated                                                                                                  ; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                            ; 0.221             ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]   ; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                            ; 0.221             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10] ; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                            ; 0.221             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]   ; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                            ; 0.221             ;
; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                  ; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                            ; 0.221             ;
; LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]   ; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                            ; 0.221             ;
; LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11] ; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                            ; 0.221             ;
; LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]   ; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                            ; 0.221             ;
; SPI_slave:rec_spi_ports|tx_buf[10]~53                                                                                                         ; SPI_slave:rec_spi_ports|tx_buf[11]~_emulated                                                                                                            ; 0.221             ;
; SPI_slave:rec_spi_ports|tx_buf[11]~49                                                                                                         ; SPI_slave:rec_spi_ports|tx_buf[12]~_emulated                                                                                                            ; 0.221             ;
; SPI_slave:rec_spi_ports|tx_buf[9]~_emulated                                                                                                   ; SPI_slave:rec_spi_ports|tx_buf[10]~_emulated                                                                                                            ; 0.217             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C16F484C6 for design "top"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 137 pins of 161 total pins
    Info (169086): Pin ecg_st_load_en not assigned to an exact location on the device
    Info (169086): Pin ecg_trdy not assigned to an exact location on the device
    Info (169086): Pin ecg_rrdy not assigned to an exact location on the device
    Info (169086): Pin ecg_roe not assigned to an exact location on the device
    Info (169086): Pin ecg_busy not assigned to an exact location on the device
    Info (169086): Pin ecg_fir_ast_sink_error[1] not assigned to an exact location on the device
    Info (169086): Pin rec_st_load_en not assigned to an exact location on the device
    Info (169086): Pin rec_trdy not assigned to an exact location on the device
    Info (169086): Pin rec_rrdy not assigned to an exact location on the device
    Info (169086): Pin rec_roe not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[0] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[1] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[2] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[3] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[4] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[5] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[6] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[7] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[8] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[9] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[10] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[11] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[12] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[13] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[14] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[15] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[16] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[17] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[18] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[19] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[20] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[21] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[22] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_data[23] not assigned to an exact location on the device
    Info (169086): Pin rec_busy not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[0] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[1] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[2] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[3] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[4] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[5] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[6] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[7] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[8] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[9] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[10] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[11] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[12] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[13] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[14] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[15] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[16] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[17] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[18] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[19] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[20] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[21] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[22] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[23] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[24] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[25] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[26] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[27] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[28] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[29] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[30] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_led_out[31] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[0] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[1] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[2] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[3] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[4] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[5] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[6] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[7] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[8] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[9] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[10] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[11] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[12] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[13] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[14] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[15] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[16] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[17] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[18] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[19] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[20] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[21] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[22] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[23] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[24] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[25] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[26] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[27] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[28] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[29] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[30] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_led_out[31] not assigned to an exact location on the device
    Info (169086): Pin i2s_l_fir_ast_sink_error[1] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_fir_ast_sink_error[1] not assigned to an exact location on the device
    Info (169086): Pin rec_rx_req not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_en not assigned to an exact location on the device
    Info (169086): Pin ecg_st_load_trdy not assigned to an exact location on the device
    Info (169086): Pin ecg_rx_req not assigned to an exact location on the device
    Info (169086): Pin ecg_st_load_rrdy not assigned to an exact location on the device
    Info (169086): Pin ecg_st_load_roe not assigned to an exact location on the device
    Info (169086): Pin ecg_fir_ast_sink_error[0] not assigned to an exact location on the device
    Info (169086): Pin rec_st_load_trdy not assigned to an exact location on the device
    Info (169086): Pin rec_st_load_rrdy not assigned to an exact location on the device
    Info (169086): Pin rec_st_load_roe not assigned to an exact location on the device
    Info (169086): Pin i2s_l_fir_ast_sink_error[0] not assigned to an exact location on the device
    Info (169086): Pin i2s_r_fir_ast_sink_error[0] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[23] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[22] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[21] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[20] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[19] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[18] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[17] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[16] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[15] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[14] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[13] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[12] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[11] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[10] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[9] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[8] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[7] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[6] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[5] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[4] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[3] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[2] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[1] not assigned to an exact location on the device
    Info (169086): Pin ecg_tx_load_data[0] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches.
Info (332104): Reading SDC File: 'LP1000/LP1000_0002.sdc'
Warning (332174): Ignored filter at LP1000_0002.sdc(3): clk could not be matched with a port
Warning (332049): Ignored create_clock at LP1000_0002.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clk} -period "50 MHz" [get_ports {clk}]
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node fir_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node i2s_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node SPI_slave:ecg_spi_ports|process_1~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SPI_slave:ecg_spi_ports|trdy~0
        Info (176357): Destination node SPI_slave:ecg_spi_ports|trdy~2
        Info (176357): Destination node SPI_slave:ecg_spi_ports|rrdy~2
        Info (176357): Destination node SPI_slave:ecg_spi_ports|roe~2
        Info (176357): Destination node SPI_slave:ecg_spi_ports|process_1~2
        Info (176357): Destination node SPI_slave:ecg_spi_ports|rrdy~0
        Info (176357): Destination node SPI_slave:ecg_spi_ports|roe~0
        Info (176357): Destination node SPI_slave:ecg_spi_ports|process_1~5
        Info (176357): Destination node SPI_slave:ecg_spi_ports|tx_buf[23]~2
        Info (176357): Destination node SPI_slave:ecg_spi_ports|tx_buf[22]~6
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node SPI_slave:ecg_spi_ports|process_1~9 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SPI_slave:rec_spi_ports|process_1~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 27 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 41 input, 96 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 1 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.63 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/output_files/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5034 megabytes
    Info: Processing ended: Fri Jun 14 13:59:43 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir - ny_test/output_files/top.fit.smsg.


