// Seed: 613713389
module module_0 (
    output logic id_0,
    output id_1,
    output id_2
);
  assign id_1 = id_3;
  assign id_0 = id_3;
  logic id_4 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input id_1
    , id_3
);
  initial id_2 <= 1;
endmodule
