--
-- Definition of a single port ROM for KCPSM program defined by 2036_example_9.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2036_example_9.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2036_example_9.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2036_example_9.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "0031000062A5000062EC000062EC0000601D00006233000062EC0000629A0000";
attribute INIT_01 of ram_256_x_16 : label is  "050000000333000062A5000062A5000062EC0000003400000033000000320000";
attribute INIT_02 of ram_256_x_16 : label is  "050100000005000063DC000062C2000063D60000402000005026000003050000";
attribute INIT_03 of ram_256_x_16 : label is  "4000000040000000543E00000138000062EC00000038000062EC0000C5010000";
attribute INIT_04 of ram_256_x_16 : label is  "63B4000003AA000062EF000062EC0000624E0000624E0000624E0000624E0000";
attribute INIT_05 of ram_256_x_16 : label is  "624E00000400000062E600005857000063BD0000624E0000620B000063AD0000";
attribute INIT_06 of ram_256_x_16 : label is  "5869000063C500008F30000063C800005C03000054030000620E000003280000";
attribute INIT_07 of ram_256_x_16 : label is  "620E000063BD0000624E0000620B0000621C00005469000084010000624E0000";
attribute INIT_08 of ram_256_x_16 : label is  "041C000063C8000000180000626F000062C2000062C2000005180000626F0000";
attribute INIT_09 of ram_256_x_16 : label is  "0023000000010000621C000040900000509A000062C2000003040000626F0000";
attribute INIT_0A of ram_256_x_16 : label is  "624E0000620E00000320000005000000624E0000620B00000067000000450000";
attribute INIT_0B of ram_256_x_16 : label is  "A500000062C2000023100000626F000062EF000062C2000062C2000062EC0000";
attribute INIT_0C of ram_256_x_16 : label is  "54CD00002010000000FF000062EC000000180000626F000054B1000054B80000";
attribute INIT_0D of ram_256_x_16 : label is  "00EF000000CD000000AB000000890000C2010000201000000207000020100000";
attribute INIT_0E of ram_256_x_16 : label is  "2010000054EB0000201000000000000000800000001000000008000000000000";
attribute INIT_0F of ram_256_x_16 : label is  "62C200008C01000003480000626F00000A0400000C00000063E7000020100000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"0031000062A5000062EC000062EC0000601D00006233000062EC0000629A0000",
               INIT_01 => X"050000000333000062A5000062A5000062EC0000003400000033000000320000",
               INIT_02 => X"050100000005000063DC000062C2000063D60000402000005026000003050000",
               INIT_03 => X"4000000040000000543E00000138000062EC00000038000062EC0000C5010000",
               INIT_04 => X"63B4000003AA000062EF000062EC0000624E0000624E0000624E0000624E0000",
               INIT_05 => X"624E00000400000062E600005857000063BD0000624E0000620B000063AD0000",
               INIT_06 => X"5869000063C500008F30000063C800005C03000054030000620E000003280000",
               INIT_07 => X"620E000063BD0000624E0000620B0000621C00005469000084010000624E0000",
               INIT_08 => X"041C000063C8000000180000626F000062C2000062C2000005180000626F0000",
               INIT_09 => X"0023000000010000621C000040900000509A000062C2000003040000626F0000",
               INIT_0A => X"624E0000620E00000320000005000000624E0000620B00000067000000450000",
               INIT_0B => X"A500000062C2000023100000626F000062EF000062C2000062C2000062EC0000",
               INIT_0C => X"54CD00002010000000FF000062EC000000180000626F000054B1000054B80000",
               INIT_0D => X"00EF000000CD000000AB000000890000C2010000201000000207000020100000",
               INIT_0E => X"2010000054EB0000201000000000000000800000001000000008000000000000",
               INIT_0F => X"62C200008C01000003480000626F00000A0400000C00000063E7000020100000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2036_example_9.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

