# DE1-SoC-games
FPGA implementations of DDR rhythm game and Blackjack on DE1-SoC

## Blackjack Game
- Complete SystemVerilog implementation: betting (switches), hit/stand (keys), LFSR-randomized 312-card deck, VGA graphics, HEX balance display
- <img width="1325" height="775" alt="image" src="https://github.com/user-attachments/assets/b8e56f35-2e80-4eb8-a8fe-bcfd106cab80" />


## DDR Rhythm Game  
- Real-time rhythm game with LED array extension, input processing, scoring logic
- 

**Tech:** SystemVerilog, DE1-SoC Cyclone V, Quartus Prime, VGA driver, LFSR PRNG
