{
    "config_make": "config.mk", 
    "runtime": [
        "OpenCL"
    ], 
    "description": [
        "This is an example that showcases the Hardware Debug of Vector Addition RTL Kernel in Hardware."
    ], 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/vadd.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "gui": false, 
    "xcl": true, 
    "name": "Hardware Debug of Vector Addition With RTL Kernel (RTL)", 
    "host": {
        "host_exe": "host", 
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2", 
                "src/host.cpp"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }
    }, 
    "key_concepts": [
        "RTL Kernel Debug"
    ], 
    "output_files": "tmp_kernel_pack* packaged_kernel*", 
    "os": [
        "Linux"
    ], 
    "targets": [
        "hw", 
        "hw_emu"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "kernel_type": "RTL", 
                    "name": "vadd"
                }
            ], 
            "name": "vadd"
        }
    ], 
    "more_info": [
        " ", 
        "**For more information on the steps involved in debugging Vitis RTL Kernel Designs check the links below**", 
        " ", 
        "[Debug Core setup in the RTL kernel design and host design modifications to allow setup of debug triggers prior to running the kernel](https://github.com/Xilinx/Vitis_Accel_Examples/wiki/rtl_kernel_debug)"
    ]
}
