{"title": "Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.", "fields": ["interleaved memory", "registered memory", "memory segmentation", "smart cache", "memory map", "cache pollution", "conventional memory", "snoopy cache", "mesi protocol", "pipeline burst cache"], "abstract": null, "citation": "Citations (30)", "year": "2014", "departments": ["Texas Instruments", "Texas Instruments", "Indian Institute of Science", "Indian Institute of Science"], "conf": "micro", "authors": ["Nagendra Dwarakanath Gulur.....http://dblp.org/pers/hd/g/Gulur:Nagendra_Dwarakanath", "Mahesh Mehendale.....http://dblp.org/pers/hd/m/Mehendale:Mahesh", "R. Manikantan.....http://dblp.org/pers/hd/m/Manikantan:R=", "R. Govindarajan.....http://dblp.org/pers/hd/g/Govindarajan:R="], "pages": 13}