# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/pla_timerSet.v
# Unit top modules: pla_timerSet.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/pla_timerCompare.v
# Unit top modules: pla_timerCompare.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/pla_timeUpdate.v
# Unit top modules: pla_timeUpdate.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/mux_8X1.v
# Unit top modules: mux_8X1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/demux_1X8.v
# Unit top modules: demux_1X8.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/half_adder.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/full_adder.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/parallel_adder.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/controlB.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/alu.v
# Unit top modules: alu.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second1.v
# Unit top modules: second1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/minute.v
# Unit top modules: minute.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/jk_flipflop.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/counter.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/hour1.v
# Unit top modules: hour1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second2.v
# Unit top modules: second2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/minute2.v
# Unit top modules: minute.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/hourgpt.v
# Unit top modules: hour.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/monthgpt.v
# Unit top modules: month.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/hour2.v
# Unit top modules: hour2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/month.v
# Unit top modules: month.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/date.v
# Unit top modules: date.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/day.v
# Unit top modules: day.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/year.v
# Unit top modules: year.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second1.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 68 (88.31%) signals in SLP and 1 (1.30%) interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4113 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:15 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# VSIM: 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second1.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
run
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 68 (88.31%) signals in SLP and 1 (1.30%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:18 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 68 (88.31%) signals in SLP and 1 (1.30%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4114 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:18 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second2.v
# Unit top modules: second2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second1.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/minute.v
# Unit top modules: minute.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/hour1.v
# Unit top modules: hour1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/second2.v
# Unit top modules: second2.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
run
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 68 (88.31%) signals in SLP and 1 (1.30%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4675 kB (elbread=427 elab2=4113 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:24 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/minute2.v
# Unit top modules: minute.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/month.v
# Unit top modules: month.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/date.v
# Unit top modules: date.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/day.v
# Unit top modules: day.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/year.v
# Error: VCP2000 year.v : (24, 50): Syntax error. Unexpected token: ).
# Error: VCP2000 year.v : (24, 65): Syntax error. Unexpected token: ;.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/year.v
# Unit top modules: year.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
run
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Warning: VCP2515 breadboard.v : (20, 62): Undefined module: minute2 was used. Port connection rules will not be checked at such instantiations.
# Info: VCP2876 breadboard.v : (17, 51): Implicit net declaration, symbol sec1 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (18, 51): Implicit net declaration, symbol sec2 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (19, 52): Implicit net declaration, symbol min1 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (20, 51): Implicit net declaration, symbol min2 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (21, 50): Implicit net declaration, symbol hour1 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (22, 50): Implicit net declaration, symbol hour2 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (23, 50): Implicit net declaration, symbol month has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (24, 48): Implicit net declaration, symbol date has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (25, 47): Implicit net declaration, symbol day has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (26, 48): Implicit net declaration, symbol year has not been declared in module breadboard.
# Unit top modules: breadboard.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Error: ELBREAD_0081 breadboard.v (20): Design unit minute2 instantiated in digital_clock.breadboard not found in searched libraries: digital_clock.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# 
# VSIM: Error: Cannot initialize simulation - no top level  entity/architecture or configuration is selected
# ELBREAD: Elaboration process.
# ELBREAD: Error: ELBREAD_0081 breadboard.v (20): Design unit minute2 instantiated in digital_clock.breadboard not found in searched libraries: digital_clock.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/minute2.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Info: VCP2876 breadboard.v : (17, 51): Implicit net declaration, symbol sec1 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (18, 51): Implicit net declaration, symbol sec2 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (19, 52): Implicit net declaration, symbol min1 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (20, 51): Implicit net declaration, symbol min2 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (21, 50): Implicit net declaration, symbol hour1 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (22, 50): Implicit net declaration, symbol hour2 has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (23, 50): Implicit net declaration, symbol month has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (24, 48): Implicit net declaration, symbol date has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (25, 47): Implicit net declaration, symbol day has not been declared in module breadboard.
# Info: VCP2876 breadboard.v : (26, 48): Implicit net declaration, symbol year has not been declared in module breadboard.
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "month" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "date" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "year" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "month" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "date" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "year" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Warning: breadboard.v (21): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (21): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (22): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (22): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (23): Length of connection (6) does not match the length of port "data" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (23): Length of connection (6) does not match the length of port "databus" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "data" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "databus" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (17): Length of connection (1) does not match the length of port "sec" (6) on instance "/breadboard/s1".
# SLP: Warning: breadboard.v (18): Length of connection (1) does not match the length of port "sec" (6) on instance "/breadboard/s2".
# SLP: Warning: breadboard.v (19): Length of connection (1) does not match the length of port "min" (6) on instance "/breadboard/m1".
# SLP: Warning: breadboard.v (20): Length of connection (1) does not match the length of port "min" (6) on instance "/breadboard/m2".
# SLP: Warning: breadboard.v (21): Length of connection (1) does not match the length of port "hour" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (22): Length of connection (1) does not match the length of port "hour" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (23): Length of connection (1) does not match the length of port "month" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (24): Length of connection (1) does not match the length of port "date" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (25): Length of connection (1) does not match the length of port "day" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (26): Length of connection (1) does not match the length of port "year" (6) on instance "/breadboard/y1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 75 (100.00%) other processes in SLP
# SLP: 168 (94.92%) signals in SLP and 1 (0.56%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4708 kB (elbread=427 elab2=4146 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:38 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Object "/breadboard/str_clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/breadboard/clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/breadboard/databus" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/breadboard/sec" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/breadboard/str_clk" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/breadboard/clk" has already been traced.
# VSIM: 0 object(s) traced.
# VSIM: 10 object(s) traced.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "month" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "date" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "year" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (26): Length of connection (6) does not match the length of port "data" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (26): Length of connection (6) does not match the length of port "databus" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (27): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (27): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (28): Length of connection (6) does not match the length of port "data" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (28): Length of connection (6) does not match the length of port "databus" (3) on instance "/breadboard/dy1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 75 (100.00%) other processes in SLP
# SLP: 166 (94.86%) signals in SLP and 1 (0.57%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4708 kB (elbread=427 elab2=4146 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:42 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/breadboard.v
# Unit top modules: breadboard.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "month" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "date" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "year" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (26): Length of connection (6) does not match the length of port "data" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (26): Length of connection (6) does not match the length of port "databus" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (27): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (27): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (28): Length of connection (6) does not match the length of port "data" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (28): Length of connection (6) does not match the length of port "databus" (3) on instance "/breadboard/dy1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 75 (100.00%) other processes in SLP
# SLP: 166 (94.86%) signals in SLP and 1 (0.57%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4708 kB (elbread=427 elab2=4146 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location E:\LAB\DSD_Project\Digital_Clock_With_Date_-_Calender_DSD_Project\dsd_project\digital_clock\src\wave.asdb
#  6:43 PM, Sunday, January 19, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/LAB/DSD_Project/Digital_Clock_With_Date_-_Calender_DSD_Project/dsd_project/digital_clock/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k17 -work digital_clock $dsn/src/day.v
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+breadboard breadboard
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0049 The "counter" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "second2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "minute2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour1" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "hour2" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "month" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "date" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "day" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "year" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Warning: ELBREAD_0049 The "jk_flipflop" design unit does not have a time unit/precision defined but other design units do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: breadboard.v (11): Length of connection (32) does not match the length of port "high" (1) on instance "/breadboard/c1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (24): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h1".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (25): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/h2".
# SLP: Warning: breadboard.v (26): Length of connection (6) does not match the length of port "data" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (26): Length of connection (6) does not match the length of port "databus" (4) on instance "/breadboard/mn1".
# SLP: Warning: breadboard.v (27): Length of connection (6) does not match the length of port "data" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (27): Length of connection (6) does not match the length of port "databus" (5) on instance "/breadboard/d1".
# SLP: Warning: breadboard.v (28): Length of connection (6) does not match the length of port "data" (3) on instance "/breadboard/dy1".
# SLP: Warning: breadboard.v (28): Length of connection (6) does not match the length of port "databus" (3) on instance "/breadboard/dy1".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 75 (100.00%) other processes in SLP
# SLP: 166 (94.86%) signals in SLP and 1 (0.57%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initial