0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/switch_to_led.v,1634201487,verilog,,C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/testbench.v,,switch_to_led,,,,,,,,
C:/Users/Administrator/Downloads/数字逻辑实验/实验1 3-8译码器实现/switch_to_led/testbench.v,1634261977,verilog,,,,testbench,,,,,,,,
