{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:19:51 2019 " "Info: Processing started: Wed May 15 00:19:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(27) " "Warning (10268): Verilog HDL information at mult.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mult.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Info: Found entity 1: mux_2inputs" {  } { { "mux_2inputs.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f_h_or_b " "Info: Found entity 1: mux_f_h_or_b" {  } { { "mux_f_h_or_b.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcA " "Info: Found entity 1: mux_aluSrcA" {  } { { "mux_aluSrcA.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcB " "Info: Found entity 1: mux_aluSrcB" {  } { { "mux_aluSrcB.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iOrD " "Info: Found entity 1: mux_iOrD" {  } { { "mux_iOrD.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_iOrD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regDst " "Info: Found entity 1: mux_regDst" {  } { { "mux_regDst.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_regDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memToReg " "Info: Found entity 1: mux_memToReg" {  } { { "mux_memToReg.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_memToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pcSrc " "Info: Found entity 1: mux_pcSrc" {  } { { "mux_pcSrc.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_pcSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif_left2 " "Info: Found entity 1: shif_left2" {  } { { "shift_left2.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/shift_left2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeprocessamento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadeprocessamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeProcessamento " "Info: Found entity 1: UnidadeProcessamento" {  } { { "UnidadeProcessamento.bdf" "" { Schematic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeProcessamento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif_left16 " "Info: Found entity 1: shif_left16" {  } { { "shift_left16.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/shift_left16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_leftjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_leftJump " "Info: Found entity 1: shift_leftJump" {  } { { "shift_leftJump.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/shift_leftJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_25_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat_25_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_25_0 " "Info: Found entity 1: concat_25_0" {  } { { "concat_25_0.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/concat_25_0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend26_32 " "Info: Found entity 1: sign_extend26_32" {  } { { "sign_extend26_32.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/sign_extend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dr2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_dr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dr2 " "Info: Found entity 1: mux_dr2" {  } { { "mux_dr2.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_dr2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_store_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_store_f_h_or_b " "Info: Found entity 1: mux_store_f_h_or_b" {  } { { "mux_store_f_h_or_b.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_store_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset UnidadeControle.v(5) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.v(5): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proc_Control " "Info: Found entity 1: Proc_Control" {  } { { "Proc_Control.bdf" "" { Schematic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Proc_Control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcA ALUSrcA VCPU.sv(64) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(64): object \"AluSrcA\" differs only in case from object \"ALUSrcA\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluSrcB ALUSrcB VCPU.sv(68) " "Info (10281): Verilog HDL Declaration information at VCPU.sv(68): object \"AluSrcB\" differs only in case from object \"ALUSrcB\" in the same scope" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file vcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCPU " "Info: Found entity 1: VCPU" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_bwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_BWD " "Info: Found entity 1: mux_BWD" {  } { { "mux_BWD.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_BWD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memwd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memwd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memWD " "Info: Found entity 1: mux_memWD" {  } { { "mux_memWD.V" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/mux_memWD.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shiftop VCPU.sv(312) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(312): created implicit net for \"shiftop\"" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 312 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shiftsout VCPU.sv(313) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(313): created implicit net for \"shiftsout\"" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reginout VCPU.sv(314) " "Warning (10236): Verilog HDL Implicit Net warning at VCPU.sv(314): created implicit net for \"reginout\"" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VCPU.sv(191) " "Critical Warning (10846): Verilog HDL Instantiation warning at VCPU.sv(191): instance has no name" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 191 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VCPU.sv(307) " "Critical Warning (10846): Verilog HDL Instantiation warning at VCPU.sv(307): instance has no name" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 307 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCPU " "Info: Elaborating entity \"VCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst25_0 VCPU.sv(20) " "Warning (10036): Verilog HDL or VHDL warning at VCPU.sv(20): object \"inst25_0\" assigned a value but never read" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt VCPU.sv(21) " "Warning (10036): Verilog HDL or VHDL warning at VCPU.sv(21): object \"shamt\" assigned a value but never read" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct VCPU.sv(22) " "Warning (10036): Verilog HDL or VHDL warning at VCPU.sv(22): object \"funct\" assigned a value but never read" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CurState VCPU.sv(17) " "Warning (10034): Output port \"CurState\" at VCPU.sv(17) has no driver" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:ALUorMemMux " "Info: Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:ALUorMemMux\"" {  } { { "VCPU.sv" "ALUorMemMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "VCPU.sv" "PC" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iOrD mux_iOrD:IorDMux " "Info: Elaborating entity \"mux_iOrD\" for hierarchy \"mux_iOrD:IorDMux\"" {  } { { "VCPU.sv" "IorDMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_BWD mux_BWD:BWDMux " "Info: Elaborating entity \"mux_BWD\" for hierarchy \"mux_BWD:BWDMux\"" {  } { { "VCPU.sv" "BWDMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "VCPU.sv" "Mem" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Mem\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 164 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Mem\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Mem\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Mem\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memWD mux_memWD:comb_3 " "Info: Elaborating entity \"mux_memWD\" for hierarchy \"mux_memWD:comb_3\"" {  } { { "VCPU.sv" "comb_3" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "VCPU.sv" "IR" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regDst mux_regDst:RegDSTMux " "Info: Elaborating entity \"mux_regDst\" for hierarchy \"mux_regDst:RegDSTMux\"" {  } { { "VCPU.sv" "RegDSTMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memToReg mux_memToReg:MemToRegMux " "Info: Elaborating entity \"mux_memToReg\" for hierarchy \"mux_memToReg:MemToRegMux\"" {  } { { "VCPU.sv" "MemToRegMux" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:registers\"" {  } { { "VCPU.sv" "registers" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aluSrcA mux_aluSrcA:ALUSrcA " "Info: Elaborating entity \"mux_aluSrcA\" for hierarchy \"mux_aluSrcA:ALUSrcA\"" {  } { { "VCPU.sv" "ALUSrcA" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aluSrcB mux_aluSrcB:ALUSrcB " "Info: Elaborating entity \"mux_aluSrcB\" for hierarchy \"mux_aluSrcB:ALUSrcB\"" {  } { { "VCPU.sv" "ALUSrcB" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "VCPU.sv" "ALU" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 290 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pcSrc mux_pcSrc:comb_4 " "Info: Elaborating entity \"mux_pcSrc\" for hierarchy \"mux_pcSrc:comb_4\"" {  } { { "VCPU.sv" "comb_4" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 307 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RegD " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RegD\"" {  } { { "VCPU.sv" "RegD" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 316 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[31\] " "Warning (12110): Net \"RegDstOut\[31\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[31\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[30\] " "Warning (12110): Net \"RegDstOut\[30\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[30\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[29\] " "Warning (12110): Net \"RegDstOut\[29\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[29\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[28\] " "Warning (12110): Net \"RegDstOut\[28\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[28\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[27\] " "Warning (12110): Net \"RegDstOut\[27\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[27\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[26\] " "Warning (12110): Net \"RegDstOut\[26\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[26\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[25\] " "Warning (12110): Net \"RegDstOut\[25\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[25\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[24\] " "Warning (12110): Net \"RegDstOut\[24\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[24\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[23\] " "Warning (12110): Net \"RegDstOut\[23\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[23\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[22\] " "Warning (12110): Net \"RegDstOut\[22\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[22\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[21\] " "Warning (12110): Net \"RegDstOut\[21\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[21\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[20\] " "Warning (12110): Net \"RegDstOut\[20\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[20\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[19\] " "Warning (12110): Net \"RegDstOut\[19\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[19\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[18\] " "Warning (12110): Net \"RegDstOut\[18\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[18\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[17\] " "Warning (12110): Net \"RegDstOut\[17\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[17\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[16\] " "Warning (12110): Net \"RegDstOut\[16\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[16\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[15\] " "Warning (12110): Net \"RegDstOut\[15\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[15\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[14\] " "Warning (12110): Net \"RegDstOut\[14\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[14\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[13\] " "Warning (12110): Net \"RegDstOut\[13\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[13\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[12\] " "Warning (12110): Net \"RegDstOut\[12\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[12\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[11\] " "Warning (12110): Net \"RegDstOut\[11\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[11\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[10\] " "Warning (12110): Net \"RegDstOut\[10\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[10\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[9\] " "Warning (12110): Net \"RegDstOut\[9\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[9\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[8\] " "Warning (12110): Net \"RegDstOut\[8\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[8\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[7\] " "Warning (12110): Net \"RegDstOut\[7\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[7\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[6\] " "Warning (12110): Net \"RegDstOut\[6\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[6\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegDstOut\[5\] " "Warning (12110): Net \"RegDstOut\[5\]\" is missing source, defaulting to GND" {  } { { "VCPU.sv" "RegDstOut\[5\]" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 156 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 152 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 148 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:Mem\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "d:/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 144 0 0 } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 185 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[0\] GND " "Warning (13410): Pin \"ControlOp\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[1\] GND " "Warning (13410): Pin \"ControlOp\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[2\] GND " "Warning (13410): Pin \"ControlOp\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[3\] GND " "Warning (13410): Pin \"ControlOp\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[4\] GND " "Warning (13410): Pin \"ControlOp\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ControlOp\[5\] GND " "Warning (13410): Pin \"ControlOp\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[0\] GND " "Warning (13410): Pin \"PCOut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[1\] GND " "Warning (13410): Pin \"PCOut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[2\] GND " "Warning (13410): Pin \"PCOut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[3\] GND " "Warning (13410): Pin \"PCOut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[4\] GND " "Warning (13410): Pin \"PCOut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[5\] GND " "Warning (13410): Pin \"PCOut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[6\] GND " "Warning (13410): Pin \"PCOut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[7\] GND " "Warning (13410): Pin \"PCOut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[8\] GND " "Warning (13410): Pin \"PCOut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[9\] GND " "Warning (13410): Pin \"PCOut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[10\] GND " "Warning (13410): Pin \"PCOut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[11\] GND " "Warning (13410): Pin \"PCOut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[12\] GND " "Warning (13410): Pin \"PCOut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[13\] GND " "Warning (13410): Pin \"PCOut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[14\] GND " "Warning (13410): Pin \"PCOut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[15\] GND " "Warning (13410): Pin \"PCOut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[16\] GND " "Warning (13410): Pin \"PCOut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[17\] GND " "Warning (13410): Pin \"PCOut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[18\] GND " "Warning (13410): Pin \"PCOut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[19\] GND " "Warning (13410): Pin \"PCOut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[20\] GND " "Warning (13410): Pin \"PCOut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[21\] GND " "Warning (13410): Pin \"PCOut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[22\] GND " "Warning (13410): Pin \"PCOut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[23\] GND " "Warning (13410): Pin \"PCOut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[24\] GND " "Warning (13410): Pin \"PCOut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[25\] GND " "Warning (13410): Pin \"PCOut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[26\] GND " "Warning (13410): Pin \"PCOut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[27\] GND " "Warning (13410): Pin \"PCOut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[28\] GND " "Warning (13410): Pin \"PCOut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[29\] GND " "Warning (13410): Pin \"PCOut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[30\] GND " "Warning (13410): Pin \"PCOut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCOut\[31\] GND " "Warning (13410): Pin \"PCOut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[0\] GND " "Warning (13410): Pin \"EPCOut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[1\] GND " "Warning (13410): Pin \"EPCOut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[2\] GND " "Warning (13410): Pin \"EPCOut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[3\] GND " "Warning (13410): Pin \"EPCOut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[4\] GND " "Warning (13410): Pin \"EPCOut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[5\] GND " "Warning (13410): Pin \"EPCOut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[6\] GND " "Warning (13410): Pin \"EPCOut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[7\] GND " "Warning (13410): Pin \"EPCOut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[8\] GND " "Warning (13410): Pin \"EPCOut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[9\] GND " "Warning (13410): Pin \"EPCOut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[10\] GND " "Warning (13410): Pin \"EPCOut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[11\] GND " "Warning (13410): Pin \"EPCOut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[12\] GND " "Warning (13410): Pin \"EPCOut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[13\] GND " "Warning (13410): Pin \"EPCOut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[14\] GND " "Warning (13410): Pin \"EPCOut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[15\] GND " "Warning (13410): Pin \"EPCOut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[16\] GND " "Warning (13410): Pin \"EPCOut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[17\] GND " "Warning (13410): Pin \"EPCOut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[18\] GND " "Warning (13410): Pin \"EPCOut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[19\] GND " "Warning (13410): Pin \"EPCOut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[20\] GND " "Warning (13410): Pin \"EPCOut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[21\] GND " "Warning (13410): Pin \"EPCOut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[22\] GND " "Warning (13410): Pin \"EPCOut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[23\] GND " "Warning (13410): Pin \"EPCOut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[24\] GND " "Warning (13410): Pin \"EPCOut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[25\] GND " "Warning (13410): Pin \"EPCOut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[26\] GND " "Warning (13410): Pin \"EPCOut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[27\] GND " "Warning (13410): Pin \"EPCOut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[28\] GND " "Warning (13410): Pin \"EPCOut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[29\] GND " "Warning (13410): Pin \"EPCOut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[30\] GND " "Warning (13410): Pin \"EPCOut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPCOut\[31\] GND " "Warning (13410): Pin \"EPCOut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[0\] GND " "Warning (13410): Pin \"MDROut\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[1\] GND " "Warning (13410): Pin \"MDROut\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[2\] GND " "Warning (13410): Pin \"MDROut\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[3\] GND " "Warning (13410): Pin \"MDROut\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[4\] GND " "Warning (13410): Pin \"MDROut\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[5\] GND " "Warning (13410): Pin \"MDROut\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[6\] GND " "Warning (13410): Pin \"MDROut\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[7\] GND " "Warning (13410): Pin \"MDROut\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[8\] GND " "Warning (13410): Pin \"MDROut\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[9\] GND " "Warning (13410): Pin \"MDROut\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[10\] GND " "Warning (13410): Pin \"MDROut\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[11\] GND " "Warning (13410): Pin \"MDROut\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[12\] GND " "Warning (13410): Pin \"MDROut\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[13\] GND " "Warning (13410): Pin \"MDROut\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[14\] GND " "Warning (13410): Pin \"MDROut\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[15\] GND " "Warning (13410): Pin \"MDROut\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[16\] GND " "Warning (13410): Pin \"MDROut\[16\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[17\] GND " "Warning (13410): Pin \"MDROut\[17\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[18\] GND " "Warning (13410): Pin \"MDROut\[18\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[19\] GND " "Warning (13410): Pin \"MDROut\[19\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[20\] GND " "Warning (13410): Pin \"MDROut\[20\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[21\] GND " "Warning (13410): Pin \"MDROut\[21\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[22\] GND " "Warning (13410): Pin \"MDROut\[22\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[23\] GND " "Warning (13410): Pin \"MDROut\[23\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[24\] GND " "Warning (13410): Pin \"MDROut\[24\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[25\] GND " "Warning (13410): Pin \"MDROut\[25\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[26\] GND " "Warning (13410): Pin \"MDROut\[26\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[27\] GND " "Warning (13410): Pin \"MDROut\[27\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[28\] GND " "Warning (13410): Pin \"MDROut\[28\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[29\] GND " "Warning (13410): Pin \"MDROut\[29\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[30\] GND " "Warning (13410): Pin \"MDROut\[30\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDROut\[31\] GND " "Warning (13410): Pin \"MDROut\[31\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[0\] GND " "Warning (13410): Pin \"rs\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[1\] GND " "Warning (13410): Pin \"rs\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[2\] GND " "Warning (13410): Pin \"rs\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[3\] GND " "Warning (13410): Pin \"rs\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rs\[4\] GND " "Warning (13410): Pin \"rs\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[0\] GND " "Warning (13410): Pin \"rt\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[1\] GND " "Warning (13410): Pin \"rt\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[2\] GND " "Warning (13410): Pin \"rt\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[3\] GND " "Warning (13410): Pin \"rt\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[4\] GND " "Warning (13410): Pin \"rt\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[0\] GND " "Warning (13410): Pin \"inst15_0\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[1\] GND " "Warning (13410): Pin \"inst15_0\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[2\] GND " "Warning (13410): Pin \"inst15_0\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[3\] GND " "Warning (13410): Pin \"inst15_0\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[4\] GND " "Warning (13410): Pin \"inst15_0\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[5\] GND " "Warning (13410): Pin \"inst15_0\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[6\] GND " "Warning (13410): Pin \"inst15_0\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[7\] GND " "Warning (13410): Pin \"inst15_0\[7\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[8\] GND " "Warning (13410): Pin \"inst15_0\[8\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[9\] GND " "Warning (13410): Pin \"inst15_0\[9\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[10\] GND " "Warning (13410): Pin \"inst15_0\[10\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[11\] GND " "Warning (13410): Pin \"inst15_0\[11\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[12\] GND " "Warning (13410): Pin \"inst15_0\[12\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[13\] GND " "Warning (13410): Pin \"inst15_0\[13\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[14\] GND " "Warning (13410): Pin \"inst15_0\[14\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inst15_0\[15\] GND " "Warning (13410): Pin \"inst15_0\[15\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[0\] GND " "Warning (13410): Pin \"CurState\[0\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[1\] GND " "Warning (13410): Pin \"CurState\[1\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[2\] GND " "Warning (13410): Pin \"CurState\[2\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[3\] GND " "Warning (13410): Pin \"CurState\[3\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[4\] GND " "Warning (13410): Pin \"CurState\[4\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[5\] GND " "Warning (13410): Pin \"CurState\[5\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CurState\[6\] GND " "Warning (13410): Pin \"CurState\[6\]\" is stuck at GND" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 64 " "Info: 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[31\] " "Info: Register \"Registrador:A\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[30\] " "Info: Register \"Registrador:A\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[29\] " "Info: Register \"Registrador:A\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[28\] " "Info: Register \"Registrador:A\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[27\] " "Info: Register \"Registrador:A\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[26\] " "Info: Register \"Registrador:A\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[25\] " "Info: Register \"Registrador:A\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[24\] " "Info: Register \"Registrador:A\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[23\] " "Info: Register \"Registrador:A\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[22\] " "Info: Register \"Registrador:A\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[21\] " "Info: Register \"Registrador:A\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[20\] " "Info: Register \"Registrador:A\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[19\] " "Info: Register \"Registrador:A\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[18\] " "Info: Register \"Registrador:A\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[17\] " "Info: Register \"Registrador:A\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[16\] " "Info: Register \"Registrador:A\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[15\] " "Info: Register \"Registrador:A\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[14\] " "Info: Register \"Registrador:A\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[13\] " "Info: Register \"Registrador:A\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[12\] " "Info: Register \"Registrador:A\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[11\] " "Info: Register \"Registrador:A\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[10\] " "Info: Register \"Registrador:A\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[9\] " "Info: Register \"Registrador:A\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[8\] " "Info: Register \"Registrador:A\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[7\] " "Info: Register \"Registrador:A\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[6\] " "Info: Register \"Registrador:A\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[5\] " "Info: Register \"Registrador:A\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[4\] " "Info: Register \"Registrador:A\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[3\] " "Info: Register \"Registrador:A\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[2\] " "Info: Register \"Registrador:A\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[1\] " "Info: Register \"Registrador:A\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:A\|Saida\[0\] " "Info: Register \"Registrador:A\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[31\] " "Info: Register \"RegDesloc:RegD\|temp\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[30\] " "Info: Register \"RegDesloc:RegD\|temp\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[29\] " "Info: Register \"RegDesloc:RegD\|temp\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[28\] " "Info: Register \"RegDesloc:RegD\|temp\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[27\] " "Info: Register \"RegDesloc:RegD\|temp\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[26\] " "Info: Register \"RegDesloc:RegD\|temp\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[25\] " "Info: Register \"RegDesloc:RegD\|temp\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[24\] " "Info: Register \"RegDesloc:RegD\|temp\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[23\] " "Info: Register \"RegDesloc:RegD\|temp\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[22\] " "Info: Register \"RegDesloc:RegD\|temp\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[21\] " "Info: Register \"RegDesloc:RegD\|temp\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[20\] " "Info: Register \"RegDesloc:RegD\|temp\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[19\] " "Info: Register \"RegDesloc:RegD\|temp\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[18\] " "Info: Register \"RegDesloc:RegD\|temp\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[17\] " "Info: Register \"RegDesloc:RegD\|temp\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[16\] " "Info: Register \"RegDesloc:RegD\|temp\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[15\] " "Info: Register \"RegDesloc:RegD\|temp\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[14\] " "Info: Register \"RegDesloc:RegD\|temp\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[13\] " "Info: Register \"RegDesloc:RegD\|temp\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[12\] " "Info: Register \"RegDesloc:RegD\|temp\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[11\] " "Info: Register \"RegDesloc:RegD\|temp\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[10\] " "Info: Register \"RegDesloc:RegD\|temp\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[9\] " "Info: Register \"RegDesloc:RegD\|temp\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[8\] " "Info: Register \"RegDesloc:RegD\|temp\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[7\] " "Info: Register \"RegDesloc:RegD\|temp\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[6\] " "Info: Register \"RegDesloc:RegD\|temp\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[5\] " "Info: Register \"RegDesloc:RegD\|temp\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[4\] " "Info: Register \"RegDesloc:RegD\|temp\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[3\] " "Info: Register \"RegDesloc:RegD\|temp\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[2\] " "Info: Register \"RegDesloc:RegD\|temp\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[1\] " "Info: Register \"RegDesloc:RegD\|temp\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RegDesloc:RegD\|temp\[0\] " "Info: Register \"RegDesloc:RegD\|temp\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg " "Info: Generated suppressed messages file C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Info: Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Info: Implemented 135 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 465 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 465 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:19:53 2019 " "Info: Processing ended: Wed May 15 00:19:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:19:54 2019 " "Info: Processing started: Wed May 15 00:19:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Proj_Hardware EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Proj_Hardware" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 137 " "Critical Warning: No exact pin location assignment(s) for 137 pins of 137 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlOp\[0\] " "Info: Pin ControlOp\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ControlOp[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlOp\[1\] " "Info: Pin ControlOp\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ControlOp[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlOp\[2\] " "Info: Pin ControlOp\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ControlOp[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlOp\[3\] " "Info: Pin ControlOp\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ControlOp[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlOp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlOp\[4\] " "Info: Pin ControlOp\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ControlOp[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlOp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ControlOp\[5\] " "Info: Pin ControlOp\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ControlOp[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlOp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[0\] " "Info: Pin EPCOut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[1\] " "Info: Pin EPCOut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[2\] " "Info: Pin EPCOut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[3\] " "Info: Pin EPCOut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[4\] " "Info: Pin EPCOut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[5\] " "Info: Pin EPCOut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[6\] " "Info: Pin EPCOut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[7\] " "Info: Pin EPCOut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[8\] " "Info: Pin EPCOut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[9\] " "Info: Pin EPCOut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[10\] " "Info: Pin EPCOut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[11\] " "Info: Pin EPCOut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[12\] " "Info: Pin EPCOut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[13\] " "Info: Pin EPCOut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[14\] " "Info: Pin EPCOut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[15\] " "Info: Pin EPCOut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[16\] " "Info: Pin EPCOut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[17\] " "Info: Pin EPCOut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[18\] " "Info: Pin EPCOut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[19\] " "Info: Pin EPCOut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[20\] " "Info: Pin EPCOut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[21\] " "Info: Pin EPCOut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[22\] " "Info: Pin EPCOut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[23\] " "Info: Pin EPCOut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[24\] " "Info: Pin EPCOut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[25\] " "Info: Pin EPCOut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[26\] " "Info: Pin EPCOut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[27\] " "Info: Pin EPCOut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[28\] " "Info: Pin EPCOut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[29\] " "Info: Pin EPCOut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[30\] " "Info: Pin EPCOut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[31\] " "Info: Pin EPCOut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[0\] " "Info: Pin MDROut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[1\] " "Info: Pin MDROut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[2\] " "Info: Pin MDROut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[3\] " "Info: Pin MDROut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[4\] " "Info: Pin MDROut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[5\] " "Info: Pin MDROut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[6\] " "Info: Pin MDROut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[7\] " "Info: Pin MDROut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[8\] " "Info: Pin MDROut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[9\] " "Info: Pin MDROut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[10\] " "Info: Pin MDROut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[11\] " "Info: Pin MDROut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[12\] " "Info: Pin MDROut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[13\] " "Info: Pin MDROut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[14\] " "Info: Pin MDROut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[15\] " "Info: Pin MDROut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[16\] " "Info: Pin MDROut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[17\] " "Info: Pin MDROut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[18\] " "Info: Pin MDROut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[19\] " "Info: Pin MDROut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[20\] " "Info: Pin MDROut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[21\] " "Info: Pin MDROut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[22\] " "Info: Pin MDROut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[23\] " "Info: Pin MDROut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[24\] " "Info: Pin MDROut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[25\] " "Info: Pin MDROut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[26\] " "Info: Pin MDROut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[27\] " "Info: Pin MDROut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[28\] " "Info: Pin MDROut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[29\] " "Info: Pin MDROut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[30\] " "Info: Pin MDROut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[31\] " "Info: Pin MDROut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Info: Pin rs\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Info: Pin rs\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Info: Pin rs\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Info: Pin rs\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[4\] " "Info: Pin rs\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Info: Pin rt\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Info: Pin rt\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Info: Pin rt\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Info: Pin rt\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Info: Pin rt\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[0\] " "Info: Pin inst15_0\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[1\] " "Info: Pin inst15_0\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[2\] " "Info: Pin inst15_0\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[3\] " "Info: Pin inst15_0\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[4\] " "Info: Pin inst15_0\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[5\] " "Info: Pin inst15_0\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[6\] " "Info: Pin inst15_0\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[7\] " "Info: Pin inst15_0\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[8\] " "Info: Pin inst15_0\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[9\] " "Info: Pin inst15_0\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[10\] " "Info: Pin inst15_0\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[11\] " "Info: Pin inst15_0\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[12\] " "Info: Pin inst15_0\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[13\] " "Info: Pin inst15_0\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[14\] " "Info: Pin inst15_0\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[15\] " "Info: Pin inst15_0\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[0\] " "Info: Pin CurState\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[1\] " "Info: Pin CurState\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[2\] " "Info: Pin CurState\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[3\] " "Info: Pin CurState\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[4\] " "Info: Pin CurState\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[5\] " "Info: Pin CurState\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[6\] " "Info: Pin CurState\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 3.3V 2 135 0 " "Info: Number of I/O pins in group: 137 (unused VREF, 3.3V VCCIO, 2 input, 135 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "135 " "Warning: Found 135 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlOp\[0\] 0 " "Info: Pin \"ControlOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlOp\[1\] 0 " "Info: Pin \"ControlOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlOp\[2\] 0 " "Info: Pin \"ControlOp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlOp\[3\] 0 " "Info: Pin \"ControlOp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlOp\[4\] 0 " "Info: Pin \"ControlOp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ControlOp\[5\] 0 " "Info: Pin \"ControlOp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[0\] 0 " "Info: Pin \"EPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[1\] 0 " "Info: Pin \"EPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[2\] 0 " "Info: Pin \"EPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[3\] 0 " "Info: Pin \"EPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[4\] 0 " "Info: Pin \"EPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[5\] 0 " "Info: Pin \"EPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[6\] 0 " "Info: Pin \"EPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[7\] 0 " "Info: Pin \"EPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[8\] 0 " "Info: Pin \"EPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[9\] 0 " "Info: Pin \"EPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[10\] 0 " "Info: Pin \"EPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[11\] 0 " "Info: Pin \"EPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[12\] 0 " "Info: Pin \"EPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[13\] 0 " "Info: Pin \"EPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[14\] 0 " "Info: Pin \"EPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[15\] 0 " "Info: Pin \"EPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[16\] 0 " "Info: Pin \"EPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[17\] 0 " "Info: Pin \"EPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[18\] 0 " "Info: Pin \"EPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[19\] 0 " "Info: Pin \"EPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[20\] 0 " "Info: Pin \"EPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[21\] 0 " "Info: Pin \"EPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[22\] 0 " "Info: Pin \"EPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[23\] 0 " "Info: Pin \"EPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[24\] 0 " "Info: Pin \"EPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[25\] 0 " "Info: Pin \"EPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[26\] 0 " "Info: Pin \"EPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[27\] 0 " "Info: Pin \"EPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[28\] 0 " "Info: Pin \"EPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[29\] 0 " "Info: Pin \"EPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[30\] 0 " "Info: Pin \"EPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[31\] 0 " "Info: Pin \"EPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[0\] 0 " "Info: Pin \"MDROut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[1\] 0 " "Info: Pin \"MDROut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[2\] 0 " "Info: Pin \"MDROut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[3\] 0 " "Info: Pin \"MDROut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[4\] 0 " "Info: Pin \"MDROut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[5\] 0 " "Info: Pin \"MDROut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[6\] 0 " "Info: Pin \"MDROut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[7\] 0 " "Info: Pin \"MDROut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[8\] 0 " "Info: Pin \"MDROut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[9\] 0 " "Info: Pin \"MDROut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[10\] 0 " "Info: Pin \"MDROut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[11\] 0 " "Info: Pin \"MDROut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[12\] 0 " "Info: Pin \"MDROut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[13\] 0 " "Info: Pin \"MDROut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[14\] 0 " "Info: Pin \"MDROut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[15\] 0 " "Info: Pin \"MDROut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[16\] 0 " "Info: Pin \"MDROut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[17\] 0 " "Info: Pin \"MDROut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[18\] 0 " "Info: Pin \"MDROut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[19\] 0 " "Info: Pin \"MDROut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[20\] 0 " "Info: Pin \"MDROut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[21\] 0 " "Info: Pin \"MDROut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[22\] 0 " "Info: Pin \"MDROut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[23\] 0 " "Info: Pin \"MDROut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[24\] 0 " "Info: Pin \"MDROut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[25\] 0 " "Info: Pin \"MDROut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[26\] 0 " "Info: Pin \"MDROut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[27\] 0 " "Info: Pin \"MDROut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[28\] 0 " "Info: Pin \"MDROut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[29\] 0 " "Info: Pin \"MDROut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[30\] 0 " "Info: Pin \"MDROut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[31\] 0 " "Info: Pin \"MDROut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[0\] 0 " "Info: Pin \"rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[1\] 0 " "Info: Pin \"rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[2\] 0 " "Info: Pin \"rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[3\] 0 " "Info: Pin \"rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[4\] 0 " "Info: Pin \"rs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Info: Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Info: Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Info: Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Info: Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[4\] 0 " "Info: Pin \"rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[0\] 0 " "Info: Pin \"inst15_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[1\] 0 " "Info: Pin \"inst15_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[2\] 0 " "Info: Pin \"inst15_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[3\] 0 " "Info: Pin \"inst15_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[4\] 0 " "Info: Pin \"inst15_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[5\] 0 " "Info: Pin \"inst15_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[6\] 0 " "Info: Pin \"inst15_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[7\] 0 " "Info: Pin \"inst15_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[8\] 0 " "Info: Pin \"inst15_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[9\] 0 " "Info: Pin \"inst15_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[10\] 0 " "Info: Pin \"inst15_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[11\] 0 " "Info: Pin \"inst15_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[12\] 0 " "Info: Pin \"inst15_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[13\] 0 " "Info: Pin \"inst15_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[14\] 0 " "Info: Pin \"inst15_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[15\] 0 " "Info: Pin \"inst15_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[0\] 0 " "Info: Pin \"CurState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[1\] 0 " "Info: Pin \"CurState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[2\] 0 " "Info: Pin \"CurState\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[3\] 0 " "Info: Pin \"CurState\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[4\] 0 " "Info: Pin \"CurState\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[5\] 0 " "Info: Pin \"CurState\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[6\] 0 " "Info: Pin \"CurState\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:19:57 2019 " "Info: Processing ended: Wed May 15 00:19:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:19:57 2019 " "Info: Processing started: Wed May 15 00:19:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:19:58 2019 " "Info: Processing ended: Wed May 15 00:19:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 00:19:59 2019 " "Info: Processing started: Wed May 15 00:19:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NOTHING_TO_TIMING_ANALYZE" "" "Warning: No paths found for timing analysis" {  } {  } 0 0 "No paths found for timing analysis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 00:19:59 2019 " "Info: Processing ended: Wed May 15 00:19:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 471 s " "Info: Quartus II Full Compilation was successful. 0 errors, 471 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
