{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603963789955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603963789955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 14:59:49 2020 " "Processing started: Thu Oct 29 14:59:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603963789955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963789955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963789955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603963790302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603963790302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/lcd_driver_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/lcd_driver_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_4 " "Found entity 1: lcd_driver_4" {  } { { "../rtl/lcd_driver_4.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/lcd_driver_4.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd_driver.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/lcd_driver.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/keyreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/keyreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyreg " "Found entity 1: keyreg" {  } { { "../rtl/keyreg.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/keyreg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797271 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"default\";  expecting \"@\", or an identifier (\"default\" is a reserved keyword ) fsm.v(148) " "Verilog HDL syntax error at fsm.v(148) near text: \"default\";  expecting \"@\", or an identifier (\"default\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/fsm.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/fsm.v" 148 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1603963797293 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fsm fsm.v(30) " "Ignored design unit \"fsm\" at fsm.v(30) due to previous errors" {  } { { "../rtl/fsm.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/fsm.v" 30 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1603963797293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/fsm.v 0 0 " "Found 0 design units, including 0 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/fsm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(65) " "Verilog HDL information at counter.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/counter.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/counter.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603963797320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alarm_reg.v(55) " "Verilog HDL information at alarm_reg.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/alarm_reg.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/alarm_reg.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603963797344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/alarm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/alarm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_reg " "Found entity 1: alarm_reg" {  } { { "../rtl/alarm_reg.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/alarm_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/alarm_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/alarm_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_top " "Found entity 1: alarm_clock_top" {  } { { "../rtl/alarm_clock_top.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/alarm_clock_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/aclk_timegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/aclk_timegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_timegen " "Found entity 1: aclk_timegen" {  } { { "../rtl/aclk_timegen.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/aclk_timegen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aclk_controller.v(34) " "Verilog HDL information at aclk_controller.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/aclk_controller.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603963797365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mp/verilog_labs/alarm clock proj/rtl/aclk_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mp/verilog_labs/alarm clock proj/rtl/aclk_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aclk_controller " "Found entity 1: aclk_controller" {  } { { "../rtl/aclk_controller.v" "" { Text "D:/MP/Verilog_labs/Alarm Clock Proj/rtl/aclk_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963797365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MP/Verilog_labs/Alarm Clock Proj/sim/output_files/alarm_clock.map.smsg " "Generated suppressed messages file D:/MP/Verilog_labs/Alarm Clock Proj/sim/output_files/alarm_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603963797426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 29 14:59:57 2020 " "Processing ended: Thu Oct 29 14:59:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603963797426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603963797426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603963797426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963797426 ""}
