// SPDX-FileCopyrightText: Copyright 2019 yuzu Emulator Project
// SPDX-FileCopyrightText: Copyright 2025 citron Emulator Project
// SPDX-License-Identifier: GPL-2.0-or-later

#include <algorithm>
#include <array>
#include <cstring>
#include <memory>
#include <mutex>
#include <optional>

#include "video_core/renderer_vulkan/renderer_vulkan.h"

#include "citron/util/title_ids.h"
#include "common/assert.h"
#include "common/logging.h"
#include "common/scope_exit.h"
#include "common/settings.h"
#include "video_core/buffer_cache/buffer_cache.h"
#include "video_core/control/channel_state.h"
#include "video_core/engines/draw_manager.h"
#include "video_core/engines/kepler_compute.h"
#include "video_core/engines/maxwell_3d.h"
#include "video_core/host1x/gpu_device_memory_manager.h"
#include "video_core/renderer_vulkan/blit_image.h"
#include "video_core/renderer_vulkan/fixed_pipeline_state.h"
#include "video_core/renderer_vulkan/maxwell_to_vk.h"
#include "video_core/renderer_vulkan/vk_buffer_cache.h"
#include "video_core/renderer_vulkan/vk_compute_pipeline.h"
#include "video_core/renderer_vulkan/vk_descriptor_pool.h"
#include "video_core/renderer_vulkan/vk_graphics_pipeline.h"
#include "video_core/renderer_vulkan/vk_pipeline_cache.h"
#include "video_core/renderer_vulkan/vk_query_cache.h"
#include "video_core/renderer_vulkan/vk_rasterizer.h"
#include "video_core/renderer_vulkan/vk_scheduler.h"
#include "video_core/renderer_vulkan/vk_staging_buffer_pool.h"
#include "video_core/renderer_vulkan/vk_state_tracker.h"
#include "video_core/renderer_vulkan/vk_texture_cache.h"
#include "video_core/renderer_vulkan/vertex_location_remap.h"
#include "video_core/renderer_vulkan/vk_update_descriptor.h"
#include "video_core/shader_cache.h"
#include "video_core/surface.h"
#include "video_core/texture_cache/image_info.h"
#include "video_core/texture_cache/texture_cache_base.h"
#include "video_core/texture_cache/types.h"
#include "video_core/textures/decoders.h"
#include "video_core/vulkan_common/vulkan_device.h"
#include "video_core/vulkan_common/vulkan_wrapper.h"

namespace Vulkan {

using MaxwellDrawState = Tegra::Engines::DrawManager::State;
using VideoCommon::ImageViewId;
using VideoCommon::ImageViewType;

namespace {
struct DrawParams {
    u32 base_instance;
    u32 num_instances;
    u32 base_vertex;
    u32 num_vertices;
    u32 first_index;
    bool is_indexed;
};

// Updated after each emulated XFB capture draw; consume draws read this when vertex count is 0.
u32 g_last_xfb_snapshot_records = 0;
u32 g_xfb_draw_diag_budget = 0;
u32 g_draw_any_budget = 0;
u32 g_null_pipeline_budget = 20;
u32 g_draw_texture_budget = 40;
u32 g_fb_sample_budget = 60;
DAddr g_last_rt0_cpu_addr = 0;
GPUVAddr g_last_rt0_gpu_addr = 0;
VideoCommon::ImageInfo g_last_rt0_info{};
DAddr g_game_rt0_cpu_addr = 0;
GPUVAddr g_game_rt0_gpu_addr = 0;
VideoCommon::ImageInfo g_game_rt0_info{};
Tegra::Engines::Maxwell3D::Regs::RenderTargetConfig g_game_rt0_config{};
u32 g_game_rt0_peak_verts = 0;
u32 g_vi_overlay_active_frames = 0;

constexpr u32 GAME_RT_MIN_VERTICES = 64;
// Bedrock sign-in overlays issue fullscreen passes (e.g. 1944 verts) to a transient RT.
// Do not let those steal the tracked menu/world RT used for VI remap/composite.
constexpr u32 GAME_RT_OVERLAY_VERT_THRESHOLD = 1500;
constexpr u32 VI_OVERLAY_MAX_VERTICES = 32;
constexpr u32 VI_OVERLAY_ACTIVE_FRAME_HOLD = 8;

bool IsViScanoutCpuAddr(DAddr addr) {
    const u32 region = static_cast<u32>(addr & 0xFFF0000);
    return region == 0xABB0000 || region == 0xB420000 || region == 0xBC90000;
}

Tegra::Engines::Fermi2D::Surface MakeBlitSurface(
    const Tegra::Engines::Maxwell3D::Regs::RenderTargetConfig& rt, u32 width, u32 height) {
    using VideoCore::Surface::BytesPerBlock;
    using VideoCore::Surface::PixelFormatFromRenderTargetFormat;

    Tegra::Engines::Fermi2D::Surface surface{};
    surface.format = rt.format;
    surface.width = width;
    surface.height = height;
    surface.depth = 1;
    surface.layer = 0;
    const GPUVAddr addr = rt.Address();
    surface.addr_upper = static_cast<u32>(addr >> 32);
    surface.addr_lower = static_cast<u32>(addr);
    surface.block_width = rt.tile_mode.block_width;
    surface.block_height = rt.tile_mode.block_height;
    surface.block_depth = rt.tile_mode.block_depth;
    if (rt.tile_mode.is_pitch_linear) {
        surface.linear = Tegra::Engines::Fermi2D::MemoryLayout::Pitch;
        surface.pitch = rt.width * BytesPerBlock(PixelFormatFromRenderTargetFormat(rt.format));
    } else {
        surface.linear = Tegra::Engines::Fermi2D::MemoryLayout::BlockLinear;
    }
    return surface;
}

Tegra::RenderTargetFormat ViPixelFormatToRenderTargetFormat(
    Service::android::PixelFormat pixel_format) {
    switch (pixel_format) {
    case Service::android::PixelFormat::Bgra8888:
        return Tegra::RenderTargetFormat::B8G8R8A8_UNORM;
    case Service::android::PixelFormat::Rgb565:
        return Tegra::RenderTargetFormat::R5G6B5_UNORM;
    case Service::android::PixelFormat::Rgba8888:
    case Service::android::PixelFormat::Rgbx8888:
    default:
        return Tegra::RenderTargetFormat::A8B8G8R8_UNORM;
    }
}

void TrackGameRenderTarget(DAddr cpu_addr, GPUVAddr gpu_addr,
                           const Tegra::Engines::Maxwell3D::Regs::RenderTargetConfig& rt_config,
                           Tegra::Texture::MsaaMode msaa_mode, u32 num_vertices) {
    if (cpu_addr == 0 || gpu_addr == 0 || IsViScanoutCpuAddr(cpu_addr) ||
        num_vertices < GAME_RT_MIN_VERTICES) {
        return;
    }
    if (cpu_addr != g_game_rt0_cpu_addr && num_vertices >= GAME_RT_OVERLAY_VERT_THRESHOLD) {
        return;
    }
    if (cpu_addr == g_game_rt0_cpu_addr) {
        g_game_rt0_peak_verts = std::max(g_game_rt0_peak_verts, num_vertices);
        return;
    }
    g_game_rt0_cpu_addr = cpu_addr;
    g_game_rt0_gpu_addr = gpu_addr;
    g_game_rt0_config = rt_config;
    g_game_rt0_info = VideoCommon::ImageInfo{rt_config, msaa_mode};
    g_game_rt0_peak_verts = num_vertices;
    static u32 game_rt_track_budget = 30;
    if (game_rt_track_budget > 0) {
        --game_rt_track_budget;
        LOG_INFO(Render_Vulkan, "game RT track: cpu=0x{:x} gpu=0x{:x} verts={}", cpu_addr, gpu_addr,
                 num_vertices);
    }
}

size_t ImageInfoGuestBytes(const VideoCommon::ImageInfo& info) {
    if (info.format == VideoCore::Surface::PixelFormat::Invalid) {
        return 0;
    }
    if (info.type == VideoCommon::ImageType::Linear) {
        return static_cast<size_t>(info.pitch) * info.size.height;
    }
    const u32 bpp = VideoCore::Surface::BytesPerBlock(info.format);
    return Tegra::Texture::CalculateSize(true, bpp, info.size.width, info.size.height,
                                         info.size.depth, info.block.width, info.block.height);
}

constexpr VkPipelineStageFlags XfbEmulationWriteStages() {
    return VK_PIPELINE_STAGE_VERTEX_SHADER_BIT |
           VK_PIPELINE_STAGE_TESSELLATION_EVALUATION_SHADER_BIT |
           VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT;
}

void FinishEmulatedTransformFeedbackDraw(Scheduler& scheduler, BufferCache& buffer_cache,
                                         const GraphicsPipeline* pipeline, const Device& device) {
    if (!pipeline || !pipeline->UsesEmulatedTransformFeedback() ||
        device.IsExtTransformFeedbackSupported()) {
        return;
    }
    LOG_DEBUG(Render_Vulkan, "XFB capture draw finished; snapshotting stream counter");
    static constexpr VkMemoryBarrier xfb_emulated_barrier{
        .sType = VK_STRUCTURE_TYPE_MEMORY_BARRIER,
        .pNext = nullptr,
        .srcAccessMask = VK_ACCESS_SHADER_WRITE_BIT,
        .dstAccessMask = VK_ACCESS_SHADER_READ_BIT | VK_ACCESS_TRANSFER_READ_BIT |
                         VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT,
    };
    scheduler.RequestOutsideRenderPassOperationContext();
    scheduler.Record([](vk::CommandBuffer cmdbuf) {
        cmdbuf.PipelineBarrier(XfbEmulationWriteStages(), VK_PIPELINE_STAGE_ALL_COMMANDS_BIT, 0,
                               xfb_emulated_barrier);
    });
    buffer_cache.runtime.SnapshotXfbEmulationCounter();
    scheduler.Finish();
    g_last_xfb_snapshot_records = buffer_cache.runtime.ReadXfbEmulationCounterSnapshotRecords();
    LOG_INFO(Render_Vulkan, "XFB capture: snapshot_records={}", g_last_xfb_snapshot_records);
}

VkViewport GetViewportState(const Device& device, const Tegra::Engines::Maxwell3D::Regs& regs,
                            size_t index, float scale) {
    const auto& src = regs.viewport_transform[index];
    const auto conv = [scale](float value) {
        const double new_value = static_cast<double>(value) * static_cast<double>(scale);
        if (scale < 1.0f) {
            const bool sign = std::signbit(value);
            double rounded = std::round(std::abs(new_value));
            return static_cast<float>(sign ? -rounded : rounded);
        }
        return static_cast<float>(new_value);
    };
    const float x = conv(src.translate_x - src.scale_x);
    const float width = conv(src.scale_x * 2.0f);
    float y = conv(src.translate_y - src.scale_y);
    float height = conv(src.scale_y * 2.0f);

    const bool lower_left =
        regs.window_origin.mode != Tegra::Engines::Maxwell3D::Regs::WindowOrigin::Mode::UpperLeft;
    const bool y_negate =
        !device.IsNvViewportSwizzleSupported() &&
        src.swizzle.y == Tegra::Engines::Maxwell3D::Regs::ViewportSwizzle::NegativeY;

    if (lower_left) {
        // Flip by surface clip height
        y += conv(static_cast<f32>(regs.surface_clip.height));
        height = -height;
    }

    if (y_negate) {
        // Flip by viewport height
        y += height;
        height = -height;
    }

    const float reduce_z =
        regs.depth_mode == Tegra::Engines::Maxwell3D::Regs::DepthMode::MinusOneToOne ? 1.0f : 0.0f;
    VkViewport viewport{
        .x = x,
        .y = y,
        .width = width != 0.0f ? width : 1.0f,
        .height = height != 0.0f ? height : 1.0f,
        .minDepth = src.translate_z - src.scale_z * reduce_z,
        .maxDepth = src.translate_z + src.scale_z,
    };
    if (!device.IsExtDepthRangeUnrestrictedSupported()) {
        viewport.minDepth = std::clamp(viewport.minDepth, 0.0f, 1.0f);
        viewport.maxDepth = std::clamp(viewport.maxDepth, 0.0f, 1.0f);
    }
    return viewport;
}

VkRect2D GetScissorState(const Tegra::Engines::Maxwell3D::Regs& regs, size_t index,
                         u32 up_scale = 1, u32 down_shift = 0) {
    const auto& src = regs.scissor_test[index];
    VkRect2D scissor;
    const auto scale_up = [&](s32 value) -> s32 {
        if (value == 0) {
            return 0U;
        }
        const s32 upset = value * up_scale;
        s32 acumm = 0;
        if ((up_scale >> down_shift) == 0) {
            acumm = upset % 2;
        }
        const s32 converted_value = (value * up_scale) >> down_shift;
        return value < 0 ? std::min<s32>(converted_value - acumm, -1)
                         : std::max<s32>(converted_value + acumm, 1);
    };

    const bool lower_left =
        regs.window_origin.mode != Tegra::Engines::Maxwell3D::Regs::WindowOrigin::Mode::UpperLeft;
    const s32 clip_height = regs.surface_clip.height;

    // Flip coordinates if lower left
    s32 min_y = lower_left ? (clip_height - src.max_y) : src.min_y.Value();
    s32 max_y = lower_left ? (clip_height - src.min_y) : src.max_y.Value();

    // Bound to render area
    min_y = std::max(min_y, 0);
    max_y = std::max(max_y, 0);

    if (src.enable) {
        scissor.offset.x = scale_up(src.min_x);
        scissor.offset.y = scale_up(min_y);
        scissor.extent.width = scale_up(src.max_x - src.min_x);
        scissor.extent.height = scale_up(max_y - min_y);
    } else {
        scissor.offset.x = 0;
        scissor.offset.y = 0;
        scissor.extent.width = std::numeric_limits<s32>::max();
        scissor.extent.height = std::numeric_limits<s32>::max();
    }
    return scissor;
}

DrawParams MakeDrawParams(const MaxwellDrawState& draw_state, u32 num_instances, bool is_indexed) {
    DrawParams params{
        .base_instance = draw_state.base_instance,
        .num_instances = num_instances,
        .base_vertex = is_indexed ? draw_state.base_index : draw_state.vertex_buffer.first,
        .num_vertices = is_indexed ? draw_state.index_buffer.count : draw_state.vertex_buffer.count,
        .first_index = is_indexed ? draw_state.index_buffer.first : 0,
        .is_indexed = is_indexed,
    };
    // 6 triangle vertices per quad, base vertex is part of the index
    // See BindQuadIndexBuffer for more details
    if (draw_state.topology == Tegra::Engines::Maxwell3D::Regs::PrimitiveTopology::Quads) {
        params.num_vertices = (params.num_vertices / 4) * 6;
        params.base_vertex = 0;
        params.is_indexed = true;
    } else if (draw_state.topology ==
               Tegra::Engines::Maxwell3D::Regs::PrimitiveTopology::QuadStrip) {
        params.num_vertices = (params.num_vertices - 2) / 2 * 6;
        params.base_vertex = 0;
        params.is_indexed = true;
    }
    return params;
}
} // Anonymous namespace

RasterizerVulkan::RasterizerVulkan(Core::Frontend::EmuWindow& emu_window_, Tegra::GPU& gpu_,
                                   Tegra::MaxwellDeviceMemoryManager& device_memory_,
                                   const Device& device_, MemoryAllocator& memory_allocator_,
                                   StateTracker& state_tracker_, Scheduler& scheduler_)
    : gpu{gpu_}, device_memory{device_memory_}, device{device_},
      memory_allocator{memory_allocator_}, state_tracker{state_tracker_}, scheduler{scheduler_},
      staging_pool(device, memory_allocator, scheduler), descriptor_pool(device, scheduler),
      guest_descriptor_queue(device, scheduler), compute_pass_descriptor_queue(device, scheduler),
      blit_image(device, scheduler, state_tracker, descriptor_pool), render_pass_cache(device),
      texture_cache_runtime{
          device,     scheduler,         memory_allocator, staging_pool,
          blit_image, render_pass_cache, descriptor_pool,  compute_pass_descriptor_queue},
      texture_cache(texture_cache_runtime, device_memory),
      buffer_cache_runtime(device, memory_allocator, scheduler, staging_pool,
                           guest_descriptor_queue, compute_pass_descriptor_queue, descriptor_pool),
      buffer_cache(device_memory, buffer_cache_runtime),
      query_cache_runtime(this, device_memory, buffer_cache, device, memory_allocator, scheduler,
                          staging_pool, compute_pass_descriptor_queue, descriptor_pool),
      query_cache(gpu, *this, device_memory, query_cache_runtime),
      pipeline_cache(device_memory, device, scheduler, descriptor_pool, guest_descriptor_queue,
                     render_pass_cache, buffer_cache, texture_cache, gpu.ShaderNotify()),
      accelerate_dma(buffer_cache, texture_cache, scheduler),
      fence_manager(*this, gpu, texture_cache, buffer_cache, query_cache, device, scheduler),
      wfi_event(device.GetLogical().CreateEvent()) {
    scheduler.SetQueryCache(query_cache);
    if (!device.IsExtTransformFeedbackSupported()) {
        g_xfb_draw_diag_budget = 40;
        g_draw_any_budget = 60;
    }

    memory_allocator.SetMemoryPressureCallback([this]() {
        pipeline_cache.TriggerPipelineEviction();
        texture_cache.TriggerGarbageCollection();
        buffer_cache.TriggerGarbageCollection();
        staging_pool.TriggerCacheRelease(MemoryUsage::Upload);
        staging_pool.TriggerCacheRelease(MemoryUsage::Download);
    });
}

void RasterizerVulkan::Shutdown() {
    if (is_shutting_down.exchange(true)) {
        return;
    }
    std::unique_lock exclusive_guard{shutdown_mutex};

    // 1. Tell the GPU to finish current work
    scheduler.Finish();

    // 2. Force runtimes to release internal references/handles FIRST
    // This ensures VkBuffer/VkImage handles are gone before the memory they sit on is freed
    buffer_cache_runtime.Finish();
    texture_cache_runtime.Finish();
}

RasterizerVulkan::~RasterizerVulkan() {
    Shutdown();

    // 3. Clear the Staging Pool slabs
    staging_pool.TriggerCacheRelease(MemoryUsage::Upload);
    staging_pool.TriggerCacheRelease(MemoryUsage::Download);
    staging_pool.TriggerCacheRelease(MemoryUsage::DeviceLocal);

    // 4. Nuke the Vulkan slabs
    memory_allocator.NukeAllAllocations();
}

template <typename Func>
void RasterizerVulkan::PrepareDraw(bool is_indexed, Func&& draw_func) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down) {
        return;
    }

    SCOPE_EXIT {
        gpu.TickWork();
    };
    FlushWork();
    gpu_memory->FlushCaching();

    query_cache.NotifySegment(true);

    GraphicsPipeline* const pipeline{pipeline_cache.CurrentGraphicsPipeline()};
    if (!pipeline) {
        if (g_null_pipeline_budget > 0) {
            --g_null_pipeline_budget;
            LOG_WARNING(Render_Vulkan,
                        "PrepareDraw: no graphics pipeline (indexed={} tf_enabled={})",
                        is_indexed, maxwell3d->regs.transform_feedback_enabled);
        }
        return;
    }
    std::scoped_lock lock{buffer_cache.mutex, texture_cache.mutex};
    // update engine as channel may be different.
    pipeline->SetEngine(maxwell3d, gpu_memory);
    pipeline->Configure(is_indexed);

    UpdateDynamicStates();

    HandleTransformFeedback();
    query_cache.CounterEnable(VideoCommon::QueryType::ZPassPixelCount64,
                              maxwell3d->regs.zpass_pixel_count_enable);
    draw_func();
}

void RasterizerVulkan::Draw(bool is_indexed, u32 instance_count) {
    PrepareDraw(is_indexed, [this, is_indexed, instance_count] {
        const auto& draw_state = maxwell3d->draw_manager->GetDrawState();
        const u32 num_instances{instance_count};
        DrawParams draw_params{MakeDrawParams(draw_state, num_instances, is_indexed)};
        const GraphicsPipeline* const pipeline = pipeline_cache.CurrentGraphicsPipeline();
        const bool capture_draw = pipeline && pipeline->UsesEmulatedTransformFeedback();
        if (const GPUVAddr rt_gpu = maxwell3d->regs.rt[0].Address(); rt_gpu != 0) {
            if (const auto rt_cpu = gpu_memory->GpuToCpuAddress(rt_gpu)) {
                g_last_rt0_cpu_addr = *rt_cpu;
                g_last_rt0_gpu_addr = rt_gpu;
                g_last_rt0_info = VideoCommon::ImageInfo{maxwell3d->regs.rt[0],
                                                          maxwell3d->regs.anti_alias_samples_mode};
                if (IsViScanoutCpuAddr(*rt_cpu)) {
                    if (draw_params.num_vertices > 0 &&
                        draw_params.num_vertices <= VI_OVERLAY_MAX_VERTICES) {
                        g_vi_overlay_active_frames = VI_OVERLAY_ACTIVE_FRAME_HOLD;
                    }
                } else {
                    TrackGameRenderTarget(*rt_cpu, rt_gpu, maxwell3d->regs.rt[0],
                                          maxwell3d->regs.anti_alias_samples_mode,
                                          draw_params.num_vertices);
                }
            }
        }
        if (!device.IsExtTransformFeedbackSupported()) {
            if (!capture_draw && g_last_xfb_snapshot_records > 0 &&
                draw_params.num_vertices == 0) {
                LOG_INFO(Render_Vulkan,
                         "XFB consume Draw: vertex_count 0 -> {} (tf={}, stride={})",
                         g_last_xfb_snapshot_records,
                         maxwell3d->regs.transform_feedback_enabled,
                         maxwell3d->regs.draw_auto_stride);
                draw_params.num_vertices = g_last_xfb_snapshot_records;
            }
            const bool interesting = capture_draw ||
                                     maxwell3d->regs.transform_feedback_enabled != 0 ||
                                     draw_params.num_vertices >= 256;
            if (interesting) {
                const auto& rt = maxwell3d->regs.rt[0];
                const GPUVAddr rt_gpu = rt.Address();
                const auto rt_cpu = gpu_memory->GpuToCpuAddress(rt_gpu);
                LOG_INFO(Render_Vulkan,
                         "Draw: verts={} indexed={} capture={} tf={} stride={} snapshot={} "
                         "rt0_gpu=0x{:x} rt0_cpu=0x{:x} rt_fmt={}",
                         draw_params.num_vertices, is_indexed, capture_draw,
                         maxwell3d->regs.transform_feedback_enabled,
                         maxwell3d->regs.draw_auto_stride, g_last_xfb_snapshot_records, rt_gpu,
                         rt_cpu.value_or(0), static_cast<u32>(rt.format));
            } else if (g_xfb_draw_diag_budget > 0) {
                --g_xfb_draw_diag_budget;
                LOG_INFO(Render_Vulkan,
                         "Draw diag: verts={} indexed={} capture={} tf={} stride={} "
                         "byte_count={} snapshot={}",
                         draw_params.num_vertices, is_indexed, capture_draw,
                         maxwell3d->regs.transform_feedback_enabled,
                         maxwell3d->regs.draw_auto_stride,
                         maxwell3d->regs.draw_auto_byte_count, g_last_xfb_snapshot_records);
            } else if (g_draw_any_budget > 0) {
                --g_draw_any_budget;
                LOG_INFO(Render_Vulkan,
                         "Draw any: verts={} indexed={} capture={} tf={} stride={}",
                         draw_params.num_vertices, is_indexed, capture_draw,
                         maxwell3d->regs.transform_feedback_enabled,
                         maxwell3d->regs.draw_auto_stride);
            }
        }
        const bool uses_generated_quad_indices =
            draw_state.topology == Tegra::Engines::Maxwell3D::Regs::PrimitiveTopology::Quads ||
            draw_state.topology == Tegra::Engines::Maxwell3D::Regs::PrimitiveTopology::QuadStrip;
        if (draw_params.is_indexed && !uses_generated_quad_indices) {
            const auto& ib = draw_state.index_buffer;
            const u64 start = ib.StartAddress();
            const u64 end = ib.EndAddress();
            const u64 index_size = std::max<u64>(ib.FormatSizeInBytes(), 1ULL);
            const u64 index_span = end > start ? (end - start) : 0ULL;
            const u64 max_indices = index_span / index_size;
            if (draw_params.first_index >= max_indices) {
                return;
            }
            const u64 remaining_indices = max_indices - draw_params.first_index;
            draw_params.num_vertices =
                static_cast<u32>(std::min<u64>(draw_params.num_vertices, remaining_indices));
            if (draw_params.num_vertices == 0) {
                return;
            }
        }
        scheduler.Record([draw_params](vk::CommandBuffer cmdbuf) {
            if (draw_params.is_indexed) {
                cmdbuf.DrawIndexed(draw_params.num_vertices, draw_params.num_instances,
                                   draw_params.first_index, draw_params.base_vertex,
                                   draw_params.base_instance);
            } else {
                cmdbuf.Draw(draw_params.num_vertices, draw_params.num_instances,
                            draw_params.base_vertex, draw_params.base_instance);
            }
        });
        FinishEmulatedTransformFeedbackDraw(scheduler, buffer_cache,
                                           pipeline_cache.CurrentGraphicsPipeline(), device);
    });
}

void RasterizerVulkan::DrawIndirect() {
    auto& params = maxwell3d->draw_manager->GetIndirectParams();

    if (params.is_byte_count) {
        LOG_INFO(Render_Vulkan,
                 "DrawIndirect byte-count: stride={} register_byte_count={} xfb_ext={}",
                 params.stride, maxwell3d->regs.draw_auto_byte_count,
                 device.IsExtTransformFeedbackSupported());
    }

    buffer_cache.SetDrawIndirect(&params);
    PrepareDraw(params.is_indexed, [this, &params] {
        if (const GPUVAddr rt_gpu = maxwell3d->regs.rt[0].Address(); rt_gpu != 0) {
            if (const auto rt_cpu = gpu_memory->GpuToCpuAddress(rt_gpu)) {
                TrackGameRenderTarget(*rt_cpu, rt_gpu, maxwell3d->regs.rt[0],
                                      maxwell3d->regs.anti_alias_samples_mode, 512);
            }
        }
        const auto indirect_buffer = buffer_cache.GetDrawIndirectBuffer();
        const auto& buffer = indirect_buffer.first;
        const auto& offset = indirect_buffer.second;
        if (params.is_byte_count) {
            if (!device.IsExtTransformFeedbackSupported()) {
                LOG_INFO(Render_Vulkan, "DrawIndirect byte-count: using emulated path");
                buffer_cache.runtime.EmulateDrawIndirectByteCount(
                    buffer ? buffer->Handle() : VK_NULL_HANDLE, offset,
                    static_cast<u32>(params.stride), maxwell3d->regs.draw_auto_byte_count);
                FinishEmulatedTransformFeedbackDraw(scheduler, buffer_cache,
                                                    pipeline_cache.CurrentGraphicsPipeline(),
                                                    device);
                return;
            }
            scheduler.Record([buffer_obj = buffer->Handle(), offset,
                              stride = params.stride](vk::CommandBuffer cmdbuf) {
                cmdbuf.DrawIndirectByteCountEXT(1, 0, buffer_obj, offset, 0,
                                                static_cast<u32>(stride));
            });
            FinishEmulatedTransformFeedbackDraw(scheduler, buffer_cache,
                                               pipeline_cache.CurrentGraphicsPipeline(), device);
            return;
        }
        if (params.include_count) {
            const auto count = buffer_cache.GetDrawIndirectCount();
            const auto& draw_buffer = count.first;
            const auto& offset_base = count.second;
            scheduler.Record([draw_buffer_obj = draw_buffer->Handle(),
                              buffer_obj = buffer->Handle(), offset_base, offset,
                              params](vk::CommandBuffer cmdbuf) {
                if (params.is_indexed) {
                    cmdbuf.DrawIndexedIndirectCount(
                        buffer_obj, offset, draw_buffer_obj, offset_base,
                        static_cast<u32>(params.max_draw_counts), static_cast<u32>(params.stride));
                } else {
                    cmdbuf.DrawIndirectCount(buffer_obj, offset, draw_buffer_obj, offset_base,
                                             static_cast<u32>(params.max_draw_counts),
                                             static_cast<u32>(params.stride));
                }
            });
            FinishEmulatedTransformFeedbackDraw(scheduler, buffer_cache,
                                               pipeline_cache.CurrentGraphicsPipeline(), device);
            return;
        }
        scheduler.Record([buffer_obj = buffer->Handle(), offset, params](vk::CommandBuffer cmdbuf) {
            if (params.is_indexed) {
                cmdbuf.DrawIndexedIndirect(buffer_obj, offset,
                                           static_cast<u32>(params.max_draw_counts),
                                           static_cast<u32>(params.stride));
            } else {
                cmdbuf.DrawIndirect(buffer_obj, offset, static_cast<u32>(params.max_draw_counts),
                                    static_cast<u32>(params.stride));
            }
        });
        FinishEmulatedTransformFeedbackDraw(scheduler, buffer_cache,
                                           pipeline_cache.CurrentGraphicsPipeline(), device);
    });
    buffer_cache.SetDrawIndirect(nullptr);
}

void RasterizerVulkan::DrawTexture() {
    SCOPE_EXIT {
        gpu.TickWork();
    };
    FlushWork();

    query_cache.NotifySegment(true);

    std::scoped_lock l{texture_cache.mutex};
    texture_cache.SynchronizeGraphicsDescriptors();
    texture_cache.UpdateRenderTargets(false);

    UpdateDynamicStates();

    query_cache.CounterEnable(VideoCommon::QueryType::ZPassPixelCount64,
                              maxwell3d->regs.zpass_pixel_count_enable);
    const auto& draw_texture_state = maxwell3d->draw_manager->GetDrawTextureState();
    const auto& sampler = texture_cache.GetGraphicsSampler(draw_texture_state.src_sampler);
    const auto& texture = texture_cache.GetImageView(draw_texture_state.src_texture);
    const auto* framebuffer = texture_cache.GetFramebuffer();

    const bool src_rescaling = texture_cache.IsRescaling() && texture.IsRescaled();
    const bool dst_rescaling = texture_cache.IsRescaling() && framebuffer->IsRescaled();

    const auto ScaleSrc = [&](auto dim_f) -> s32 {
        auto dim = static_cast<s32>(dim_f);
        return src_rescaling ? Settings::values.resolution_info.ScaleUp(dim) : dim;
    };

    const auto ScaleDst = [&](auto dim_f) -> s32 {
        auto dim = static_cast<s32>(dim_f);
        return dst_rescaling ? Settings::values.resolution_info.ScaleUp(dim) : dim;
    };

    Region2D dst_region = {Offset2D{.x = ScaleDst(draw_texture_state.dst_x0),
                                    .y = ScaleDst(draw_texture_state.dst_y0)},
                           Offset2D{.x = ScaleDst(draw_texture_state.dst_x1),
                                    .y = ScaleDst(draw_texture_state.dst_y1)}};
    Region2D src_region = {Offset2D{.x = ScaleSrc(draw_texture_state.src_x0),
                                    .y = ScaleSrc(draw_texture_state.src_y0)},
                           Offset2D{.x = ScaleSrc(draw_texture_state.src_x1),
                                    .y = ScaleSrc(draw_texture_state.src_y1)}};
    Extent3D src_size = {static_cast<u32>(ScaleSrc(texture.size.width)),
                         static_cast<u32>(ScaleSrc(texture.size.height)), texture.size.depth};
    if (g_draw_texture_budget > 0) {
        --g_draw_texture_budget;
        LOG_INFO(Render_Vulkan,
                 "DrawTexture: dst=({},{})-({},{}) src=({},{})-({},{}) src_size={}x{}",
                 draw_texture_state.dst_x0, draw_texture_state.dst_y0, draw_texture_state.dst_x1,
                 draw_texture_state.dst_y1, draw_texture_state.src_x0, draw_texture_state.src_y0,
                 draw_texture_state.src_x1, draw_texture_state.src_y1, src_size.width,
                 src_size.height);
    }
    blit_image.BlitColor(framebuffer, texture.RenderTarget(), texture.ImageHandle(),
                         sampler->Handle(), dst_region, src_region, src_size);
}

void RasterizerVulkan::Clear(u32 layer_count) {
    FlushWork();
    gpu_memory->FlushCaching();

    query_cache.NotifySegment(true);
    query_cache.CounterEnable(VideoCommon::QueryType::ZPassPixelCount64,
                              maxwell3d->regs.zpass_pixel_count_enable);

    auto& regs = maxwell3d->regs;
    const bool use_color = regs.clear_surface.R || regs.clear_surface.G || regs.clear_surface.B ||
                           regs.clear_surface.A;
    const bool use_depth = regs.clear_surface.Z;
    const bool use_stencil = regs.clear_surface.S;
    if (!use_color && !use_depth && !use_stencil) {
        return;
    }

    std::scoped_lock lock{texture_cache.mutex};
    texture_cache.UpdateRenderTargets(true);
    const Framebuffer* const framebuffer = texture_cache.GetFramebuffer();
    const VkExtent2D render_area = framebuffer->RenderArea();
    scheduler.RequestRenderpass(framebuffer);

    u32 up_scale = 1;
    u32 down_shift = 0;
    if (texture_cache.IsRescaling()) {
        up_scale = Settings::values.resolution_info.up_scale;
        down_shift = Settings::values.resolution_info.down_shift;
    }
    UpdateViewportsState(regs);

    VkRect2D default_scissor;
    default_scissor.offset.x = 0;
    default_scissor.offset.y = 0;
    default_scissor.extent.width = std::numeric_limits<s32>::max();
    default_scissor.extent.height = std::numeric_limits<s32>::max();

    VkClearRect clear_rect{
        .rect = regs.clear_control.use_scissor ? GetScissorState(regs, 0, up_scale, down_shift)
                                               : default_scissor,
        .baseArrayLayer = regs.clear_surface.layer,
        .layerCount = layer_count,
    };
    if (clear_rect.rect.extent.width == 0 || clear_rect.rect.extent.height == 0) {
        return;
    }
    clear_rect.rect.extent = VkExtent2D{
        .width = std::min(clear_rect.rect.extent.width, render_area.width),
        .height = std::min(clear_rect.rect.extent.height, render_area.height),
    };

    const u32 color_attachment = regs.clear_surface.RT;
    if (use_color && framebuffer->HasAspectColorBit(color_attachment)) {
        const auto format =
            VideoCore::Surface::PixelFormatFromRenderTargetFormat(regs.rt[color_attachment].format);
        bool is_integer = IsPixelFormatInteger(format);
        bool is_signed = IsPixelFormatSignedInteger(format);
        size_t int_size = PixelComponentSizeBitsInteger(format);
        VkClearValue clear_value{};
        if (!is_integer) {
            std::memcpy(clear_value.color.float32, regs.clear_color.data(),
                        regs.clear_color.size() * sizeof(f32));
        } else if (!is_signed) {
            for (size_t i = 0; i < 4; i++) {
                clear_value.color.uint32[i] = static_cast<u32>(
                    static_cast<f32>(static_cast<u64>(int_size) << 1U) * regs.clear_color[i]);
            }
        } else {
            for (size_t i = 0; i < 4; i++) {
                clear_value.color.int32[i] =
                    static_cast<s32>(static_cast<f32>(static_cast<s64>(int_size - 1) << 1) *
                                     (regs.clear_color[i] - 0.5f));
            }
        }

        if (regs.clear_surface.R && regs.clear_surface.G && regs.clear_surface.B &&
            regs.clear_surface.A) {
            scheduler.Record([color_attachment, clear_value, clear_rect](vk::CommandBuffer cmdbuf) {
                const VkClearAttachment attachment{
                    .aspectMask = VK_IMAGE_ASPECT_COLOR_BIT,
                    .colorAttachment = color_attachment,
                    .clearValue = clear_value,
                };
                cmdbuf.ClearAttachments(attachment, clear_rect);
            });
        } else {
            u8 color_mask = static_cast<u8>(regs.clear_surface.R | regs.clear_surface.G << 1 |
                                            regs.clear_surface.B << 2 | regs.clear_surface.A << 3);
            Region2D dst_region = {
                Offset2D{.x = clear_rect.rect.offset.x, .y = clear_rect.rect.offset.y},
                Offset2D{.x = clear_rect.rect.offset.x +
                              static_cast<s32>(clear_rect.rect.extent.width),
                         .y = clear_rect.rect.offset.y +
                              static_cast<s32>(clear_rect.rect.extent.height)}};
            blit_image.ClearColor(framebuffer, color_mask, regs.clear_color, dst_region);
        }
    }

    if (!use_depth && !use_stencil) {
        return;
    }
    VkImageAspectFlags aspect_flags = 0;
    if (use_depth && framebuffer->HasAspectDepthBit()) {
        aspect_flags |= VK_IMAGE_ASPECT_DEPTH_BIT;
    }
    if (use_stencil && framebuffer->HasAspectStencilBit()) {
        aspect_flags |= VK_IMAGE_ASPECT_STENCIL_BIT;
    }
    if (aspect_flags == 0) {
        return;
    }

    if (use_stencil && framebuffer->HasAspectStencilBit() && regs.stencil_front_mask != 0xFF &&
        regs.stencil_front_mask != 0) {
        Region2D dst_region = {
            Offset2D{.x = clear_rect.rect.offset.x, .y = clear_rect.rect.offset.y},
            Offset2D{.x = clear_rect.rect.offset.x + static_cast<s32>(clear_rect.rect.extent.width),
                     .y = clear_rect.rect.offset.y +
                          static_cast<s32>(clear_rect.rect.extent.height)}};
        blit_image.ClearDepthStencil(framebuffer, use_depth, regs.clear_depth,
                                     static_cast<u8>(regs.stencil_front_mask), regs.clear_stencil,
                                     regs.stencil_front_func_mask, dst_region);
    } else {
        scheduler.Record([clear_depth = regs.clear_depth, clear_stencil = regs.clear_stencil,
                          clear_rect, aspect_flags](vk::CommandBuffer cmdbuf) {
            VkClearAttachment attachment;
            attachment.aspectMask = aspect_flags;
            attachment.colorAttachment = 0;
            attachment.clearValue.depthStencil.depth = clear_depth;
            attachment.clearValue.depthStencil.stencil = clear_stencil;
            cmdbuf.ClearAttachments(attachment, clear_rect);
        });
    }
}

void RasterizerVulkan::DispatchCompute() {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return;

    // Skip first 2 dispatches for Marvel Cosmic Invasion to fix boot issues
    if (program_id == UICommon::TitleID::MarvelCosmicInvasion) {
        static u32 dispatch_count = 0;
        if (dispatch_count < 2) {
            dispatch_count++;
            return;
        }
    }

    FlushWork();
    gpu_memory->FlushCaching();

    ComputePipeline* const pipeline{pipeline_cache.CurrentComputePipeline()};
    if (!pipeline) {
        return;
    }
    std::scoped_lock lock{texture_cache.mutex, buffer_cache.mutex};
    pipeline->Configure(*kepler_compute, *gpu_memory, scheduler, buffer_cache, texture_cache);

    const auto& qmd{kepler_compute->launch_description};
    auto indirect_address = kepler_compute->GetIndirectComputeAddress();
    if (indirect_address) {
        // DispatchIndirect
        static constexpr auto sync_info = VideoCommon::ObtainBufferSynchronize::FullSynchronize;
        const auto post_op = VideoCommon::ObtainBufferOperation::DiscardWrite;
        const auto [buffer, offset] =
            buffer_cache.ObtainBuffer(*indirect_address, 12, sync_info, post_op);
        scheduler.RequestOutsideRenderPassOperationContext();
        scheduler.Record([indirect_buffer = buffer->Handle(),
                          indirect_offset = offset](vk::CommandBuffer cmdbuf) {
            cmdbuf.DispatchIndirect(indirect_buffer, indirect_offset);
        });
        return;
    }
    const std::array<u32, 3> dim{qmd.grid_dim_x, qmd.grid_dim_y, qmd.grid_dim_z};
    scheduler.RequestOutsideRenderPassOperationContext();
    scheduler.Record([dim](vk::CommandBuffer cmdbuf) { cmdbuf.Dispatch(dim[0], dim[1], dim[2]); });
}

void RasterizerVulkan::ResetCounter(VideoCommon::QueryType type) {
    if (type != VideoCommon::QueryType::ZPassPixelCount64) {
        LOG_DEBUG(Render_Vulkan, "Unimplemented counter reset={}", type);
        return;
    }
    query_cache.CounterReset(type);
}

void RasterizerVulkan::Query(GPUVAddr gpu_addr, VideoCommon::QueryType type,
                             VideoCommon::QueryPropertiesFlags flags, u32 payload, u32 subreport) {
    query_cache.CounterReport(gpu_addr, type, flags, payload, subreport);
}

void RasterizerVulkan::BindGraphicsUniformBuffer(size_t stage, u32 index, GPUVAddr gpu_addr,
                                                 u32 size) {
    buffer_cache.BindGraphicsUniformBuffer(stage, index, gpu_addr, size);
}

void Vulkan::RasterizerVulkan::DisableGraphicsUniformBuffer(size_t stage, u32 index) {
    buffer_cache.DisableGraphicsUniformBuffer(stage, index);
}

void RasterizerVulkan::FlushAll() {}

void RasterizerVulkan::FlushRegion(DAddr addr, u64 size, VideoCommon::CacheType which) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return;

    if (addr == 0 || size == 0) {
        return;
    }
    if (True(which & VideoCommon::CacheType::TextureCache)) {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.DownloadMemory(addr, size);
    }
    if ((True(which & VideoCommon::CacheType::BufferCache))) {
        std::scoped_lock lock{buffer_cache.mutex};
        buffer_cache.DownloadMemory(addr, size);
    }
    if ((True(which & VideoCommon::CacheType::QueryCache))) {
        query_cache.FlushRegion(addr, size);
    }
}

bool RasterizerVulkan::MustFlushRegion(DAddr addr, u64 size, VideoCommon::CacheType which) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return false;

    if ((True(which & VideoCommon::CacheType::BufferCache))) {
        std::scoped_lock lock{buffer_cache.mutex};
        if (buffer_cache.IsRegionGpuModified(addr, size)) {
            return true;
        }
    }
    if (!Settings::IsGPULevelNormal()) {
        // Skip texture cache checks for Low accuracy - ultimate performance
        return false;
    }
    if (True(which & VideoCommon::CacheType::TextureCache)) {
        std::scoped_lock lock{texture_cache.mutex};
        return texture_cache.IsRegionGpuModified(addr, size);
    }
    return false;
}

VideoCore::RasterizerDownloadArea RasterizerVulkan::GetFlushArea(DAddr addr, u64 size) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down) {
        return {
            .start_address = Common::AlignDown(addr, Core::DEVICE_PAGESIZE),
            .end_address = Common::AlignUp(addr + size, Core::DEVICE_PAGESIZE),
            .preemtive = true,
        };
    }

    {
        std::scoped_lock lock{texture_cache.mutex};
        auto area = texture_cache.GetFlushArea(addr, size);
        if (area) {
            return *area;
        }
    }
    VideoCore::RasterizerDownloadArea new_area{
        .start_address = Common::AlignDown(addr, Core::DEVICE_PAGESIZE),
        .end_address = Common::AlignUp(addr + size, Core::DEVICE_PAGESIZE),
        .preemtive = true,
    };
    return new_area;
}

void RasterizerVulkan::InvalidateRegion(DAddr addr, u64 size, VideoCommon::CacheType which) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return;

    if (addr == 0 || size == 0) {
        return;
    }
    if (True(which & VideoCommon::CacheType::TextureCache)) {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.WriteMemory(addr, size);
    }
    if ((True(which & VideoCommon::CacheType::BufferCache))) {
        std::scoped_lock lock{buffer_cache.mutex};
        buffer_cache.WriteMemory(addr, size);
    }
    if ((True(which & VideoCommon::CacheType::QueryCache))) {
        query_cache.InvalidateRegion(addr, size);
    }
    if ((True(which & VideoCommon::CacheType::ShaderCache))) {
        pipeline_cache.InvalidateRegion(addr, size);
    }
}

void RasterizerVulkan::InnerInvalidation(std::span<const std::pair<DAddr, std::size_t>> sequences) {
    {
        std::scoped_lock lock{texture_cache.mutex};
        for (const auto& [addr, size] : sequences) {
            texture_cache.WriteMemory(addr, size);
        }
    }
    {
        std::scoped_lock lock{buffer_cache.mutex};
        for (const auto& [addr, size] : sequences) {
            buffer_cache.WriteMemory(addr, size);
        }
    }
    {
        for (const auto& [addr, size] : sequences) {
            query_cache.InvalidateRegion(addr, size);
            pipeline_cache.InvalidateRegion(addr, size);
        }
    }
}

bool RasterizerVulkan::OnCPUWrite(DAddr addr, u64 size) {
    if (addr == 0 || size == 0) {
        return false;
    }

    {
        std::scoped_lock lock{buffer_cache.mutex};
        if (buffer_cache.OnCPUWrite(addr, size)) {
            return true;
        }
    }

    {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.WriteMemory(addr, size);
    }

    pipeline_cache.InvalidateRegion(addr, size);
    return false;
}

void RasterizerVulkan::OnCacheInvalidation(DAddr addr, u64 size) {
    if (addr == 0 || size == 0) {
        return;
    }

    {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.WriteMemory(addr, size);
    }
    {
        std::scoped_lock lock{buffer_cache.mutex};
        buffer_cache.WriteMemory(addr, size);
    }
    pipeline_cache.InvalidateRegion(addr, size);
}

void RasterizerVulkan::InvalidateGPUCache() {
    gpu.InvalidateGPUCache();
}

void RasterizerVulkan::UnmapMemory(DAddr addr, u64 size) {
    {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.UnmapMemory(addr, size);
    }
    {
        std::scoped_lock lock{buffer_cache.mutex};
        buffer_cache.WriteMemory(addr, size);
    }
    pipeline_cache.OnCacheInvalidation(addr, size);
}

void RasterizerVulkan::ModifyGPUMemory(size_t as_id, GPUVAddr addr, u64 size) {
    {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.UnmapGPUMemory(as_id, addr, size);
    }
}

void RasterizerVulkan::SignalFence(std::function<void()>&& func) {
    fence_manager.SignalFence(std::move(func));
}

void RasterizerVulkan::SyncOperation(std::function<void()>&& func) {
    fence_manager.SyncOperation(std::move(func));
}

void RasterizerVulkan::SignalSyncPoint(u32 value) {
    fence_manager.SignalSyncPoint(value);
}

void RasterizerVulkan::SignalReference() {
    fence_manager.SignalReference();
}

void RasterizerVulkan::ReleaseFences(bool force) {
    fence_manager.WaitPendingFences(force);
}

void RasterizerVulkan::FlushAndInvalidateRegion(DAddr addr, u64 size,
                                                VideoCommon::CacheType which) {
    if (Settings::IsGPULevelExtreme()) {
        FlushRegion(addr, size, which);
    }
    InvalidateRegion(addr, size, which);
}

void RasterizerVulkan::WaitForIdle() {
    // Everything but wait pixel operations. This intentionally includes FRAGMENT_SHADER_BIT because
    // fragment shaders can still write storage buffers.
    VkPipelineStageFlags flags =
        VK_PIPELINE_STAGE_DRAW_INDIRECT_BIT | VK_PIPELINE_STAGE_VERTEX_INPUT_BIT |
        VK_PIPELINE_STAGE_VERTEX_SHADER_BIT | VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER_BIT |
        VK_PIPELINE_STAGE_TESSELLATION_EVALUATION_SHADER_BIT |
        VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT | VK_PIPELINE_STAGE_FRAGMENT_SHADER_BIT |
        VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT | VK_PIPELINE_STAGE_TRANSFER_BIT;
    if (device.IsExtTransformFeedbackSupported()) {
        flags |= VK_PIPELINE_STAGE_TRANSFORM_FEEDBACK_BIT_EXT;
    }

    query_cache.NotifyWFI();

    scheduler.RequestOutsideRenderPassOperationContext();
    scheduler.Record([event = *wfi_event, flags](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetEvent(event, flags);
        cmdbuf.WaitEvents(event, flags, VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT, {}, {}, {});
    });
    fence_manager.SignalOrdering();
}

void RasterizerVulkan::FragmentBarrier() {
    // We already put barriers when a render pass finishes
    scheduler.RequestOutsideRenderPassOperationContext();
}

void RasterizerVulkan::TiledCacheBarrier() {
    // TODO: Implementing tiled barriers requires rewriting a good chunk of the Vulkan backend
}

void RasterizerVulkan::FlushCommands() {
    if (draw_counter == 0) {
        return;
    }
    draw_counter = 0;
    scheduler.Flush();
}

void RasterizerVulkan::TickFrame() {
    draw_counter = 0;
    guest_descriptor_queue.TickFrame();
    compute_pass_descriptor_queue.TickFrame();
    fence_manager.TickFrame();
    staging_pool.TickFrame();
    {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.TickFrame();

        // Perform VRAM leak prevention cleanup for Insane mode
        texture_cache_runtime.CleanupUnusedBuffers();
    }
    {
        std::scoped_lock lock{buffer_cache.mutex};
        buffer_cache.TickFrame();

        // Perform VRAM leak prevention cleanup for Insane mode
        buffer_cache_runtime.CleanupUnusedBuffers();
    }
}

u64 RasterizerVulkan::GetTotalVram() const {
    try {
        return device.GetDeviceMemoryUsage();
    } catch (...) {
        return 0;
    }
}

u64 RasterizerVulkan::GetUsedVram() const {
    try {
        u64 buffer_usage = buffer_cache_runtime.GetDeviceMemoryUsage();
        u64 texture_usage = texture_cache_runtime.GetDeviceMemoryUsage();
        u64 staging_usage = staging_pool.GetMemoryUsage();
        return buffer_usage + texture_usage + staging_usage;
    } catch (...) {
        return 0;
    }
}

u64 RasterizerVulkan::GetBufferMemoryUsage() const {
    try {
        return buffer_cache_runtime.GetDeviceMemoryUsage();
    } catch (...) {
        return 0;
    }
}

u64 RasterizerVulkan::GetTextureMemoryUsage() const {
    try {
        return texture_cache_runtime.GetDeviceMemoryUsage();
    } catch (...) {
        return 0;
    }
}

u64 RasterizerVulkan::GetStagingMemoryUsage() const {
    try {
        return staging_pool.GetMemoryUsage();
    } catch (...) {
        return 0;
    }
}

void RasterizerVulkan::TriggerMemoryGC() {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return;

    std::scoped_lock lock{texture_cache.mutex, buffer_cache.mutex};
    texture_cache.TriggerGarbageCollection();
    buffer_cache.TriggerGarbageCollection();
}

bool RasterizerVulkan::AccelerateConditionalRendering() {
    gpu_memory->FlushCaching();
    return query_cache.AccelerateHostConditionalRendering();
}

bool RasterizerVulkan::AccelerateSurfaceCopy(const Tegra::Engines::Fermi2D::Surface& src,
                                             const Tegra::Engines::Fermi2D::Surface& dst,
                                             const Tegra::Engines::Fermi2D::Config& copy_config) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return false;

    std::scoped_lock lock{texture_cache.mutex};
    return texture_cache.BlitImage(dst, src, copy_config);
}

Tegra::Engines::AccelerateDMAInterface& RasterizerVulkan::AccessAccelerateDMA() {
    return accelerate_dma;
}

void RasterizerVulkan::CompositeGameRtToViAtPresent(const Tegra::FramebufferConfig& config,
                                                    DAddr vi_cpu) {
    if (!IsViScanoutCpuAddr(vi_cpu) || g_game_rt0_cpu_addr == 0 ||
        g_game_rt0_cpu_addr == vi_cpu || g_game_rt0_peak_verts < GAME_RT_MIN_VERTICES) {
        return;
    }
    const size_t src_bytes = ImageInfoGuestBytes(g_game_rt0_info);
    if (src_bytes == 0 || !texture_cache.IsRegionGpuModified(g_game_rt0_cpu_addr, src_bytes)) {
        return;
    }
    auto [vi_view, ignored] = texture_cache.TryFindFramebufferImageView(config, vi_cpu);
    if (!vi_view || vi_view->gpu_addr == 0) {
        return;
    }
    const GPUVAddr vi_gpu = vi_view->gpu_addr;
    const u32 blit_width = std::min(config.width, g_game_rt0_config.width);
    const u32 blit_height = std::min(config.height, g_game_rt0_config.height);
    if (blit_width == 0 || blit_height == 0) {
        return;
    }

    auto src_rt = g_game_rt0_config;
    src_rt.width = blit_width;
    src_rt.height = blit_height;
    auto dst_rt = g_game_rt0_config;
    dst_rt.format = ViPixelFormatToRenderTargetFormat(config.pixel_format);
    dst_rt.width = blit_width;
    dst_rt.height = blit_height;
    dst_rt.tile_mode.is_pitch_linear = true;
    dst_rt.address_high = static_cast<u32>(vi_gpu >> 32);
    dst_rt.address_low = static_cast<u32>(vi_gpu);

    const Tegra::Engines::Fermi2D::Surface src = MakeBlitSurface(src_rt, blit_width, blit_height);
    const Tegra::Engines::Fermi2D::Surface dst = MakeBlitSurface(dst_rt, blit_width, blit_height);
    const Tegra::Engines::Fermi2D::Config copy_config{
        .operation = Tegra::Engines::Fermi2D::Operation::SrcCopy,
        .filter = Tegra::Engines::Fermi2D::Filter::Bilinear,
        .must_accelerate = true,
        .dst_x0 = 0,
        .dst_y0 = 0,
        .dst_x1 = static_cast<s32>(blit_width),
        .dst_y1 = static_cast<s32>(blit_height),
        .src_x0 = 0,
        .src_y0 = 0,
        .src_x1 = static_cast<s32>(blit_width),
        .src_y1 = static_cast<s32>(blit_height),
    };
    static u32 composite_log_budget = 30;
    if (composite_log_budget > 0) {
        --composite_log_budget;
        LOG_INFO(Render_Vulkan,
                 "Composite at present: game RT 0x{:x} -> VI 0x{:x} (peak_verts={} size={}x{})",
                 g_game_rt0_cpu_addr, vi_cpu, g_game_rt0_peak_verts, blit_width, blit_height);
    }
    {
        std::scoped_lock lock{texture_cache.mutex};
        texture_cache.BlitImage(dst, src, copy_config);
    }
}

void RasterizerVulkan::AccelerateInlineToMemory(GPUVAddr address, size_t copy_size,
                                                std::span<const u8> memory) {
    std::shared_lock shared_guard{shutdown_mutex};
    if (is_shutting_down)
        return;

    auto cpu_addr = gpu_memory->GpuToCpuAddress(address);
    if (!cpu_addr) [[unlikely]] {
        gpu_memory->WriteBlock(address, memory.data(), copy_size);
        return;
    }
    gpu_memory->WriteBlockUnsafe(address, memory.data(), copy_size);
    {
        std::unique_lock<std::recursive_mutex> lock{buffer_cache.mutex};
        if (!buffer_cache.InlineMemory(*cpu_addr, copy_size, memory)) {
            buffer_cache.WriteMemory(*cpu_addr, copy_size);
        }
    }
    {
        std::scoped_lock lock_texture{texture_cache.mutex};
        texture_cache.WriteMemory(*cpu_addr, copy_size);
    }
    pipeline_cache.InvalidateRegion(*cpu_addr, copy_size);
    query_cache.InvalidateRegion(*cpu_addr, copy_size);
}

std::optional<FramebufferTextureInfo> RasterizerVulkan::AccelerateDisplay(
    const Tegra::FramebufferConfig& config, DAddr framebuffer_addr, u32 pixel_stride) {
    if (!framebuffer_addr) {
        static std::once_flag null_addr_once;
        std::call_once(null_addr_once, [] {
            LOG_WARNING(Render_Vulkan, "AccelerateDisplay: null framebuffer address");
        });
        return {};
    }
    scheduler.Finish();
    std::scoped_lock lock{texture_cache.mutex};
    const auto find_view = [&]() {
        return texture_cache.TryFindFramebufferImageView(config, framebuffer_addr);
    };
    auto [image_view, scaled] = find_view();
    const u32 bytes_per_pixel = [&] {
        switch (config.pixel_format) {
        case Service::android::PixelFormat::Rgb565:
            return 2U;
        default:
            return 4U;
        }
    }();
    const u64 fb_bytes = static_cast<u64>(pixel_stride) * config.height * bytes_per_pixel;
    if (!image_view && fb_bytes > 0) {
        texture_cache.DownloadMemory(framebuffer_addr, static_cast<size_t>(fb_bytes));
        std::tie(image_view, scaled) = find_view();
    }
    DAddr present_addr = framebuffer_addr;
    size_t present_bytes = static_cast<size_t>(fb_bytes);
    if (IsViScanoutCpuAddr(framebuffer_addr)) {
        const size_t vi_bytes = static_cast<size_t>(fb_bytes);
        const bool vi_gpu_modified =
            vi_bytes > 0 && texture_cache.IsRegionGpuModified(framebuffer_addr, vi_bytes);
        const auto try_remap_to_offscreen = [&](DAddr rt_cpu, GPUVAddr rt_gpu,
                                                const VideoCommon::ImageInfo& rt_info) {
            if (rt_gpu == 0 || rt_cpu == 0 || IsViScanoutCpuAddr(rt_cpu) ||
                rt_info.format == VideoCore::Surface::PixelFormat::Invalid) {
                return false;
            }
            const size_t rt_bytes = ImageInfoGuestBytes(rt_info);
            const bool offscreen_modified =
                rt_bytes > 0 && texture_cache.IsRegionGpuModified(rt_cpu, rt_bytes);
            auto [offscreen_view, offscreen_scaled] =
                texture_cache.TryFindRenderTargetImageView(rt_info, rt_gpu);
            static u32 remap_diag_budget = 60;
            if (remap_diag_budget > 0) {
                --remap_diag_budget;
                if (!offscreen_modified) {
                    LOG_INFO(Render_Vulkan,
                             "AccelerateDisplay: skip remap VI 0x{:x} -> game RT 0x{:x} "
                             "(rt0_gpu=0x{:x}): rt_not_modified",
                             framebuffer_addr, rt_cpu, rt_gpu);
                } else if (!offscreen_view) {
                    LOG_INFO(Render_Vulkan,
                             "AccelerateDisplay: skip remap VI 0x{:x} -> game RT 0x{:x} "
                             "(rt0_gpu=0x{:x} fmt={}): rt_view_not_found",
                             framebuffer_addr, rt_cpu, rt_gpu,
                             static_cast<u32>(rt_info.format));
                } else {
                    LOG_INFO(Render_Vulkan,
                             "AccelerateDisplay: remap VI 0x{:x} -> game RT 0x{:x} "
                             "(rt0_gpu=0x{:x} peak_verts={})",
                             framebuffer_addr, rt_cpu, rt_gpu, g_game_rt0_peak_verts);
                }
            }
            if (!offscreen_modified || !offscreen_view) {
                return false;
            }
            if (auto [display_view, display_scaled] =
                    texture_cache.TryFindFramebufferImageView(config, rt_cpu);
                display_view) {
                offscreen_view = display_view;
                offscreen_scaled = display_scaled;
            }
            image_view = offscreen_view;
            scaled = offscreen_scaled;
            present_addr = rt_cpu;
            present_bytes = rt_bytes;
            return true;
        };
        if (g_vi_overlay_active_frames > 0) {
            --g_vi_overlay_active_frames;
        }
        // Present VI overlays directly when they carry UI. When VI is GPU-touched but CPU-empty
        // and the game is rendering to an offscreen RT, scan out from the game RT instead.
        bool vi_effectively_empty = !vi_gpu_modified;
        if (!vi_effectively_empty) {
            if (const u8* const host_ptr = device_memory.GetPointer<u8>(framebuffer_addr)) {
                u32 guest_px{};
                std::memcpy(&guest_px, host_ptr, sizeof(guest_px));
                if (guest_px == 0 && g_vi_overlay_active_frames == 0 &&
                    g_game_rt0_peak_verts >= GAME_RT_MIN_VERTICES) {
                    vi_effectively_empty = true;
                }
            }
        }
        if (vi_effectively_empty) {
            try_remap_to_offscreen(g_game_rt0_cpu_addr, g_game_rt0_gpu_addr, g_game_rt0_info);
        }
    }
    const bool gpu_modified =
        present_bytes > 0 && texture_cache.IsRegionGpuModified(present_addr, present_bytes);
    static u32 accelerate_diag_budget = 120;
    if (accelerate_diag_budget > 0) {
        --accelerate_diag_budget;
        u32 guest_px_raw = 0;
        if (g_fb_sample_budget > 0) {
            --g_fb_sample_budget;
            if (const u8* const host_ptr = device_memory.GetPointer<u8>(framebuffer_addr)) {
                std::memcpy(&guest_px_raw, host_ptr, sizeof(guest_px_raw));
            }
        }
        LOG_INFO(Render_Vulkan,
                 "AccelerateDisplay: addr=0x{:x} {}x{} stride={} accelerated={} "
                 "gpu_modified={} guest_px_raw={:08x}",
                 framebuffer_addr, config.width, config.height, pixel_stride, image_view != nullptr,
                 gpu_modified, guest_px_raw);
    }
    if (!image_view) {
        return {};
    }
    query_cache.NotifySegment(false);

    const auto& resolution = Settings::values.resolution_info;

    FramebufferTextureInfo info{};
    info.image = image_view->ImageHandle();
    info.image_view = image_view->Handle(Shader::TextureType::Color2D);
    info.width = image_view->size.width;
    info.height = image_view->size.height;
    info.scaled_width = scaled ? resolution.ScaleUp(info.width) : info.width;
    info.scaled_height = scaled ? resolution.ScaleUp(info.height) : info.height;
    info.guest_addr = present_addr;
    info.guest_bytes = present_bytes;
    return info;
}

void RasterizerVulkan::LoadDiskResources(u64 title_id, std::stop_token stop_loading,
                                         const VideoCore::DiskResourceLoadCallback& callback) {
    pipeline_cache.LoadDiskResources(title_id, stop_loading, callback);
}

void RasterizerVulkan::FlushWork() {
#ifdef ANDROID
    static constexpr u32 DRAWS_TO_DISPATCH = 1024;
#else
    static constexpr u32 DRAWS_TO_DISPATCH = 4096;
#endif // ANDROID

    // Only check multiples of 8 draws
    static_assert(DRAWS_TO_DISPATCH % 8 == 0);
    if ((++draw_counter & 7) != 7) {
        return;
    }
    if (draw_counter < DRAWS_TO_DISPATCH) {
        // Send recorded tasks to the worker thread
        scheduler.DispatchWork();
        return;
    }
    // Otherwise (every certain number of draws) flush execution.
    // This submits commands to the Vulkan driver.
    scheduler.Flush();
    draw_counter = 0;
}

AccelerateDMA::AccelerateDMA(BufferCache& buffer_cache_, TextureCache& texture_cache_,
                             Scheduler& scheduler_)
    : buffer_cache{buffer_cache_}, texture_cache{texture_cache_}, scheduler{scheduler_} {}

bool AccelerateDMA::BufferClear(GPUVAddr src_address, u64 amount, u32 value) {
    std::scoped_lock lock{buffer_cache.mutex};
    return buffer_cache.DMAClear(src_address, amount, value);
}

bool AccelerateDMA::BufferCopy(GPUVAddr src_address, GPUVAddr dest_address, u64 amount) {
    std::scoped_lock lock{buffer_cache.mutex};
    return buffer_cache.DMACopy(src_address, dest_address, amount);
}

template <bool IS_IMAGE_UPLOAD>
bool AccelerateDMA::DmaBufferImageCopy(const Tegra::DMA::ImageCopy& copy_info,
                                       const Tegra::DMA::BufferOperand& buffer_operand,
                                       const Tegra::DMA::ImageOperand& image_operand) {
    std::scoped_lock lock{buffer_cache.mutex, texture_cache.mutex};
    const auto image_id = texture_cache.DmaImageId(image_operand, IS_IMAGE_UPLOAD);
    if (image_id == VideoCommon::NULL_IMAGE_ID) {
        return false;
    }
    const u32 buffer_size = static_cast<u32>(buffer_operand.pitch * buffer_operand.height);
    static constexpr auto sync_info = VideoCommon::ObtainBufferSynchronize::FullSynchronize;
    const auto post_op = IS_IMAGE_UPLOAD ? VideoCommon::ObtainBufferOperation::DoNothing
                                         : VideoCommon::ObtainBufferOperation::MarkAsWritten;
    const auto [buffer, offset] =
        buffer_cache.ObtainBuffer(buffer_operand.address, buffer_size, sync_info, post_op);

    const auto [image, copy] = texture_cache.DmaBufferImageCopy(
        copy_info, buffer_operand, image_operand, image_id, IS_IMAGE_UPLOAD);
    const std::span copy_span{&copy, 1};

    if constexpr (IS_IMAGE_UPLOAD) {
        texture_cache.PrepareImage(image_id, true, false);
        image->UploadMemory(buffer->Handle(), offset, copy_span);
    } else {
        if (offset % BytesPerBlock(image->info.format)) {
            return false;
        }
        texture_cache.DownloadImageIntoBuffer(image, buffer->Handle(), offset, copy_span,
                                              buffer_operand.address, buffer_size);
    }
    return true;
}

bool AccelerateDMA::ImageToBuffer(const Tegra::DMA::ImageCopy& copy_info,
                                  const Tegra::DMA::ImageOperand& image_operand,
                                  const Tegra::DMA::BufferOperand& buffer_operand) {
    return DmaBufferImageCopy<false>(copy_info, buffer_operand, image_operand);
}

bool AccelerateDMA::BufferToImage(const Tegra::DMA::ImageCopy& copy_info,
                                  const Tegra::DMA::BufferOperand& buffer_operand,
                                  const Tegra::DMA::ImageOperand& image_operand) {
    return DmaBufferImageCopy<true>(copy_info, buffer_operand, image_operand);
}

void RasterizerVulkan::UpdateDynamicStates() {
    auto& regs = maxwell3d->regs;
    UpdateViewportsState(regs);
    UpdateScissorsState(regs);
    UpdateDepthBias(regs);
    UpdateBlendConstants(regs);
    UpdateDepthBounds(regs);
    UpdateStencilFaces(regs);
    UpdateLineWidth(regs);
    if (device.IsExtExtendedDynamicStateSupported()) {
        UpdateCullMode(regs);
        UpdateDepthCompareOp(regs);
        UpdateFrontFace(regs);
        UpdateStencilOp(regs);

        if (state_tracker.TouchStateEnable()) {
            UpdateDepthBoundsTestEnable(regs);
            UpdateDepthTestEnable(regs);
            UpdateDepthWriteEnable(regs);
            UpdateStencilTestEnable(regs);
            if (device.IsExtExtendedDynamicState2Supported()) {
                UpdatePrimitiveRestartEnable(regs);
                UpdateRasterizerDiscardEnable(regs);
                UpdateDepthBiasEnable(regs);
            }
            if (device.IsExtExtendedDynamicState3EnablesSupported()) {
                UpdateLogicOpEnable(regs);
                UpdateDepthClampEnable(regs);
            }
        }
        if (device.IsExtExtendedDynamicState2ExtrasSupported()) {
            UpdateLogicOp(regs);
        }
        if (device.IsExtExtendedDynamicState3Supported()) {
            UpdateBlending(regs);
        }
    }
    if (device.IsExtVertexInputDynamicStateSupported()) {
        UpdateVertexInput(regs);
    }
}

void RasterizerVulkan::HandleTransformFeedback() {
    static std::once_flag warn_unsupported;

    auto& regs = maxwell3d->regs;
    if (!device.IsExtTransformFeedbackSupported()) {
        if (regs.transform_feedback_enabled != 0) {
            std::call_once(warn_unsupported, [&] {
                LOG_WARNING(Render_Vulkan,
                            "Transform feedback is enabled in GPU state but "
                            "VK_EXT_transform_feedback is unavailable (e.g. MoltenVK); using "
                            "software emulation");
                g_xfb_draw_diag_budget = 40;
            });
        }
        query_cache.CounterEnable(VideoCommon::QueryType::StreamingByteCount,
                                  regs.transform_feedback_enabled);
        return;
    }
    query_cache.CounterEnable(VideoCommon::QueryType::StreamingByteCount,
                              regs.transform_feedback_enabled);
    if (regs.transform_feedback_enabled != 0) {
        UNIMPLEMENTED_IF(
            regs.IsShaderConfigEnabled(
                Tegra::Engines::Maxwell3D::Regs::ShaderType::TessellationInit) ||
            regs.IsShaderConfigEnabled(Tegra::Engines::Maxwell3D::Regs::ShaderType::Tessellation));
    }
}

void RasterizerVulkan::UpdateViewportsState(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchViewports()) {
        return;
    }
    if (!regs.viewport_scale_offset_enabled) {
        const auto x = static_cast<float>(regs.surface_clip.x);
        const auto y = static_cast<float>(regs.surface_clip.y);
        const auto width = static_cast<float>(regs.surface_clip.width);
        const auto height = static_cast<float>(regs.surface_clip.height);
        // Ensure valid viewport dimensions to prevent vertex explosions
        const float viewport_width = width > 0.0f ? width : 1.0f;
        const float viewport_height = height > 0.0f ? height : 1.0f;

        std::array<VkViewport, Tegra::Engines::Maxwell3D::Regs::NumViewports> viewport_list;
        for (size_t i = 0; i < Tegra::Engines::Maxwell3D::Regs::NumViewports; ++i) {
            viewport_list[i] = VkViewport{
                .x = x,
                .y = y,
                .width = viewport_width,
                .height = viewport_height,
                .minDepth = 0.0f,
                .maxDepth = 1.0f,
            };
        }
        scheduler.Record([this, viewport_list](vk::CommandBuffer cmdbuf) {
            const u32 num_viewports = std::min<u32>(device.GetMaxViewports(),
                                                    Tegra::Engines::Maxwell3D::Regs::NumViewports);
            const vk::Span<VkViewport> viewports(viewport_list.data(), num_viewports);
            cmdbuf.SetViewport(0, viewports);
        });
        return;
    }
    const bool is_rescaling{texture_cache.IsRescaling()};
    const float scale = is_rescaling ? Settings::values.resolution_info.up_factor : 1.0f;
    const std::array viewport_list{
        GetViewportState(device, regs, 0, scale),  GetViewportState(device, regs, 1, scale),
        GetViewportState(device, regs, 2, scale),  GetViewportState(device, regs, 3, scale),
        GetViewportState(device, regs, 4, scale),  GetViewportState(device, regs, 5, scale),
        GetViewportState(device, regs, 6, scale),  GetViewportState(device, regs, 7, scale),
        GetViewportState(device, regs, 8, scale),  GetViewportState(device, regs, 9, scale),
        GetViewportState(device, regs, 10, scale), GetViewportState(device, regs, 11, scale),
        GetViewportState(device, regs, 12, scale), GetViewportState(device, regs, 13, scale),
        GetViewportState(device, regs, 14, scale), GetViewportState(device, regs, 15, scale),
    };
    scheduler.Record([this, viewport_list](vk::CommandBuffer cmdbuf) {
        const u32 num_viewports =
            std::min<u32>(device.GetMaxViewports(), Tegra::Engines::Maxwell3D::Regs::NumViewports);
        const vk::Span<VkViewport> viewports(viewport_list.data(), num_viewports);
        cmdbuf.SetViewport(0, viewports);
    });
}

void RasterizerVulkan::UpdateScissorsState(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchScissors()) {
        return;
    }
    if (!regs.viewport_scale_offset_enabled) {
        const auto x = static_cast<float>(regs.surface_clip.x);
        const auto y = static_cast<float>(regs.surface_clip.y);
        const auto width = static_cast<float>(regs.surface_clip.width);
        const auto height = static_cast<float>(regs.surface_clip.height);
        VkRect2D scissor;
        scissor.offset.x = static_cast<u32>(x);
        scissor.offset.y = static_cast<u32>(y);
        scissor.extent.width = static_cast<u32>(width != 0.0f ? width : 1.0f);
        scissor.extent.height = static_cast<u32>(height != 0.0f ? height : 1.0f);
        scheduler.Record([scissor](vk::CommandBuffer cmdbuf) { cmdbuf.SetScissor(0, scissor); });
        return;
    }
    u32 up_scale = 1;
    u32 down_shift = 0;
    if (texture_cache.IsRescaling()) {
        up_scale = Settings::values.resolution_info.up_scale;
        down_shift = Settings::values.resolution_info.down_shift;
    }
    const std::array scissor_list{
        GetScissorState(regs, 0, up_scale, down_shift),
        GetScissorState(regs, 1, up_scale, down_shift),
        GetScissorState(regs, 2, up_scale, down_shift),
        GetScissorState(regs, 3, up_scale, down_shift),
        GetScissorState(regs, 4, up_scale, down_shift),
        GetScissorState(regs, 5, up_scale, down_shift),
        GetScissorState(regs, 6, up_scale, down_shift),
        GetScissorState(regs, 7, up_scale, down_shift),
        GetScissorState(regs, 8, up_scale, down_shift),
        GetScissorState(regs, 9, up_scale, down_shift),
        GetScissorState(regs, 10, up_scale, down_shift),
        GetScissorState(regs, 11, up_scale, down_shift),
        GetScissorState(regs, 12, up_scale, down_shift),
        GetScissorState(regs, 13, up_scale, down_shift),
        GetScissorState(regs, 14, up_scale, down_shift),
        GetScissorState(regs, 15, up_scale, down_shift),
    };
    scheduler.Record([this, scissor_list](vk::CommandBuffer cmdbuf) {
        const u32 num_scissors =
            std::min<u32>(device.GetMaxViewports(), Tegra::Engines::Maxwell3D::Regs::NumViewports);
        const vk::Span<VkRect2D> scissors(scissor_list.data(), num_scissors);
        cmdbuf.SetScissor(0, scissors);
    });
}

void RasterizerVulkan::UpdateDepthBias(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthBias()) {
        return;
    }
    float units = regs.depth_bias / 2.0f;
    const bool is_d24 = regs.zeta.format == Tegra::DepthFormat::Z24_UNORM_S8_UINT ||
                        regs.zeta.format == Tegra::DepthFormat::X8Z24_UNORM ||
                        regs.zeta.format == Tegra::DepthFormat::S8Z24_UNORM ||
                        regs.zeta.format == Tegra::DepthFormat::V8Z24_UNORM;
    if (is_d24 && !device.SupportsD24DepthBuffer() && program_id == 0x1006A800016E000ULL) {
        // Only activate this in Super Smash Brothers Ultimate
        // the base formulas can be obtained from here:
        //   https://docs.microsoft.com/en-us/windows/win32/direct3d11/d3d10-graphics-programming-guide-output-merger-stage-depth-bias
        const double rescale_factor =
            static_cast<double>(1ULL << (32 - 24)) / (static_cast<double>(0x1.ep+127));
        units = static_cast<float>(static_cast<double>(units) * rescale_factor);
    }
    const float clamp = regs.depth_bias_clamp;
    const float factor = regs.slope_scale_depth_bias;

    // Match Maxwell/D3D UNORM depth-bias semantics when supported; default Vulkan bias can skew
    // slope scale for dense tessellation and break shadow maps.
    if (device.IsExtDepthBiasControlSupported()) {
        const VkDepthBiasRepresentationInfoEXT representation{
            .sType = VK_STRUCTURE_TYPE_DEPTH_BIAS_REPRESENTATION_INFO_EXT,
            .pNext = nullptr,
            .depthBiasRepresentation =
                VK_DEPTH_BIAS_REPRESENTATION_LEAST_REPRESENTABLE_VALUE_FORCE_UNORM_EXT,
            .depthBiasExact = device.HasExactDepthBiasControl() ? VK_TRUE : VK_FALSE,
        };
        scheduler.Record(
            [constant = units, clamp, factor, representation](vk::CommandBuffer cmdbuf) {
                VkDepthBiasRepresentationInfoEXT rep = representation;
                cmdbuf.SetDepthBias(constant, clamp, factor, &rep);
            });
    } else {
        scheduler.Record([constant = units, clamp, factor](vk::CommandBuffer cmdbuf) {
            cmdbuf.SetDepthBias(constant, clamp, factor);
        });
    }
}

void RasterizerVulkan::UpdateBlendConstants(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchBlendConstants()) {
        return;
    }
    const std::array blend_color = {regs.blend_color.r, regs.blend_color.g, regs.blend_color.b,
                                    regs.blend_color.a};
    scheduler.Record(
        [blend_color](vk::CommandBuffer cmdbuf) { cmdbuf.SetBlendConstants(blend_color.data()); });
}

void RasterizerVulkan::UpdateDepthBounds(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthBounds()) {
        return;
    }
    scheduler.Record([min = regs.depth_bounds[0], max = regs.depth_bounds[1]](
                         vk::CommandBuffer cmdbuf) { cmdbuf.SetDepthBounds(min, max); });
}

void RasterizerVulkan::UpdateStencilFaces(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchStencilProperties()) {
        return;
    }
    bool update_references = state_tracker.TouchStencilReference();
    bool update_write_mask = state_tracker.TouchStencilWriteMask();
    bool update_compare_masks = state_tracker.TouchStencilCompare();
    if (state_tracker.TouchStencilSide(regs.stencil_two_side_enable != 0)) {
        update_references = true;
        update_write_mask = true;
        update_compare_masks = true;
    }
    if (update_references) {
        [&]() {
            if (regs.stencil_two_side_enable) {
                if (!state_tracker.CheckStencilReferenceFront(regs.stencil_front_ref) &&
                    !state_tracker.CheckStencilReferenceBack(regs.stencil_back_ref)) {
                    return;
                }
            } else {
                if (!state_tracker.CheckStencilReferenceFront(regs.stencil_front_ref)) {
                    return;
                }
            }
            scheduler.Record([front_ref = regs.stencil_front_ref, back_ref = regs.stencil_back_ref,
                              two_sided = regs.stencil_two_side_enable](vk::CommandBuffer cmdbuf) {
                const bool set_back = two_sided && front_ref != back_ref;
                // Front face
                cmdbuf.SetStencilReference(set_back ? VK_STENCIL_FACE_FRONT_BIT
                                                    : VK_STENCIL_FACE_FRONT_AND_BACK,
                                           front_ref);
                if (set_back) {
                    cmdbuf.SetStencilReference(VK_STENCIL_FACE_BACK_BIT, back_ref);
                }
            });
        }();
    }
    if (update_write_mask) {
        [&]() {
            if (regs.stencil_two_side_enable) {
                if (!state_tracker.CheckStencilWriteMaskFront(regs.stencil_front_mask) &&
                    !state_tracker.CheckStencilWriteMaskBack(regs.stencil_back_mask)) {
                    return;
                }
            } else {
                if (!state_tracker.CheckStencilWriteMaskFront(regs.stencil_front_mask)) {
                    return;
                }
            }
            scheduler.Record([front_write_mask = regs.stencil_front_mask,
                              back_write_mask = regs.stencil_back_mask,
                              two_sided = regs.stencil_two_side_enable](vk::CommandBuffer cmdbuf) {
                const bool set_back = two_sided && front_write_mask != back_write_mask;
                // Front face
                cmdbuf.SetStencilWriteMask(set_back ? VK_STENCIL_FACE_FRONT_BIT
                                                    : VK_STENCIL_FACE_FRONT_AND_BACK,
                                           front_write_mask);
                if (set_back) {
                    cmdbuf.SetStencilWriteMask(VK_STENCIL_FACE_BACK_BIT, back_write_mask);
                }
            });
        }();
    }
    if (update_compare_masks) {
        [&]() {
            if (regs.stencil_two_side_enable) {
                if (!state_tracker.CheckStencilCompareMaskFront(regs.stencil_front_func_mask) &&
                    !state_tracker.CheckStencilCompareMaskBack(regs.stencil_back_func_mask)) {
                    return;
                }
            } else {
                if (!state_tracker.CheckStencilCompareMaskFront(regs.stencil_front_func_mask)) {
                    return;
                }
            }
            scheduler.Record([front_test_mask = regs.stencil_front_func_mask,
                              back_test_mask = regs.stencil_back_func_mask,
                              two_sided = regs.stencil_two_side_enable](vk::CommandBuffer cmdbuf) {
                const bool set_back = two_sided && front_test_mask != back_test_mask;
                // Front face
                cmdbuf.SetStencilCompareMask(set_back ? VK_STENCIL_FACE_FRONT_BIT
                                                      : VK_STENCIL_FACE_FRONT_AND_BACK,
                                             front_test_mask);
                if (set_back) {
                    cmdbuf.SetStencilCompareMask(VK_STENCIL_FACE_BACK_BIT, back_test_mask);
                }
            });
        }();
    }
    state_tracker.ClearStencilReset();
}

void RasterizerVulkan::UpdateLineWidth(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchLineWidth()) {
        return;
    }
    const float width =
        regs.line_anti_alias_enable ? regs.line_width_smooth : regs.line_width_aliased;
    scheduler.Record([width](vk::CommandBuffer cmdbuf) { cmdbuf.SetLineWidth(width); });
}

void RasterizerVulkan::UpdateCullMode(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchCullMode()) {
        return;
    }
    scheduler.Record([enabled = regs.gl_cull_test_enabled,
                      cull_face = regs.gl_cull_face](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetCullModeEXT(enabled ? MaxwellToVK::CullFace(cull_face) : VK_CULL_MODE_NONE);
    });
}

void RasterizerVulkan::UpdateDepthBoundsTestEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthBoundsTestEnable()) {
        return;
    }
    bool enabled = regs.depth_bounds_enable;
    if (enabled && !device.IsDepthBoundsSupported()) {
        LOG_WARNING(Render_Vulkan, "Depth bounds is enabled but not supported");
        enabled = false;
    }
    scheduler.Record([enable = enabled](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetDepthBoundsTestEnableEXT(enable);
    });
}

void RasterizerVulkan::UpdateDepthTestEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthTestEnable()) {
        return;
    }
    scheduler.Record([enable = regs.depth_test_enable](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetDepthTestEnableEXT(enable);
    });
}

void RasterizerVulkan::UpdateDepthWriteEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthWriteEnable()) {
        return;
    }
    scheduler.Record([enable = regs.depth_write_enabled](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetDepthWriteEnableEXT(enable);
    });
}

void RasterizerVulkan::UpdatePrimitiveRestartEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchPrimitiveRestartEnable()) {
        return;
    }
    // MoltenVK: Metal does not support disabling primitive restart; dynamic VK_FALSE returns
    // VK_ERROR_FEATURE_NOT_PRESENT. Restart is forced on in the pipeline for strip/fan topologies.
    if (device.GetDriverID() == VK_DRIVER_ID_MOLTENVK) {
        return;
    }
    scheduler.Record([enable = regs.primitive_restart.enabled](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetPrimitiveRestartEnableEXT(enable);
    });
}

void RasterizerVulkan::UpdateRasterizerDiscardEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchRasterizerDiscardEnable()) {
        return;
    }
    scheduler.Record([disable = regs.rasterize_enable](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetRasterizerDiscardEnableEXT(disable == 0);
    });
}

void RasterizerVulkan::UpdateDepthBiasEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthBiasEnable()) {
        return;
    }
    constexpr size_t POLYGON_ENABLE_POINT = 0;
    constexpr size_t POLYGON_ENABLE_LINE = 1;
    constexpr size_t POLYGON_ENABLE_POLYGON = 2;
    static constexpr std::array POLYGON_OFFSET_ENABLE_LUT = {
        POLYGON_ENABLE_POINT,   // Points
        POLYGON_ENABLE_LINE,    // Lines
        POLYGON_ENABLE_LINE,    // LineLoop
        POLYGON_ENABLE_LINE,    // LineStrip
        POLYGON_ENABLE_POLYGON, // Triangles
        POLYGON_ENABLE_POLYGON, // TriangleStrip
        POLYGON_ENABLE_POLYGON, // TriangleFan
        POLYGON_ENABLE_POLYGON, // Quads
        POLYGON_ENABLE_POLYGON, // QuadStrip
        POLYGON_ENABLE_POLYGON, // Polygon
        POLYGON_ENABLE_LINE,    // LinesAdjacency
        POLYGON_ENABLE_LINE,    // LineStripAdjacency
        POLYGON_ENABLE_POLYGON, // TrianglesAdjacency
        POLYGON_ENABLE_POLYGON, // TriangleStripAdjacency
        POLYGON_ENABLE_POLYGON, // Patches
    };
    const std::array enabled_lut{
        regs.polygon_offset_point_enable,
        regs.polygon_offset_line_enable,
        regs.polygon_offset_fill_enable,
    };
    const u32 topology_index = static_cast<u32>(maxwell3d->draw_manager->GetDrawState().topology);
    const u32 enable = enabled_lut[POLYGON_OFFSET_ENABLE_LUT[topology_index]];
    scheduler.Record(
        [enable](vk::CommandBuffer cmdbuf) { cmdbuf.SetDepthBiasEnableEXT(enable != 0); });
}

void RasterizerVulkan::UpdateLogicOpEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchLogicOpEnable()) {
        return;
    }
    scheduler.Record([enable = regs.logic_op.enable](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetLogicOpEnableEXT(enable != 0);
    });
}

void RasterizerVulkan::UpdateDepthClampEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthClampEnable()) {
        return;
    }
    bool is_enabled =
        !(regs.viewport_clip_control.geometry_clip ==
              Tegra::Engines::Maxwell3D::Regs::ViewportClipControl::GeometryClip::Passthrough ||
          regs.viewport_clip_control.geometry_clip ==
              Tegra::Engines::Maxwell3D::Regs::ViewportClipControl::GeometryClip::FrustumXYZ ||
          regs.viewport_clip_control.geometry_clip ==
              Tegra::Engines::Maxwell3D::Regs::ViewportClipControl::GeometryClip::FrustumZ);
    scheduler.Record(
        [is_enabled](vk::CommandBuffer cmdbuf) { cmdbuf.SetDepthClampEnableEXT(is_enabled); });
}

void RasterizerVulkan::UpdateDepthCompareOp(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchDepthCompareOp()) {
        return;
    }
    scheduler.Record([func = regs.depth_test_func](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetDepthCompareOpEXT(MaxwellToVK::ComparisonOp(func));
    });
}

void RasterizerVulkan::UpdateFrontFace(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchFrontFace()) {
        return;
    }

    VkFrontFace front_face = MaxwellToVK::FrontFace(regs.gl_front_face);
    if (regs.window_origin.flip_y != 0) {
        front_face = front_face == VK_FRONT_FACE_CLOCKWISE ? VK_FRONT_FACE_COUNTER_CLOCKWISE
                                                           : VK_FRONT_FACE_CLOCKWISE;
    }
    scheduler.Record(
        [front_face](vk::CommandBuffer cmdbuf) { cmdbuf.SetFrontFaceEXT(front_face); });
}

void RasterizerVulkan::UpdateStencilOp(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchStencilOp()) {
        return;
    }
    const Tegra::Engines::Maxwell3D::Regs::StencilOp::Op fail = regs.stencil_front_op.fail;
    const Tegra::Engines::Maxwell3D::Regs::StencilOp::Op zfail = regs.stencil_front_op.zfail;
    const Tegra::Engines::Maxwell3D::Regs::StencilOp::Op zpass = regs.stencil_front_op.zpass;
    const Tegra::Engines::Maxwell3D::Regs::ComparisonOp compare = regs.stencil_front_op.func;
    if (regs.stencil_two_side_enable) {
        // Separate stencil op per face
        const Tegra::Engines::Maxwell3D::Regs::StencilOp::Op back_fail = regs.stencil_back_op.fail;
        const Tegra::Engines::Maxwell3D::Regs::StencilOp::Op back_zfail =
            regs.stencil_back_op.zfail;
        const Tegra::Engines::Maxwell3D::Regs::StencilOp::Op back_zpass =
            regs.stencil_back_op.zpass;
        const Tegra::Engines::Maxwell3D::Regs::ComparisonOp back_compare =
            regs.stencil_back_op.func;
        scheduler.Record([fail, zfail, zpass, compare, back_fail, back_zfail, back_zpass,
                          back_compare](vk::CommandBuffer cmdbuf) {
            cmdbuf.SetStencilOpEXT(VK_STENCIL_FACE_FRONT_BIT, MaxwellToVK::StencilOp(fail),
                                   MaxwellToVK::StencilOp(zpass), MaxwellToVK::StencilOp(zfail),
                                   MaxwellToVK::ComparisonOp(compare));
            cmdbuf.SetStencilOpEXT(VK_STENCIL_FACE_BACK_BIT, MaxwellToVK::StencilOp(back_fail),
                                   MaxwellToVK::StencilOp(back_zpass),
                                   MaxwellToVK::StencilOp(back_zfail),
                                   MaxwellToVK::ComparisonOp(back_compare));
        });
    } else {
        // Front face defines the stencil op of both faces
        scheduler.Record([fail, zfail, zpass, compare](vk::CommandBuffer cmdbuf) {
            cmdbuf.SetStencilOpEXT(VK_STENCIL_FACE_FRONT_AND_BACK, MaxwellToVK::StencilOp(fail),
                                   MaxwellToVK::StencilOp(zpass), MaxwellToVK::StencilOp(zfail),
                                   MaxwellToVK::ComparisonOp(compare));
        });
    }
}

void RasterizerVulkan::UpdateLogicOp(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchLogicOp()) {
        return;
    }
    const auto op_value = static_cast<u32>(regs.logic_op.op);
    auto op = op_value >= 0x1500 && op_value < 0x1510 ? static_cast<VkLogicOp>(op_value - 0x1500)
                                                      : VK_LOGIC_OP_NO_OP;
    scheduler.Record([op](vk::CommandBuffer cmdbuf) { cmdbuf.SetLogicOpEXT(op); });
}

void RasterizerVulkan::UpdateBlending(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchBlending()) {
        return;
    }

    if (state_tracker.TouchColorMask()) {
        std::array<VkColorComponentFlags, Tegra::Engines::Maxwell3D::Regs::NumRenderTargets>
            setup_masks{};
        for (size_t index = 0; index < Tegra::Engines::Maxwell3D::Regs::NumRenderTargets; index++) {
            const auto& mask = regs.color_mask[regs.color_mask_common ? 0 : index];
            auto& current = setup_masks[index];
            if (mask.R) {
                current |= VK_COLOR_COMPONENT_R_BIT;
            }
            if (mask.G) {
                current |= VK_COLOR_COMPONENT_G_BIT;
            }
            if (mask.B) {
                current |= VK_COLOR_COMPONENT_B_BIT;
            }
            if (mask.A) {
                current |= VK_COLOR_COMPONENT_A_BIT;
            }
        }
        scheduler.Record([setup_masks](vk::CommandBuffer cmdbuf) {
            cmdbuf.SetColorWriteMaskEXT(0, setup_masks);
        });
    }

    if (state_tracker.TouchBlendEnable()) {
        std::array<VkBool32, Tegra::Engines::Maxwell3D::Regs::NumRenderTargets> setup_enables{};
        std::ranges::transform(
            regs.blend.enable, setup_enables.begin(),
            [&](const auto& is_enabled) { return is_enabled != 0 ? VK_TRUE : VK_FALSE; });
        scheduler.Record([setup_enables](vk::CommandBuffer cmdbuf) {
            cmdbuf.SetColorBlendEnableEXT(0, setup_enables);
        });
    }

    if (state_tracker.TouchBlendEquations()) {
        std::array<VkColorBlendEquationEXT, Tegra::Engines::Maxwell3D::Regs::NumRenderTargets>
            setup_blends{};
        for (size_t index = 0; index < Tegra::Engines::Maxwell3D::Regs::NumRenderTargets; index++) {
            const auto blend_setup = [&]<typename T>(const T& guest_blend) {
                auto& host_blend = setup_blends[index];
                host_blend.srcColorBlendFactor = MaxwellToVK::BlendFactor(guest_blend.color_source);
                host_blend.dstColorBlendFactor = MaxwellToVK::BlendFactor(guest_blend.color_dest);
                host_blend.colorBlendOp = MaxwellToVK::BlendEquation(guest_blend.color_op);
                host_blend.srcAlphaBlendFactor = MaxwellToVK::BlendFactor(guest_blend.alpha_source);
                host_blend.dstAlphaBlendFactor = MaxwellToVK::BlendFactor(guest_blend.alpha_dest);
                host_blend.alphaBlendOp = MaxwellToVK::BlendEquation(guest_blend.alpha_op);
            };
            if (!regs.blend_per_target_enabled) {
                blend_setup(regs.blend);
                continue;
            }
            blend_setup(regs.blend_per_target[index]);
        }
        scheduler.Record([setup_blends](vk::CommandBuffer cmdbuf) {
            cmdbuf.SetColorBlendEquationEXT(0, setup_blends);
        });
    }
}

void RasterizerVulkan::UpdateStencilTestEnable(Tegra::Engines::Maxwell3D::Regs& regs) {
    if (!state_tracker.TouchStencilTestEnable()) {
        return;
    }
    scheduler.Record([enable = regs.stencil_enable](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetStencilTestEnableEXT(enable);
    });
}

void RasterizerVulkan::UpdateVertexInput(Tegra::Engines::Maxwell3D::Regs& regs) {
    auto& dirty{maxwell3d->dirty.flags};
    if (!dirty[Dirty::VertexInput]) {
        return;
    }
    dirty[Dirty::VertexInput] = false;

    boost::container::static_vector<VkVertexInputBindingDescription2EXT, 32> bindings;
    boost::container::static_vector<VkVertexInputAttributeDescription2EXT, 32> attributes;
    const size_t max_vertex_attrs = static_cast<size_t>(device.GetMaxVertexInputAttributes());
    const size_t max_vertex_bindings = static_cast<size_t>(device.GetMaxVertexInputBindings());
    const GraphicsPipeline* const pipeline = pipeline_cache.CurrentGraphicsPipeline();
    const Shader::RuntimeInfo* vertex_remap =
        pipeline ? &pipeline->VertexInputRemap() : nullptr;

    // There seems to be a bug on Nvidia's driver where updating only higher attributes ends up
    // generating dirty state. Track the highest dirty attribute and update all attributes until
    // that one (inclusive).
    std::optional<size_t> highest_dirty_attr;
    for (size_t index = 0; index < Tegra::Engines::Maxwell3D::Regs::NumVertexAttributes; ++index) {
        if (dirty[Dirty::VertexAttribute0 + index]) {
            highest_dirty_attr = index;
        }
    }
    if (highest_dirty_attr && max_vertex_attrs > 0) {
        const size_t last_dirty_attr =
            std::min(*highest_dirty_attr, max_vertex_attrs - 1);
        for (size_t index = 0; index <= last_dirty_attr; ++index) {
            const Tegra::Engines::Maxwell3D::Regs::VertexAttribute attribute{
                regs.vertex_attrib_format[index]};
            const u32 guest_binding{attribute.buffer};
            dirty[Dirty::VertexAttribute0 + index] = false;
            dirty[Dirty::VertexBinding0 + static_cast<size_t>(guest_binding)] = true;
            if (!attribute.constant) {
                if (vertex_remap && !IsVertexAttributeMapped(*vertex_remap, index)) {
                    continue;
                }
                if (guest_binding >= max_vertex_bindings) {
                    continue;
                }
                u32 location = static_cast<u32>(index);
                u32 binding = guest_binding;
                if (vertex_remap) {
                    location = VulkanVertexLocation(*vertex_remap, index);
                    if (location >= max_vertex_attrs) {
                        continue;
                    }
                    if (!IsVertexBindingMapped(*vertex_remap, guest_binding)) {
                        continue;
                    }
                    binding = VulkanVertexBinding(*vertex_remap, guest_binding);
                    if (binding >= max_vertex_bindings) {
                        continue;
                    }
                } else if (location >= max_vertex_attrs) {
                    continue;
                }
                attributes.push_back({
                    .sType = VK_STRUCTURE_TYPE_VERTEX_INPUT_ATTRIBUTE_DESCRIPTION_2_EXT,
                    .pNext = nullptr,
                    .location = location,
                    .binding = binding,
                    .format = MaxwellToVK::VertexFormat(device, attribute.type, attribute.size),
                    .offset = attribute.offset,
                });
            }
        }
    }
    for (size_t guest = 0; guest < Tegra::Engines::Maxwell3D::Regs::NumVertexArrays; ++guest) {
        if (guest >= max_vertex_bindings) {
            break;
        }
        if (!dirty[Dirty::VertexBinding0 + guest]) {
            continue;
        }
        dirty[Dirty::VertexBinding0 + guest] = false;

        if (vertex_remap && !IsVertexBindingMapped(*vertex_remap, static_cast<u32>(guest))) {
            continue;
        }
        u32 vk_binding = static_cast<u32>(guest);
        if (vertex_remap) {
            vk_binding = VulkanVertexBinding(*vertex_remap, static_cast<u32>(guest));
            if (vk_binding >= max_vertex_bindings) {
                continue;
            }
        }
        const auto& input_binding{regs.vertex_streams[guest]};
        const bool is_instanced{regs.vertex_stream_instances.IsInstancingEnabled(
            static_cast<u32>(guest))};
        bindings.push_back({
            .sType = VK_STRUCTURE_TYPE_VERTEX_INPUT_BINDING_DESCRIPTION_2_EXT,
            .pNext = nullptr,
            .binding = vk_binding,
            .stride = input_binding.stride,
            .inputRate = is_instanced ? VK_VERTEX_INPUT_RATE_INSTANCE : VK_VERTEX_INPUT_RATE_VERTEX,
            .divisor = is_instanced ? input_binding.frequency : 1,
        });
    }
    scheduler.Record([bindings, attributes](vk::CommandBuffer cmdbuf) {
        cmdbuf.SetVertexInputEXT(bindings, attributes);
    });
}

void RasterizerVulkan::InitializeChannel(Tegra::Control::ChannelState& channel) {
    CreateChannel(channel);
    {
        std::scoped_lock lock{buffer_cache.mutex, texture_cache.mutex};
        texture_cache.CreateChannel(channel);
        buffer_cache.CreateChannel(channel);
    }
    pipeline_cache.CreateChannel(channel);
    query_cache.CreateChannel(channel);
    state_tracker.SetupTables(channel);
}

void RasterizerVulkan::BindChannel(Tegra::Control::ChannelState& channel) {
    const s32 channel_id = channel.bind_id;
    staging_pool.SetProgramId(channel.program_id);
    BindToChannel(channel_id);
    {
        std::scoped_lock lock{buffer_cache.mutex, texture_cache.mutex};
        texture_cache.BindToChannel(channel_id);
        buffer_cache.BindToChannel(channel_id);
    }
    pipeline_cache.BindToChannel(channel_id);
    query_cache.BindToChannel(channel_id);
    state_tracker.ChangeChannel(channel);
    state_tracker.InvalidateState();
}

void RasterizerVulkan::ReleaseChannel(s32 channel_id) {
    EraseChannel(channel_id);
    {
        std::scoped_lock lock{buffer_cache.mutex, texture_cache.mutex};
        texture_cache.EraseChannel(channel_id);
        buffer_cache.EraseChannel(channel_id);
    }
    pipeline_cache.EraseChannel(channel_id);
    query_cache.EraseChannel(channel_id);
}

bool RasterizerVulkan::HasDrawTransformFeedback() {
    // Force the HLE DrawIndirectByteCount path on MoltenVK; software XFB emulation replaces
    // VK_EXT_transform_feedback but still relies on the same macro/query flow.
    return true;
}

} // namespace Vulkan
