
cl1-1m.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d08  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08008dc0  08008dc0  00018dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f28  08008f28  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08008f28  08008f28  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f28  08008f28  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f28  08008f28  00018f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f2c  08008f2c  00018f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008f30  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  20000078  08008fa8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08008fa8  00020380  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011dfe  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002994  00000000  00000000  00031ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012a8  00000000  00000000  00034878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8c  00000000  00000000  00035b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000177e9  00000000  00000000  000369ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016032  00000000  00000000  0004e195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097a47  00000000  00000000  000641c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b1c  00000000  00000000  000fbc10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0010072c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000078 	.word	0x20000078
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08008da8 	.word	0x08008da8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000007c 	.word	0x2000007c
 80000fc:	08008da8 	.word	0x08008da8

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_cdrcmple>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	0010      	movs	r0, r2
 80003f0:	4662      	mov	r2, ip
 80003f2:	468c      	mov	ip, r1
 80003f4:	0019      	movs	r1, r3
 80003f6:	4663      	mov	r3, ip
 80003f8:	e000      	b.n	80003fc <__aeabi_cdcmpeq>
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__aeabi_cdcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f001 f831 	bl	8001464 <__ledf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cdcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_dcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 ff81 	bl	8001314 <__eqdf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_dcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f001 f823 	bl	8001464 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_dcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_dcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f001 f819 	bl	8001464 <__ledf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_dcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_dcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 ffa9 	bl	8001398 <__gedf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_dcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_dcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 ff9f 	bl	8001398 <__gedf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_dcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_cfrcmple>:
 8000468:	4684      	mov	ip, r0
 800046a:	0008      	movs	r0, r1
 800046c:	4661      	mov	r1, ip
 800046e:	e7ff      	b.n	8000470 <__aeabi_cfcmpeq>

08000470 <__aeabi_cfcmpeq>:
 8000470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000472:	f000 f8bd 	bl	80005f0 <__lesf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	d401      	bmi.n	800047e <__aeabi_cfcmpeq+0xe>
 800047a:	2100      	movs	r1, #0
 800047c:	42c8      	cmn	r0, r1
 800047e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000480 <__aeabi_fcmpeq>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 f849 	bl	8000518 <__eqsf2>
 8000486:	4240      	negs	r0, r0
 8000488:	3001      	adds	r0, #1
 800048a:	bd10      	pop	{r4, pc}

0800048c <__aeabi_fcmplt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 f8af 	bl	80005f0 <__lesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	db01      	blt.n	800049a <__aeabi_fcmplt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_fcmple>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f000 f8a5 	bl	80005f0 <__lesf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	dd01      	ble.n	80004ae <__aeabi_fcmple+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_fcmpgt>:
 80004b4:	b510      	push	{r4, lr}
 80004b6:	f000 f855 	bl	8000564 <__gesf2>
 80004ba:	2800      	cmp	r0, #0
 80004bc:	dc01      	bgt.n	80004c2 <__aeabi_fcmpgt+0xe>
 80004be:	2000      	movs	r0, #0
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	2001      	movs	r0, #1
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)

080004c8 <__aeabi_fcmpge>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 f84b 	bl	8000564 <__gesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	da01      	bge.n	80004d6 <__aeabi_fcmpge+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_d2uiz>:
 80004dc:	b570      	push	{r4, r5, r6, lr}
 80004de:	2200      	movs	r2, #0
 80004e0:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <__aeabi_d2uiz+0x38>)
 80004e2:	0004      	movs	r4, r0
 80004e4:	000d      	movs	r5, r1
 80004e6:	f7ff ffb5 	bl	8000454 <__aeabi_dcmpge>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	d104      	bne.n	80004f8 <__aeabi_d2uiz+0x1c>
 80004ee:	0020      	movs	r0, r4
 80004f0:	0029      	movs	r1, r5
 80004f2:	f001 fe7d 	bl	80021f0 <__aeabi_d2iz>
 80004f6:	bd70      	pop	{r4, r5, r6, pc}
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <__aeabi_d2uiz+0x38>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	0020      	movs	r0, r4
 80004fe:	0029      	movs	r1, r5
 8000500:	f001 fad6 	bl	8001ab0 <__aeabi_dsub>
 8000504:	f001 fe74 	bl	80021f0 <__aeabi_d2iz>
 8000508:	2380      	movs	r3, #128	; 0x80
 800050a:	061b      	lsls	r3, r3, #24
 800050c:	469c      	mov	ip, r3
 800050e:	4460      	add	r0, ip
 8000510:	e7f1      	b.n	80004f6 <__aeabi_d2uiz+0x1a>
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	41e00000 	.word	0x41e00000

08000518 <__eqsf2>:
 8000518:	b570      	push	{r4, r5, r6, lr}
 800051a:	0042      	lsls	r2, r0, #1
 800051c:	0245      	lsls	r5, r0, #9
 800051e:	024e      	lsls	r6, r1, #9
 8000520:	004c      	lsls	r4, r1, #1
 8000522:	0fc3      	lsrs	r3, r0, #31
 8000524:	0a6d      	lsrs	r5, r5, #9
 8000526:	2001      	movs	r0, #1
 8000528:	0e12      	lsrs	r2, r2, #24
 800052a:	0a76      	lsrs	r6, r6, #9
 800052c:	0e24      	lsrs	r4, r4, #24
 800052e:	0fc9      	lsrs	r1, r1, #31
 8000530:	2aff      	cmp	r2, #255	; 0xff
 8000532:	d006      	beq.n	8000542 <__eqsf2+0x2a>
 8000534:	2cff      	cmp	r4, #255	; 0xff
 8000536:	d003      	beq.n	8000540 <__eqsf2+0x28>
 8000538:	42a2      	cmp	r2, r4
 800053a:	d101      	bne.n	8000540 <__eqsf2+0x28>
 800053c:	42b5      	cmp	r5, r6
 800053e:	d006      	beq.n	800054e <__eqsf2+0x36>
 8000540:	bd70      	pop	{r4, r5, r6, pc}
 8000542:	2d00      	cmp	r5, #0
 8000544:	d1fc      	bne.n	8000540 <__eqsf2+0x28>
 8000546:	2cff      	cmp	r4, #255	; 0xff
 8000548:	d1fa      	bne.n	8000540 <__eqsf2+0x28>
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__eqsf2+0x28>
 800054e:	428b      	cmp	r3, r1
 8000550:	d006      	beq.n	8000560 <__eqsf2+0x48>
 8000552:	2001      	movs	r0, #1
 8000554:	2a00      	cmp	r2, #0
 8000556:	d1f3      	bne.n	8000540 <__eqsf2+0x28>
 8000558:	0028      	movs	r0, r5
 800055a:	1e43      	subs	r3, r0, #1
 800055c:	4198      	sbcs	r0, r3
 800055e:	e7ef      	b.n	8000540 <__eqsf2+0x28>
 8000560:	2000      	movs	r0, #0
 8000562:	e7ed      	b.n	8000540 <__eqsf2+0x28>

08000564 <__gesf2>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	0042      	lsls	r2, r0, #1
 8000568:	0245      	lsls	r5, r0, #9
 800056a:	024e      	lsls	r6, r1, #9
 800056c:	004c      	lsls	r4, r1, #1
 800056e:	0fc3      	lsrs	r3, r0, #31
 8000570:	0a6d      	lsrs	r5, r5, #9
 8000572:	0e12      	lsrs	r2, r2, #24
 8000574:	0a76      	lsrs	r6, r6, #9
 8000576:	0e24      	lsrs	r4, r4, #24
 8000578:	0fc8      	lsrs	r0, r1, #31
 800057a:	2aff      	cmp	r2, #255	; 0xff
 800057c:	d01b      	beq.n	80005b6 <__gesf2+0x52>
 800057e:	2cff      	cmp	r4, #255	; 0xff
 8000580:	d00e      	beq.n	80005a0 <__gesf2+0x3c>
 8000582:	2a00      	cmp	r2, #0
 8000584:	d11b      	bne.n	80005be <__gesf2+0x5a>
 8000586:	2c00      	cmp	r4, #0
 8000588:	d101      	bne.n	800058e <__gesf2+0x2a>
 800058a:	2e00      	cmp	r6, #0
 800058c:	d01c      	beq.n	80005c8 <__gesf2+0x64>
 800058e:	2d00      	cmp	r5, #0
 8000590:	d00c      	beq.n	80005ac <__gesf2+0x48>
 8000592:	4283      	cmp	r3, r0
 8000594:	d01c      	beq.n	80005d0 <__gesf2+0x6c>
 8000596:	2102      	movs	r1, #2
 8000598:	1e58      	subs	r0, r3, #1
 800059a:	4008      	ands	r0, r1
 800059c:	3801      	subs	r0, #1
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	2e00      	cmp	r6, #0
 80005a2:	d122      	bne.n	80005ea <__gesf2+0x86>
 80005a4:	2a00      	cmp	r2, #0
 80005a6:	d1f4      	bne.n	8000592 <__gesf2+0x2e>
 80005a8:	2d00      	cmp	r5, #0
 80005aa:	d1f2      	bne.n	8000592 <__gesf2+0x2e>
 80005ac:	2800      	cmp	r0, #0
 80005ae:	d1f6      	bne.n	800059e <__gesf2+0x3a>
 80005b0:	2001      	movs	r0, #1
 80005b2:	4240      	negs	r0, r0
 80005b4:	e7f3      	b.n	800059e <__gesf2+0x3a>
 80005b6:	2d00      	cmp	r5, #0
 80005b8:	d117      	bne.n	80005ea <__gesf2+0x86>
 80005ba:	2cff      	cmp	r4, #255	; 0xff
 80005bc:	d0f0      	beq.n	80005a0 <__gesf2+0x3c>
 80005be:	2c00      	cmp	r4, #0
 80005c0:	d1e7      	bne.n	8000592 <__gesf2+0x2e>
 80005c2:	2e00      	cmp	r6, #0
 80005c4:	d1e5      	bne.n	8000592 <__gesf2+0x2e>
 80005c6:	e7e6      	b.n	8000596 <__gesf2+0x32>
 80005c8:	2000      	movs	r0, #0
 80005ca:	2d00      	cmp	r5, #0
 80005cc:	d0e7      	beq.n	800059e <__gesf2+0x3a>
 80005ce:	e7e2      	b.n	8000596 <__gesf2+0x32>
 80005d0:	42a2      	cmp	r2, r4
 80005d2:	dc05      	bgt.n	80005e0 <__gesf2+0x7c>
 80005d4:	dbea      	blt.n	80005ac <__gesf2+0x48>
 80005d6:	42b5      	cmp	r5, r6
 80005d8:	d802      	bhi.n	80005e0 <__gesf2+0x7c>
 80005da:	d3e7      	bcc.n	80005ac <__gesf2+0x48>
 80005dc:	2000      	movs	r0, #0
 80005de:	e7de      	b.n	800059e <__gesf2+0x3a>
 80005e0:	4243      	negs	r3, r0
 80005e2:	4158      	adcs	r0, r3
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	3801      	subs	r0, #1
 80005e8:	e7d9      	b.n	800059e <__gesf2+0x3a>
 80005ea:	2002      	movs	r0, #2
 80005ec:	4240      	negs	r0, r0
 80005ee:	e7d6      	b.n	800059e <__gesf2+0x3a>

080005f0 <__lesf2>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	0042      	lsls	r2, r0, #1
 80005f4:	0245      	lsls	r5, r0, #9
 80005f6:	024e      	lsls	r6, r1, #9
 80005f8:	004c      	lsls	r4, r1, #1
 80005fa:	0fc3      	lsrs	r3, r0, #31
 80005fc:	0a6d      	lsrs	r5, r5, #9
 80005fe:	0e12      	lsrs	r2, r2, #24
 8000600:	0a76      	lsrs	r6, r6, #9
 8000602:	0e24      	lsrs	r4, r4, #24
 8000604:	0fc8      	lsrs	r0, r1, #31
 8000606:	2aff      	cmp	r2, #255	; 0xff
 8000608:	d00b      	beq.n	8000622 <__lesf2+0x32>
 800060a:	2cff      	cmp	r4, #255	; 0xff
 800060c:	d00d      	beq.n	800062a <__lesf2+0x3a>
 800060e:	2a00      	cmp	r2, #0
 8000610:	d11f      	bne.n	8000652 <__lesf2+0x62>
 8000612:	2c00      	cmp	r4, #0
 8000614:	d116      	bne.n	8000644 <__lesf2+0x54>
 8000616:	2e00      	cmp	r6, #0
 8000618:	d114      	bne.n	8000644 <__lesf2+0x54>
 800061a:	2000      	movs	r0, #0
 800061c:	2d00      	cmp	r5, #0
 800061e:	d010      	beq.n	8000642 <__lesf2+0x52>
 8000620:	e009      	b.n	8000636 <__lesf2+0x46>
 8000622:	2d00      	cmp	r5, #0
 8000624:	d10c      	bne.n	8000640 <__lesf2+0x50>
 8000626:	2cff      	cmp	r4, #255	; 0xff
 8000628:	d113      	bne.n	8000652 <__lesf2+0x62>
 800062a:	2e00      	cmp	r6, #0
 800062c:	d108      	bne.n	8000640 <__lesf2+0x50>
 800062e:	2a00      	cmp	r2, #0
 8000630:	d008      	beq.n	8000644 <__lesf2+0x54>
 8000632:	4283      	cmp	r3, r0
 8000634:	d012      	beq.n	800065c <__lesf2+0x6c>
 8000636:	2102      	movs	r1, #2
 8000638:	1e58      	subs	r0, r3, #1
 800063a:	4008      	ands	r0, r1
 800063c:	3801      	subs	r0, #1
 800063e:	e000      	b.n	8000642 <__lesf2+0x52>
 8000640:	2002      	movs	r0, #2
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	2d00      	cmp	r5, #0
 8000646:	d1f4      	bne.n	8000632 <__lesf2+0x42>
 8000648:	2800      	cmp	r0, #0
 800064a:	d1fa      	bne.n	8000642 <__lesf2+0x52>
 800064c:	2001      	movs	r0, #1
 800064e:	4240      	negs	r0, r0
 8000650:	e7f7      	b.n	8000642 <__lesf2+0x52>
 8000652:	2c00      	cmp	r4, #0
 8000654:	d1ed      	bne.n	8000632 <__lesf2+0x42>
 8000656:	2e00      	cmp	r6, #0
 8000658:	d1eb      	bne.n	8000632 <__lesf2+0x42>
 800065a:	e7ec      	b.n	8000636 <__lesf2+0x46>
 800065c:	42a2      	cmp	r2, r4
 800065e:	dc05      	bgt.n	800066c <__lesf2+0x7c>
 8000660:	dbf2      	blt.n	8000648 <__lesf2+0x58>
 8000662:	42b5      	cmp	r5, r6
 8000664:	d802      	bhi.n	800066c <__lesf2+0x7c>
 8000666:	d3ef      	bcc.n	8000648 <__lesf2+0x58>
 8000668:	2000      	movs	r0, #0
 800066a:	e7ea      	b.n	8000642 <__lesf2+0x52>
 800066c:	4243      	negs	r3, r0
 800066e:	4158      	adcs	r0, r3
 8000670:	0040      	lsls	r0, r0, #1
 8000672:	3801      	subs	r0, #1
 8000674:	e7e5      	b.n	8000642 <__lesf2+0x52>
 8000676:	46c0      	nop			; (mov r8, r8)

08000678 <__aeabi_dadd>:
 8000678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067a:	464f      	mov	r7, r9
 800067c:	4646      	mov	r6, r8
 800067e:	46d6      	mov	lr, sl
 8000680:	0004      	movs	r4, r0
 8000682:	b5c0      	push	{r6, r7, lr}
 8000684:	001f      	movs	r7, r3
 8000686:	030b      	lsls	r3, r1, #12
 8000688:	0010      	movs	r0, r2
 800068a:	004e      	lsls	r6, r1, #1
 800068c:	0a5b      	lsrs	r3, r3, #9
 800068e:	0fcd      	lsrs	r5, r1, #31
 8000690:	0f61      	lsrs	r1, r4, #29
 8000692:	007a      	lsls	r2, r7, #1
 8000694:	4319      	orrs	r1, r3
 8000696:	00e3      	lsls	r3, r4, #3
 8000698:	033c      	lsls	r4, r7, #12
 800069a:	0fff      	lsrs	r7, r7, #31
 800069c:	46bc      	mov	ip, r7
 800069e:	0a64      	lsrs	r4, r4, #9
 80006a0:	0f47      	lsrs	r7, r0, #29
 80006a2:	4327      	orrs	r7, r4
 80006a4:	0d76      	lsrs	r6, r6, #21
 80006a6:	0d52      	lsrs	r2, r2, #21
 80006a8:	00c0      	lsls	r0, r0, #3
 80006aa:	46b9      	mov	r9, r7
 80006ac:	4680      	mov	r8, r0
 80006ae:	1ab7      	subs	r7, r6, r2
 80006b0:	4565      	cmp	r5, ip
 80006b2:	d100      	bne.n	80006b6 <__aeabi_dadd+0x3e>
 80006b4:	e09b      	b.n	80007ee <__aeabi_dadd+0x176>
 80006b6:	2f00      	cmp	r7, #0
 80006b8:	dc00      	bgt.n	80006bc <__aeabi_dadd+0x44>
 80006ba:	e084      	b.n	80007c6 <__aeabi_dadd+0x14e>
 80006bc:	2a00      	cmp	r2, #0
 80006be:	d100      	bne.n	80006c2 <__aeabi_dadd+0x4a>
 80006c0:	e0be      	b.n	8000840 <__aeabi_dadd+0x1c8>
 80006c2:	4ac8      	ldr	r2, [pc, #800]	; (80009e4 <__aeabi_dadd+0x36c>)
 80006c4:	4296      	cmp	r6, r2
 80006c6:	d100      	bne.n	80006ca <__aeabi_dadd+0x52>
 80006c8:	e124      	b.n	8000914 <__aeabi_dadd+0x29c>
 80006ca:	2280      	movs	r2, #128	; 0x80
 80006cc:	464c      	mov	r4, r9
 80006ce:	0412      	lsls	r2, r2, #16
 80006d0:	4314      	orrs	r4, r2
 80006d2:	46a1      	mov	r9, r4
 80006d4:	2f38      	cmp	r7, #56	; 0x38
 80006d6:	dd00      	ble.n	80006da <__aeabi_dadd+0x62>
 80006d8:	e167      	b.n	80009aa <__aeabi_dadd+0x332>
 80006da:	2f1f      	cmp	r7, #31
 80006dc:	dd00      	ble.n	80006e0 <__aeabi_dadd+0x68>
 80006de:	e1d6      	b.n	8000a8e <__aeabi_dadd+0x416>
 80006e0:	2220      	movs	r2, #32
 80006e2:	464c      	mov	r4, r9
 80006e4:	1bd2      	subs	r2, r2, r7
 80006e6:	4094      	lsls	r4, r2
 80006e8:	46a2      	mov	sl, r4
 80006ea:	4644      	mov	r4, r8
 80006ec:	40fc      	lsrs	r4, r7
 80006ee:	0020      	movs	r0, r4
 80006f0:	4654      	mov	r4, sl
 80006f2:	4304      	orrs	r4, r0
 80006f4:	4640      	mov	r0, r8
 80006f6:	4090      	lsls	r0, r2
 80006f8:	1e42      	subs	r2, r0, #1
 80006fa:	4190      	sbcs	r0, r2
 80006fc:	464a      	mov	r2, r9
 80006fe:	40fa      	lsrs	r2, r7
 8000700:	4304      	orrs	r4, r0
 8000702:	1a89      	subs	r1, r1, r2
 8000704:	1b1c      	subs	r4, r3, r4
 8000706:	42a3      	cmp	r3, r4
 8000708:	4192      	sbcs	r2, r2
 800070a:	4252      	negs	r2, r2
 800070c:	1a8b      	subs	r3, r1, r2
 800070e:	469a      	mov	sl, r3
 8000710:	4653      	mov	r3, sl
 8000712:	021b      	lsls	r3, r3, #8
 8000714:	d400      	bmi.n	8000718 <__aeabi_dadd+0xa0>
 8000716:	e0d4      	b.n	80008c2 <__aeabi_dadd+0x24a>
 8000718:	4653      	mov	r3, sl
 800071a:	025a      	lsls	r2, r3, #9
 800071c:	0a53      	lsrs	r3, r2, #9
 800071e:	469a      	mov	sl, r3
 8000720:	4653      	mov	r3, sl
 8000722:	2b00      	cmp	r3, #0
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0xb0>
 8000726:	e104      	b.n	8000932 <__aeabi_dadd+0x2ba>
 8000728:	4650      	mov	r0, sl
 800072a:	f001 fe73 	bl	8002414 <__clzsi2>
 800072e:	0003      	movs	r3, r0
 8000730:	3b08      	subs	r3, #8
 8000732:	2220      	movs	r2, #32
 8000734:	0020      	movs	r0, r4
 8000736:	1ad2      	subs	r2, r2, r3
 8000738:	4651      	mov	r1, sl
 800073a:	40d0      	lsrs	r0, r2
 800073c:	4099      	lsls	r1, r3
 800073e:	0002      	movs	r2, r0
 8000740:	409c      	lsls	r4, r3
 8000742:	430a      	orrs	r2, r1
 8000744:	42b3      	cmp	r3, r6
 8000746:	da00      	bge.n	800074a <__aeabi_dadd+0xd2>
 8000748:	e102      	b.n	8000950 <__aeabi_dadd+0x2d8>
 800074a:	1b9b      	subs	r3, r3, r6
 800074c:	1c59      	adds	r1, r3, #1
 800074e:	291f      	cmp	r1, #31
 8000750:	dd00      	ble.n	8000754 <__aeabi_dadd+0xdc>
 8000752:	e0a7      	b.n	80008a4 <__aeabi_dadd+0x22c>
 8000754:	2320      	movs	r3, #32
 8000756:	0010      	movs	r0, r2
 8000758:	0026      	movs	r6, r4
 800075a:	1a5b      	subs	r3, r3, r1
 800075c:	409c      	lsls	r4, r3
 800075e:	4098      	lsls	r0, r3
 8000760:	40ce      	lsrs	r6, r1
 8000762:	40ca      	lsrs	r2, r1
 8000764:	1e63      	subs	r3, r4, #1
 8000766:	419c      	sbcs	r4, r3
 8000768:	4330      	orrs	r0, r6
 800076a:	4692      	mov	sl, r2
 800076c:	2600      	movs	r6, #0
 800076e:	4304      	orrs	r4, r0
 8000770:	0763      	lsls	r3, r4, #29
 8000772:	d009      	beq.n	8000788 <__aeabi_dadd+0x110>
 8000774:	230f      	movs	r3, #15
 8000776:	4023      	ands	r3, r4
 8000778:	2b04      	cmp	r3, #4
 800077a:	d005      	beq.n	8000788 <__aeabi_dadd+0x110>
 800077c:	1d23      	adds	r3, r4, #4
 800077e:	42a3      	cmp	r3, r4
 8000780:	41a4      	sbcs	r4, r4
 8000782:	4264      	negs	r4, r4
 8000784:	44a2      	add	sl, r4
 8000786:	001c      	movs	r4, r3
 8000788:	4653      	mov	r3, sl
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	d400      	bmi.n	8000790 <__aeabi_dadd+0x118>
 800078e:	e09b      	b.n	80008c8 <__aeabi_dadd+0x250>
 8000790:	4b94      	ldr	r3, [pc, #592]	; (80009e4 <__aeabi_dadd+0x36c>)
 8000792:	3601      	adds	r6, #1
 8000794:	429e      	cmp	r6, r3
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x122>
 8000798:	e0b8      	b.n	800090c <__aeabi_dadd+0x294>
 800079a:	4653      	mov	r3, sl
 800079c:	4992      	ldr	r1, [pc, #584]	; (80009e8 <__aeabi_dadd+0x370>)
 800079e:	08e4      	lsrs	r4, r4, #3
 80007a0:	400b      	ands	r3, r1
 80007a2:	0019      	movs	r1, r3
 80007a4:	075b      	lsls	r3, r3, #29
 80007a6:	4323      	orrs	r3, r4
 80007a8:	0572      	lsls	r2, r6, #21
 80007aa:	024c      	lsls	r4, r1, #9
 80007ac:	0b24      	lsrs	r4, r4, #12
 80007ae:	0d52      	lsrs	r2, r2, #21
 80007b0:	0512      	lsls	r2, r2, #20
 80007b2:	07ed      	lsls	r5, r5, #31
 80007b4:	4322      	orrs	r2, r4
 80007b6:	432a      	orrs	r2, r5
 80007b8:	0018      	movs	r0, r3
 80007ba:	0011      	movs	r1, r2
 80007bc:	bce0      	pop	{r5, r6, r7}
 80007be:	46ba      	mov	sl, r7
 80007c0:	46b1      	mov	r9, r6
 80007c2:	46a8      	mov	r8, r5
 80007c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c6:	2f00      	cmp	r7, #0
 80007c8:	d048      	beq.n	800085c <__aeabi_dadd+0x1e4>
 80007ca:	1b97      	subs	r7, r2, r6
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d000      	beq.n	80007d2 <__aeabi_dadd+0x15a>
 80007d0:	e10e      	b.n	80009f0 <__aeabi_dadd+0x378>
 80007d2:	000c      	movs	r4, r1
 80007d4:	431c      	orrs	r4, r3
 80007d6:	d100      	bne.n	80007da <__aeabi_dadd+0x162>
 80007d8:	e1b7      	b.n	8000b4a <__aeabi_dadd+0x4d2>
 80007da:	1e7c      	subs	r4, r7, #1
 80007dc:	2f01      	cmp	r7, #1
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x16a>
 80007e0:	e226      	b.n	8000c30 <__aeabi_dadd+0x5b8>
 80007e2:	4d80      	ldr	r5, [pc, #512]	; (80009e4 <__aeabi_dadd+0x36c>)
 80007e4:	42af      	cmp	r7, r5
 80007e6:	d100      	bne.n	80007ea <__aeabi_dadd+0x172>
 80007e8:	e1d5      	b.n	8000b96 <__aeabi_dadd+0x51e>
 80007ea:	0027      	movs	r7, r4
 80007ec:	e107      	b.n	80009fe <__aeabi_dadd+0x386>
 80007ee:	2f00      	cmp	r7, #0
 80007f0:	dc00      	bgt.n	80007f4 <__aeabi_dadd+0x17c>
 80007f2:	e0b2      	b.n	800095a <__aeabi_dadd+0x2e2>
 80007f4:	2a00      	cmp	r2, #0
 80007f6:	d047      	beq.n	8000888 <__aeabi_dadd+0x210>
 80007f8:	4a7a      	ldr	r2, [pc, #488]	; (80009e4 <__aeabi_dadd+0x36c>)
 80007fa:	4296      	cmp	r6, r2
 80007fc:	d100      	bne.n	8000800 <__aeabi_dadd+0x188>
 80007fe:	e089      	b.n	8000914 <__aeabi_dadd+0x29c>
 8000800:	2280      	movs	r2, #128	; 0x80
 8000802:	464c      	mov	r4, r9
 8000804:	0412      	lsls	r2, r2, #16
 8000806:	4314      	orrs	r4, r2
 8000808:	46a1      	mov	r9, r4
 800080a:	2f38      	cmp	r7, #56	; 0x38
 800080c:	dc6b      	bgt.n	80008e6 <__aeabi_dadd+0x26e>
 800080e:	2f1f      	cmp	r7, #31
 8000810:	dc00      	bgt.n	8000814 <__aeabi_dadd+0x19c>
 8000812:	e16e      	b.n	8000af2 <__aeabi_dadd+0x47a>
 8000814:	003a      	movs	r2, r7
 8000816:	4648      	mov	r0, r9
 8000818:	3a20      	subs	r2, #32
 800081a:	40d0      	lsrs	r0, r2
 800081c:	4684      	mov	ip, r0
 800081e:	2f20      	cmp	r7, #32
 8000820:	d007      	beq.n	8000832 <__aeabi_dadd+0x1ba>
 8000822:	2240      	movs	r2, #64	; 0x40
 8000824:	4648      	mov	r0, r9
 8000826:	1bd2      	subs	r2, r2, r7
 8000828:	4090      	lsls	r0, r2
 800082a:	0002      	movs	r2, r0
 800082c:	4640      	mov	r0, r8
 800082e:	4310      	orrs	r0, r2
 8000830:	4680      	mov	r8, r0
 8000832:	4640      	mov	r0, r8
 8000834:	1e42      	subs	r2, r0, #1
 8000836:	4190      	sbcs	r0, r2
 8000838:	4662      	mov	r2, ip
 800083a:	0004      	movs	r4, r0
 800083c:	4314      	orrs	r4, r2
 800083e:	e057      	b.n	80008f0 <__aeabi_dadd+0x278>
 8000840:	464a      	mov	r2, r9
 8000842:	4302      	orrs	r2, r0
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x1d0>
 8000846:	e103      	b.n	8000a50 <__aeabi_dadd+0x3d8>
 8000848:	1e7a      	subs	r2, r7, #1
 800084a:	2f01      	cmp	r7, #1
 800084c:	d100      	bne.n	8000850 <__aeabi_dadd+0x1d8>
 800084e:	e193      	b.n	8000b78 <__aeabi_dadd+0x500>
 8000850:	4c64      	ldr	r4, [pc, #400]	; (80009e4 <__aeabi_dadd+0x36c>)
 8000852:	42a7      	cmp	r7, r4
 8000854:	d100      	bne.n	8000858 <__aeabi_dadd+0x1e0>
 8000856:	e18a      	b.n	8000b6e <__aeabi_dadd+0x4f6>
 8000858:	0017      	movs	r7, r2
 800085a:	e73b      	b.n	80006d4 <__aeabi_dadd+0x5c>
 800085c:	4c63      	ldr	r4, [pc, #396]	; (80009ec <__aeabi_dadd+0x374>)
 800085e:	1c72      	adds	r2, r6, #1
 8000860:	4222      	tst	r2, r4
 8000862:	d000      	beq.n	8000866 <__aeabi_dadd+0x1ee>
 8000864:	e0e0      	b.n	8000a28 <__aeabi_dadd+0x3b0>
 8000866:	000a      	movs	r2, r1
 8000868:	431a      	orrs	r2, r3
 800086a:	2e00      	cmp	r6, #0
 800086c:	d000      	beq.n	8000870 <__aeabi_dadd+0x1f8>
 800086e:	e174      	b.n	8000b5a <__aeabi_dadd+0x4e2>
 8000870:	2a00      	cmp	r2, #0
 8000872:	d100      	bne.n	8000876 <__aeabi_dadd+0x1fe>
 8000874:	e1d0      	b.n	8000c18 <__aeabi_dadd+0x5a0>
 8000876:	464a      	mov	r2, r9
 8000878:	4302      	orrs	r2, r0
 800087a:	d000      	beq.n	800087e <__aeabi_dadd+0x206>
 800087c:	e1e3      	b.n	8000c46 <__aeabi_dadd+0x5ce>
 800087e:	074a      	lsls	r2, r1, #29
 8000880:	08db      	lsrs	r3, r3, #3
 8000882:	4313      	orrs	r3, r2
 8000884:	08c9      	lsrs	r1, r1, #3
 8000886:	e029      	b.n	80008dc <__aeabi_dadd+0x264>
 8000888:	464a      	mov	r2, r9
 800088a:	4302      	orrs	r2, r0
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x218>
 800088e:	e17d      	b.n	8000b8c <__aeabi_dadd+0x514>
 8000890:	1e7a      	subs	r2, r7, #1
 8000892:	2f01      	cmp	r7, #1
 8000894:	d100      	bne.n	8000898 <__aeabi_dadd+0x220>
 8000896:	e0e0      	b.n	8000a5a <__aeabi_dadd+0x3e2>
 8000898:	4c52      	ldr	r4, [pc, #328]	; (80009e4 <__aeabi_dadd+0x36c>)
 800089a:	42a7      	cmp	r7, r4
 800089c:	d100      	bne.n	80008a0 <__aeabi_dadd+0x228>
 800089e:	e166      	b.n	8000b6e <__aeabi_dadd+0x4f6>
 80008a0:	0017      	movs	r7, r2
 80008a2:	e7b2      	b.n	800080a <__aeabi_dadd+0x192>
 80008a4:	0010      	movs	r0, r2
 80008a6:	3b1f      	subs	r3, #31
 80008a8:	40d8      	lsrs	r0, r3
 80008aa:	2920      	cmp	r1, #32
 80008ac:	d003      	beq.n	80008b6 <__aeabi_dadd+0x23e>
 80008ae:	2340      	movs	r3, #64	; 0x40
 80008b0:	1a5b      	subs	r3, r3, r1
 80008b2:	409a      	lsls	r2, r3
 80008b4:	4314      	orrs	r4, r2
 80008b6:	1e63      	subs	r3, r4, #1
 80008b8:	419c      	sbcs	r4, r3
 80008ba:	2300      	movs	r3, #0
 80008bc:	2600      	movs	r6, #0
 80008be:	469a      	mov	sl, r3
 80008c0:	4304      	orrs	r4, r0
 80008c2:	0763      	lsls	r3, r4, #29
 80008c4:	d000      	beq.n	80008c8 <__aeabi_dadd+0x250>
 80008c6:	e755      	b.n	8000774 <__aeabi_dadd+0xfc>
 80008c8:	4652      	mov	r2, sl
 80008ca:	08e3      	lsrs	r3, r4, #3
 80008cc:	0752      	lsls	r2, r2, #29
 80008ce:	4313      	orrs	r3, r2
 80008d0:	4652      	mov	r2, sl
 80008d2:	0037      	movs	r7, r6
 80008d4:	08d1      	lsrs	r1, r2, #3
 80008d6:	4a43      	ldr	r2, [pc, #268]	; (80009e4 <__aeabi_dadd+0x36c>)
 80008d8:	4297      	cmp	r7, r2
 80008da:	d01f      	beq.n	800091c <__aeabi_dadd+0x2a4>
 80008dc:	0309      	lsls	r1, r1, #12
 80008de:	057a      	lsls	r2, r7, #21
 80008e0:	0b0c      	lsrs	r4, r1, #12
 80008e2:	0d52      	lsrs	r2, r2, #21
 80008e4:	e764      	b.n	80007b0 <__aeabi_dadd+0x138>
 80008e6:	4642      	mov	r2, r8
 80008e8:	464c      	mov	r4, r9
 80008ea:	4314      	orrs	r4, r2
 80008ec:	1e62      	subs	r2, r4, #1
 80008ee:	4194      	sbcs	r4, r2
 80008f0:	18e4      	adds	r4, r4, r3
 80008f2:	429c      	cmp	r4, r3
 80008f4:	4192      	sbcs	r2, r2
 80008f6:	4252      	negs	r2, r2
 80008f8:	4692      	mov	sl, r2
 80008fa:	448a      	add	sl, r1
 80008fc:	4653      	mov	r3, sl
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	d5df      	bpl.n	80008c2 <__aeabi_dadd+0x24a>
 8000902:	4b38      	ldr	r3, [pc, #224]	; (80009e4 <__aeabi_dadd+0x36c>)
 8000904:	3601      	adds	r6, #1
 8000906:	429e      	cmp	r6, r3
 8000908:	d000      	beq.n	800090c <__aeabi_dadd+0x294>
 800090a:	e0b3      	b.n	8000a74 <__aeabi_dadd+0x3fc>
 800090c:	0032      	movs	r2, r6
 800090e:	2400      	movs	r4, #0
 8000910:	2300      	movs	r3, #0
 8000912:	e74d      	b.n	80007b0 <__aeabi_dadd+0x138>
 8000914:	074a      	lsls	r2, r1, #29
 8000916:	08db      	lsrs	r3, r3, #3
 8000918:	4313      	orrs	r3, r2
 800091a:	08c9      	lsrs	r1, r1, #3
 800091c:	001a      	movs	r2, r3
 800091e:	430a      	orrs	r2, r1
 8000920:	d100      	bne.n	8000924 <__aeabi_dadd+0x2ac>
 8000922:	e200      	b.n	8000d26 <__aeabi_dadd+0x6ae>
 8000924:	2480      	movs	r4, #128	; 0x80
 8000926:	0324      	lsls	r4, r4, #12
 8000928:	430c      	orrs	r4, r1
 800092a:	0324      	lsls	r4, r4, #12
 800092c:	4a2d      	ldr	r2, [pc, #180]	; (80009e4 <__aeabi_dadd+0x36c>)
 800092e:	0b24      	lsrs	r4, r4, #12
 8000930:	e73e      	b.n	80007b0 <__aeabi_dadd+0x138>
 8000932:	0020      	movs	r0, r4
 8000934:	f001 fd6e 	bl	8002414 <__clzsi2>
 8000938:	0003      	movs	r3, r0
 800093a:	3318      	adds	r3, #24
 800093c:	2b1f      	cmp	r3, #31
 800093e:	dc00      	bgt.n	8000942 <__aeabi_dadd+0x2ca>
 8000940:	e6f7      	b.n	8000732 <__aeabi_dadd+0xba>
 8000942:	0022      	movs	r2, r4
 8000944:	3808      	subs	r0, #8
 8000946:	4082      	lsls	r2, r0
 8000948:	2400      	movs	r4, #0
 800094a:	42b3      	cmp	r3, r6
 800094c:	db00      	blt.n	8000950 <__aeabi_dadd+0x2d8>
 800094e:	e6fc      	b.n	800074a <__aeabi_dadd+0xd2>
 8000950:	1af6      	subs	r6, r6, r3
 8000952:	4b25      	ldr	r3, [pc, #148]	; (80009e8 <__aeabi_dadd+0x370>)
 8000954:	401a      	ands	r2, r3
 8000956:	4692      	mov	sl, r2
 8000958:	e70a      	b.n	8000770 <__aeabi_dadd+0xf8>
 800095a:	2f00      	cmp	r7, #0
 800095c:	d02b      	beq.n	80009b6 <__aeabi_dadd+0x33e>
 800095e:	1b97      	subs	r7, r2, r6
 8000960:	2e00      	cmp	r6, #0
 8000962:	d100      	bne.n	8000966 <__aeabi_dadd+0x2ee>
 8000964:	e0b8      	b.n	8000ad8 <__aeabi_dadd+0x460>
 8000966:	4c1f      	ldr	r4, [pc, #124]	; (80009e4 <__aeabi_dadd+0x36c>)
 8000968:	42a2      	cmp	r2, r4
 800096a:	d100      	bne.n	800096e <__aeabi_dadd+0x2f6>
 800096c:	e11c      	b.n	8000ba8 <__aeabi_dadd+0x530>
 800096e:	2480      	movs	r4, #128	; 0x80
 8000970:	0424      	lsls	r4, r4, #16
 8000972:	4321      	orrs	r1, r4
 8000974:	2f38      	cmp	r7, #56	; 0x38
 8000976:	dd00      	ble.n	800097a <__aeabi_dadd+0x302>
 8000978:	e11e      	b.n	8000bb8 <__aeabi_dadd+0x540>
 800097a:	2f1f      	cmp	r7, #31
 800097c:	dd00      	ble.n	8000980 <__aeabi_dadd+0x308>
 800097e:	e19e      	b.n	8000cbe <__aeabi_dadd+0x646>
 8000980:	2620      	movs	r6, #32
 8000982:	000c      	movs	r4, r1
 8000984:	1bf6      	subs	r6, r6, r7
 8000986:	0018      	movs	r0, r3
 8000988:	40b3      	lsls	r3, r6
 800098a:	40b4      	lsls	r4, r6
 800098c:	40f8      	lsrs	r0, r7
 800098e:	1e5e      	subs	r6, r3, #1
 8000990:	41b3      	sbcs	r3, r6
 8000992:	40f9      	lsrs	r1, r7
 8000994:	4304      	orrs	r4, r0
 8000996:	431c      	orrs	r4, r3
 8000998:	4489      	add	r9, r1
 800099a:	4444      	add	r4, r8
 800099c:	4544      	cmp	r4, r8
 800099e:	419b      	sbcs	r3, r3
 80009a0:	425b      	negs	r3, r3
 80009a2:	444b      	add	r3, r9
 80009a4:	469a      	mov	sl, r3
 80009a6:	0016      	movs	r6, r2
 80009a8:	e7a8      	b.n	80008fc <__aeabi_dadd+0x284>
 80009aa:	4642      	mov	r2, r8
 80009ac:	464c      	mov	r4, r9
 80009ae:	4314      	orrs	r4, r2
 80009b0:	1e62      	subs	r2, r4, #1
 80009b2:	4194      	sbcs	r4, r2
 80009b4:	e6a6      	b.n	8000704 <__aeabi_dadd+0x8c>
 80009b6:	4c0d      	ldr	r4, [pc, #52]	; (80009ec <__aeabi_dadd+0x374>)
 80009b8:	1c72      	adds	r2, r6, #1
 80009ba:	4222      	tst	r2, r4
 80009bc:	d000      	beq.n	80009c0 <__aeabi_dadd+0x348>
 80009be:	e0a8      	b.n	8000b12 <__aeabi_dadd+0x49a>
 80009c0:	000a      	movs	r2, r1
 80009c2:	431a      	orrs	r2, r3
 80009c4:	2e00      	cmp	r6, #0
 80009c6:	d000      	beq.n	80009ca <__aeabi_dadd+0x352>
 80009c8:	e10a      	b.n	8000be0 <__aeabi_dadd+0x568>
 80009ca:	2a00      	cmp	r2, #0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x358>
 80009ce:	e15e      	b.n	8000c8e <__aeabi_dadd+0x616>
 80009d0:	464a      	mov	r2, r9
 80009d2:	4302      	orrs	r2, r0
 80009d4:	d000      	beq.n	80009d8 <__aeabi_dadd+0x360>
 80009d6:	e161      	b.n	8000c9c <__aeabi_dadd+0x624>
 80009d8:	074a      	lsls	r2, r1, #29
 80009da:	08db      	lsrs	r3, r3, #3
 80009dc:	4313      	orrs	r3, r2
 80009de:	08c9      	lsrs	r1, r1, #3
 80009e0:	e77c      	b.n	80008dc <__aeabi_dadd+0x264>
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	000007ff 	.word	0x000007ff
 80009e8:	ff7fffff 	.word	0xff7fffff
 80009ec:	000007fe 	.word	0x000007fe
 80009f0:	4ccf      	ldr	r4, [pc, #828]	; (8000d30 <__aeabi_dadd+0x6b8>)
 80009f2:	42a2      	cmp	r2, r4
 80009f4:	d100      	bne.n	80009f8 <__aeabi_dadd+0x380>
 80009f6:	e0ce      	b.n	8000b96 <__aeabi_dadd+0x51e>
 80009f8:	2480      	movs	r4, #128	; 0x80
 80009fa:	0424      	lsls	r4, r4, #16
 80009fc:	4321      	orrs	r1, r4
 80009fe:	2f38      	cmp	r7, #56	; 0x38
 8000a00:	dc5b      	bgt.n	8000aba <__aeabi_dadd+0x442>
 8000a02:	2f1f      	cmp	r7, #31
 8000a04:	dd00      	ble.n	8000a08 <__aeabi_dadd+0x390>
 8000a06:	e0dc      	b.n	8000bc2 <__aeabi_dadd+0x54a>
 8000a08:	2520      	movs	r5, #32
 8000a0a:	000c      	movs	r4, r1
 8000a0c:	1bed      	subs	r5, r5, r7
 8000a0e:	001e      	movs	r6, r3
 8000a10:	40ab      	lsls	r3, r5
 8000a12:	40ac      	lsls	r4, r5
 8000a14:	40fe      	lsrs	r6, r7
 8000a16:	1e5d      	subs	r5, r3, #1
 8000a18:	41ab      	sbcs	r3, r5
 8000a1a:	4334      	orrs	r4, r6
 8000a1c:	40f9      	lsrs	r1, r7
 8000a1e:	431c      	orrs	r4, r3
 8000a20:	464b      	mov	r3, r9
 8000a22:	1a5b      	subs	r3, r3, r1
 8000a24:	4699      	mov	r9, r3
 8000a26:	e04c      	b.n	8000ac2 <__aeabi_dadd+0x44a>
 8000a28:	464a      	mov	r2, r9
 8000a2a:	1a1c      	subs	r4, r3, r0
 8000a2c:	1a88      	subs	r0, r1, r2
 8000a2e:	42a3      	cmp	r3, r4
 8000a30:	4192      	sbcs	r2, r2
 8000a32:	4252      	negs	r2, r2
 8000a34:	4692      	mov	sl, r2
 8000a36:	0002      	movs	r2, r0
 8000a38:	4650      	mov	r0, sl
 8000a3a:	1a12      	subs	r2, r2, r0
 8000a3c:	4692      	mov	sl, r2
 8000a3e:	0212      	lsls	r2, r2, #8
 8000a40:	d478      	bmi.n	8000b34 <__aeabi_dadd+0x4bc>
 8000a42:	4653      	mov	r3, sl
 8000a44:	4323      	orrs	r3, r4
 8000a46:	d000      	beq.n	8000a4a <__aeabi_dadd+0x3d2>
 8000a48:	e66a      	b.n	8000720 <__aeabi_dadd+0xa8>
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	2500      	movs	r5, #0
 8000a4e:	e745      	b.n	80008dc <__aeabi_dadd+0x264>
 8000a50:	074a      	lsls	r2, r1, #29
 8000a52:	08db      	lsrs	r3, r3, #3
 8000a54:	4313      	orrs	r3, r2
 8000a56:	08c9      	lsrs	r1, r1, #3
 8000a58:	e73d      	b.n	80008d6 <__aeabi_dadd+0x25e>
 8000a5a:	181c      	adds	r4, r3, r0
 8000a5c:	429c      	cmp	r4, r3
 8000a5e:	419b      	sbcs	r3, r3
 8000a60:	4449      	add	r1, r9
 8000a62:	468a      	mov	sl, r1
 8000a64:	425b      	negs	r3, r3
 8000a66:	449a      	add	sl, r3
 8000a68:	4653      	mov	r3, sl
 8000a6a:	2601      	movs	r6, #1
 8000a6c:	021b      	lsls	r3, r3, #8
 8000a6e:	d400      	bmi.n	8000a72 <__aeabi_dadd+0x3fa>
 8000a70:	e727      	b.n	80008c2 <__aeabi_dadd+0x24a>
 8000a72:	2602      	movs	r6, #2
 8000a74:	4652      	mov	r2, sl
 8000a76:	4baf      	ldr	r3, [pc, #700]	; (8000d34 <__aeabi_dadd+0x6bc>)
 8000a78:	2101      	movs	r1, #1
 8000a7a:	401a      	ands	r2, r3
 8000a7c:	0013      	movs	r3, r2
 8000a7e:	4021      	ands	r1, r4
 8000a80:	0862      	lsrs	r2, r4, #1
 8000a82:	430a      	orrs	r2, r1
 8000a84:	07dc      	lsls	r4, r3, #31
 8000a86:	085b      	lsrs	r3, r3, #1
 8000a88:	469a      	mov	sl, r3
 8000a8a:	4314      	orrs	r4, r2
 8000a8c:	e670      	b.n	8000770 <__aeabi_dadd+0xf8>
 8000a8e:	003a      	movs	r2, r7
 8000a90:	464c      	mov	r4, r9
 8000a92:	3a20      	subs	r2, #32
 8000a94:	40d4      	lsrs	r4, r2
 8000a96:	46a4      	mov	ip, r4
 8000a98:	2f20      	cmp	r7, #32
 8000a9a:	d007      	beq.n	8000aac <__aeabi_dadd+0x434>
 8000a9c:	2240      	movs	r2, #64	; 0x40
 8000a9e:	4648      	mov	r0, r9
 8000aa0:	1bd2      	subs	r2, r2, r7
 8000aa2:	4090      	lsls	r0, r2
 8000aa4:	0002      	movs	r2, r0
 8000aa6:	4640      	mov	r0, r8
 8000aa8:	4310      	orrs	r0, r2
 8000aaa:	4680      	mov	r8, r0
 8000aac:	4640      	mov	r0, r8
 8000aae:	1e42      	subs	r2, r0, #1
 8000ab0:	4190      	sbcs	r0, r2
 8000ab2:	4662      	mov	r2, ip
 8000ab4:	0004      	movs	r4, r0
 8000ab6:	4314      	orrs	r4, r2
 8000ab8:	e624      	b.n	8000704 <__aeabi_dadd+0x8c>
 8000aba:	4319      	orrs	r1, r3
 8000abc:	000c      	movs	r4, r1
 8000abe:	1e63      	subs	r3, r4, #1
 8000ac0:	419c      	sbcs	r4, r3
 8000ac2:	4643      	mov	r3, r8
 8000ac4:	1b1c      	subs	r4, r3, r4
 8000ac6:	45a0      	cmp	r8, r4
 8000ac8:	419b      	sbcs	r3, r3
 8000aca:	4649      	mov	r1, r9
 8000acc:	425b      	negs	r3, r3
 8000ace:	1acb      	subs	r3, r1, r3
 8000ad0:	469a      	mov	sl, r3
 8000ad2:	4665      	mov	r5, ip
 8000ad4:	0016      	movs	r6, r2
 8000ad6:	e61b      	b.n	8000710 <__aeabi_dadd+0x98>
 8000ad8:	000c      	movs	r4, r1
 8000ada:	431c      	orrs	r4, r3
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_dadd+0x468>
 8000ade:	e0c7      	b.n	8000c70 <__aeabi_dadd+0x5f8>
 8000ae0:	1e7c      	subs	r4, r7, #1
 8000ae2:	2f01      	cmp	r7, #1
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_dadd+0x470>
 8000ae6:	e0f9      	b.n	8000cdc <__aeabi_dadd+0x664>
 8000ae8:	4e91      	ldr	r6, [pc, #580]	; (8000d30 <__aeabi_dadd+0x6b8>)
 8000aea:	42b7      	cmp	r7, r6
 8000aec:	d05c      	beq.n	8000ba8 <__aeabi_dadd+0x530>
 8000aee:	0027      	movs	r7, r4
 8000af0:	e740      	b.n	8000974 <__aeabi_dadd+0x2fc>
 8000af2:	2220      	movs	r2, #32
 8000af4:	464c      	mov	r4, r9
 8000af6:	4640      	mov	r0, r8
 8000af8:	1bd2      	subs	r2, r2, r7
 8000afa:	4094      	lsls	r4, r2
 8000afc:	40f8      	lsrs	r0, r7
 8000afe:	4304      	orrs	r4, r0
 8000b00:	4640      	mov	r0, r8
 8000b02:	4090      	lsls	r0, r2
 8000b04:	1e42      	subs	r2, r0, #1
 8000b06:	4190      	sbcs	r0, r2
 8000b08:	464a      	mov	r2, r9
 8000b0a:	40fa      	lsrs	r2, r7
 8000b0c:	4304      	orrs	r4, r0
 8000b0e:	1889      	adds	r1, r1, r2
 8000b10:	e6ee      	b.n	80008f0 <__aeabi_dadd+0x278>
 8000b12:	4c87      	ldr	r4, [pc, #540]	; (8000d30 <__aeabi_dadd+0x6b8>)
 8000b14:	42a2      	cmp	r2, r4
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x4a2>
 8000b18:	e6f9      	b.n	800090e <__aeabi_dadd+0x296>
 8000b1a:	1818      	adds	r0, r3, r0
 8000b1c:	4298      	cmp	r0, r3
 8000b1e:	419b      	sbcs	r3, r3
 8000b20:	4449      	add	r1, r9
 8000b22:	425b      	negs	r3, r3
 8000b24:	18cb      	adds	r3, r1, r3
 8000b26:	07dc      	lsls	r4, r3, #31
 8000b28:	0840      	lsrs	r0, r0, #1
 8000b2a:	085b      	lsrs	r3, r3, #1
 8000b2c:	469a      	mov	sl, r3
 8000b2e:	0016      	movs	r6, r2
 8000b30:	4304      	orrs	r4, r0
 8000b32:	e6c6      	b.n	80008c2 <__aeabi_dadd+0x24a>
 8000b34:	4642      	mov	r2, r8
 8000b36:	1ad4      	subs	r4, r2, r3
 8000b38:	45a0      	cmp	r8, r4
 8000b3a:	4180      	sbcs	r0, r0
 8000b3c:	464b      	mov	r3, r9
 8000b3e:	4240      	negs	r0, r0
 8000b40:	1a59      	subs	r1, r3, r1
 8000b42:	1a0b      	subs	r3, r1, r0
 8000b44:	469a      	mov	sl, r3
 8000b46:	4665      	mov	r5, ip
 8000b48:	e5ea      	b.n	8000720 <__aeabi_dadd+0xa8>
 8000b4a:	464b      	mov	r3, r9
 8000b4c:	464a      	mov	r2, r9
 8000b4e:	08c0      	lsrs	r0, r0, #3
 8000b50:	075b      	lsls	r3, r3, #29
 8000b52:	4665      	mov	r5, ip
 8000b54:	4303      	orrs	r3, r0
 8000b56:	08d1      	lsrs	r1, r2, #3
 8000b58:	e6bd      	b.n	80008d6 <__aeabi_dadd+0x25e>
 8000b5a:	2a00      	cmp	r2, #0
 8000b5c:	d000      	beq.n	8000b60 <__aeabi_dadd+0x4e8>
 8000b5e:	e08e      	b.n	8000c7e <__aeabi_dadd+0x606>
 8000b60:	464b      	mov	r3, r9
 8000b62:	4303      	orrs	r3, r0
 8000b64:	d117      	bne.n	8000b96 <__aeabi_dadd+0x51e>
 8000b66:	2180      	movs	r1, #128	; 0x80
 8000b68:	2500      	movs	r5, #0
 8000b6a:	0309      	lsls	r1, r1, #12
 8000b6c:	e6da      	b.n	8000924 <__aeabi_dadd+0x2ac>
 8000b6e:	074a      	lsls	r2, r1, #29
 8000b70:	08db      	lsrs	r3, r3, #3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	08c9      	lsrs	r1, r1, #3
 8000b76:	e6d1      	b.n	800091c <__aeabi_dadd+0x2a4>
 8000b78:	1a1c      	subs	r4, r3, r0
 8000b7a:	464a      	mov	r2, r9
 8000b7c:	42a3      	cmp	r3, r4
 8000b7e:	419b      	sbcs	r3, r3
 8000b80:	1a89      	subs	r1, r1, r2
 8000b82:	425b      	negs	r3, r3
 8000b84:	1acb      	subs	r3, r1, r3
 8000b86:	469a      	mov	sl, r3
 8000b88:	2601      	movs	r6, #1
 8000b8a:	e5c1      	b.n	8000710 <__aeabi_dadd+0x98>
 8000b8c:	074a      	lsls	r2, r1, #29
 8000b8e:	08db      	lsrs	r3, r3, #3
 8000b90:	4313      	orrs	r3, r2
 8000b92:	08c9      	lsrs	r1, r1, #3
 8000b94:	e69f      	b.n	80008d6 <__aeabi_dadd+0x25e>
 8000b96:	4643      	mov	r3, r8
 8000b98:	08d8      	lsrs	r0, r3, #3
 8000b9a:	464b      	mov	r3, r9
 8000b9c:	464a      	mov	r2, r9
 8000b9e:	075b      	lsls	r3, r3, #29
 8000ba0:	4665      	mov	r5, ip
 8000ba2:	4303      	orrs	r3, r0
 8000ba4:	08d1      	lsrs	r1, r2, #3
 8000ba6:	e6b9      	b.n	800091c <__aeabi_dadd+0x2a4>
 8000ba8:	4643      	mov	r3, r8
 8000baa:	08d8      	lsrs	r0, r3, #3
 8000bac:	464b      	mov	r3, r9
 8000bae:	464a      	mov	r2, r9
 8000bb0:	075b      	lsls	r3, r3, #29
 8000bb2:	4303      	orrs	r3, r0
 8000bb4:	08d1      	lsrs	r1, r2, #3
 8000bb6:	e6b1      	b.n	800091c <__aeabi_dadd+0x2a4>
 8000bb8:	4319      	orrs	r1, r3
 8000bba:	000c      	movs	r4, r1
 8000bbc:	1e63      	subs	r3, r4, #1
 8000bbe:	419c      	sbcs	r4, r3
 8000bc0:	e6eb      	b.n	800099a <__aeabi_dadd+0x322>
 8000bc2:	003c      	movs	r4, r7
 8000bc4:	000d      	movs	r5, r1
 8000bc6:	3c20      	subs	r4, #32
 8000bc8:	40e5      	lsrs	r5, r4
 8000bca:	2f20      	cmp	r7, #32
 8000bcc:	d003      	beq.n	8000bd6 <__aeabi_dadd+0x55e>
 8000bce:	2440      	movs	r4, #64	; 0x40
 8000bd0:	1be4      	subs	r4, r4, r7
 8000bd2:	40a1      	lsls	r1, r4
 8000bd4:	430b      	orrs	r3, r1
 8000bd6:	001c      	movs	r4, r3
 8000bd8:	1e63      	subs	r3, r4, #1
 8000bda:	419c      	sbcs	r4, r3
 8000bdc:	432c      	orrs	r4, r5
 8000bde:	e770      	b.n	8000ac2 <__aeabi_dadd+0x44a>
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	d0e1      	beq.n	8000ba8 <__aeabi_dadd+0x530>
 8000be4:	464a      	mov	r2, r9
 8000be6:	4302      	orrs	r2, r0
 8000be8:	d0c1      	beq.n	8000b6e <__aeabi_dadd+0x4f6>
 8000bea:	074a      	lsls	r2, r1, #29
 8000bec:	08db      	lsrs	r3, r3, #3
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	2280      	movs	r2, #128	; 0x80
 8000bf2:	08c9      	lsrs	r1, r1, #3
 8000bf4:	0312      	lsls	r2, r2, #12
 8000bf6:	4211      	tst	r1, r2
 8000bf8:	d008      	beq.n	8000c0c <__aeabi_dadd+0x594>
 8000bfa:	4648      	mov	r0, r9
 8000bfc:	08c4      	lsrs	r4, r0, #3
 8000bfe:	4214      	tst	r4, r2
 8000c00:	d104      	bne.n	8000c0c <__aeabi_dadd+0x594>
 8000c02:	4643      	mov	r3, r8
 8000c04:	0021      	movs	r1, r4
 8000c06:	08db      	lsrs	r3, r3, #3
 8000c08:	0742      	lsls	r2, r0, #29
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	0f5a      	lsrs	r2, r3, #29
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	0752      	lsls	r2, r2, #29
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	4313      	orrs	r3, r2
 8000c16:	e681      	b.n	800091c <__aeabi_dadd+0x2a4>
 8000c18:	464b      	mov	r3, r9
 8000c1a:	4303      	orrs	r3, r0
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x5a8>
 8000c1e:	e714      	b.n	8000a4a <__aeabi_dadd+0x3d2>
 8000c20:	464b      	mov	r3, r9
 8000c22:	464a      	mov	r2, r9
 8000c24:	08c0      	lsrs	r0, r0, #3
 8000c26:	075b      	lsls	r3, r3, #29
 8000c28:	4665      	mov	r5, ip
 8000c2a:	4303      	orrs	r3, r0
 8000c2c:	08d1      	lsrs	r1, r2, #3
 8000c2e:	e655      	b.n	80008dc <__aeabi_dadd+0x264>
 8000c30:	1ac4      	subs	r4, r0, r3
 8000c32:	45a0      	cmp	r8, r4
 8000c34:	4180      	sbcs	r0, r0
 8000c36:	464b      	mov	r3, r9
 8000c38:	4240      	negs	r0, r0
 8000c3a:	1a59      	subs	r1, r3, r1
 8000c3c:	1a0b      	subs	r3, r1, r0
 8000c3e:	469a      	mov	sl, r3
 8000c40:	4665      	mov	r5, ip
 8000c42:	2601      	movs	r6, #1
 8000c44:	e564      	b.n	8000710 <__aeabi_dadd+0x98>
 8000c46:	1a1c      	subs	r4, r3, r0
 8000c48:	464a      	mov	r2, r9
 8000c4a:	42a3      	cmp	r3, r4
 8000c4c:	4180      	sbcs	r0, r0
 8000c4e:	1a8a      	subs	r2, r1, r2
 8000c50:	4240      	negs	r0, r0
 8000c52:	1a12      	subs	r2, r2, r0
 8000c54:	4692      	mov	sl, r2
 8000c56:	0212      	lsls	r2, r2, #8
 8000c58:	d549      	bpl.n	8000cee <__aeabi_dadd+0x676>
 8000c5a:	4642      	mov	r2, r8
 8000c5c:	1ad4      	subs	r4, r2, r3
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	4180      	sbcs	r0, r0
 8000c62:	464b      	mov	r3, r9
 8000c64:	4240      	negs	r0, r0
 8000c66:	1a59      	subs	r1, r3, r1
 8000c68:	1a0b      	subs	r3, r1, r0
 8000c6a:	469a      	mov	sl, r3
 8000c6c:	4665      	mov	r5, ip
 8000c6e:	e57f      	b.n	8000770 <__aeabi_dadd+0xf8>
 8000c70:	464b      	mov	r3, r9
 8000c72:	464a      	mov	r2, r9
 8000c74:	08c0      	lsrs	r0, r0, #3
 8000c76:	075b      	lsls	r3, r3, #29
 8000c78:	4303      	orrs	r3, r0
 8000c7a:	08d1      	lsrs	r1, r2, #3
 8000c7c:	e62b      	b.n	80008d6 <__aeabi_dadd+0x25e>
 8000c7e:	464a      	mov	r2, r9
 8000c80:	08db      	lsrs	r3, r3, #3
 8000c82:	4302      	orrs	r2, r0
 8000c84:	d138      	bne.n	8000cf8 <__aeabi_dadd+0x680>
 8000c86:	074a      	lsls	r2, r1, #29
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	08c9      	lsrs	r1, r1, #3
 8000c8c:	e646      	b.n	800091c <__aeabi_dadd+0x2a4>
 8000c8e:	464b      	mov	r3, r9
 8000c90:	464a      	mov	r2, r9
 8000c92:	08c0      	lsrs	r0, r0, #3
 8000c94:	075b      	lsls	r3, r3, #29
 8000c96:	4303      	orrs	r3, r0
 8000c98:	08d1      	lsrs	r1, r2, #3
 8000c9a:	e61f      	b.n	80008dc <__aeabi_dadd+0x264>
 8000c9c:	181c      	adds	r4, r3, r0
 8000c9e:	429c      	cmp	r4, r3
 8000ca0:	419b      	sbcs	r3, r3
 8000ca2:	4449      	add	r1, r9
 8000ca4:	468a      	mov	sl, r1
 8000ca6:	425b      	negs	r3, r3
 8000ca8:	449a      	add	sl, r3
 8000caa:	4653      	mov	r3, sl
 8000cac:	021b      	lsls	r3, r3, #8
 8000cae:	d400      	bmi.n	8000cb2 <__aeabi_dadd+0x63a>
 8000cb0:	e607      	b.n	80008c2 <__aeabi_dadd+0x24a>
 8000cb2:	4652      	mov	r2, sl
 8000cb4:	4b1f      	ldr	r3, [pc, #124]	; (8000d34 <__aeabi_dadd+0x6bc>)
 8000cb6:	2601      	movs	r6, #1
 8000cb8:	401a      	ands	r2, r3
 8000cba:	4692      	mov	sl, r2
 8000cbc:	e601      	b.n	80008c2 <__aeabi_dadd+0x24a>
 8000cbe:	003c      	movs	r4, r7
 8000cc0:	000e      	movs	r6, r1
 8000cc2:	3c20      	subs	r4, #32
 8000cc4:	40e6      	lsrs	r6, r4
 8000cc6:	2f20      	cmp	r7, #32
 8000cc8:	d003      	beq.n	8000cd2 <__aeabi_dadd+0x65a>
 8000cca:	2440      	movs	r4, #64	; 0x40
 8000ccc:	1be4      	subs	r4, r4, r7
 8000cce:	40a1      	lsls	r1, r4
 8000cd0:	430b      	orrs	r3, r1
 8000cd2:	001c      	movs	r4, r3
 8000cd4:	1e63      	subs	r3, r4, #1
 8000cd6:	419c      	sbcs	r4, r3
 8000cd8:	4334      	orrs	r4, r6
 8000cda:	e65e      	b.n	800099a <__aeabi_dadd+0x322>
 8000cdc:	4443      	add	r3, r8
 8000cde:	4283      	cmp	r3, r0
 8000ce0:	4180      	sbcs	r0, r0
 8000ce2:	4449      	add	r1, r9
 8000ce4:	468a      	mov	sl, r1
 8000ce6:	4240      	negs	r0, r0
 8000ce8:	001c      	movs	r4, r3
 8000cea:	4482      	add	sl, r0
 8000cec:	e6bc      	b.n	8000a68 <__aeabi_dadd+0x3f0>
 8000cee:	4653      	mov	r3, sl
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	d100      	bne.n	8000cf6 <__aeabi_dadd+0x67e>
 8000cf4:	e6a9      	b.n	8000a4a <__aeabi_dadd+0x3d2>
 8000cf6:	e5e4      	b.n	80008c2 <__aeabi_dadd+0x24a>
 8000cf8:	074a      	lsls	r2, r1, #29
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	2280      	movs	r2, #128	; 0x80
 8000cfe:	08c9      	lsrs	r1, r1, #3
 8000d00:	0312      	lsls	r2, r2, #12
 8000d02:	4211      	tst	r1, r2
 8000d04:	d009      	beq.n	8000d1a <__aeabi_dadd+0x6a2>
 8000d06:	4648      	mov	r0, r9
 8000d08:	08c4      	lsrs	r4, r0, #3
 8000d0a:	4214      	tst	r4, r2
 8000d0c:	d105      	bne.n	8000d1a <__aeabi_dadd+0x6a2>
 8000d0e:	4643      	mov	r3, r8
 8000d10:	4665      	mov	r5, ip
 8000d12:	0021      	movs	r1, r4
 8000d14:	08db      	lsrs	r3, r3, #3
 8000d16:	0742      	lsls	r2, r0, #29
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	0f5a      	lsrs	r2, r3, #29
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	08db      	lsrs	r3, r3, #3
 8000d20:	0752      	lsls	r2, r2, #29
 8000d22:	4313      	orrs	r3, r2
 8000d24:	e5fa      	b.n	800091c <__aeabi_dadd+0x2a4>
 8000d26:	2300      	movs	r3, #0
 8000d28:	4a01      	ldr	r2, [pc, #4]	; (8000d30 <__aeabi_dadd+0x6b8>)
 8000d2a:	001c      	movs	r4, r3
 8000d2c:	e540      	b.n	80007b0 <__aeabi_dadd+0x138>
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	000007ff 	.word	0x000007ff
 8000d34:	ff7fffff 	.word	0xff7fffff

08000d38 <__aeabi_ddiv>:
 8000d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d3a:	4657      	mov	r7, sl
 8000d3c:	464e      	mov	r6, r9
 8000d3e:	4645      	mov	r5, r8
 8000d40:	46de      	mov	lr, fp
 8000d42:	b5e0      	push	{r5, r6, r7, lr}
 8000d44:	030c      	lsls	r4, r1, #12
 8000d46:	001f      	movs	r7, r3
 8000d48:	004b      	lsls	r3, r1, #1
 8000d4a:	4681      	mov	r9, r0
 8000d4c:	4692      	mov	sl, r2
 8000d4e:	0005      	movs	r5, r0
 8000d50:	b085      	sub	sp, #20
 8000d52:	0b24      	lsrs	r4, r4, #12
 8000d54:	0d5b      	lsrs	r3, r3, #21
 8000d56:	0fce      	lsrs	r6, r1, #31
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_ddiv+0x26>
 8000d5c:	e152      	b.n	8001004 <__aeabi_ddiv+0x2cc>
 8000d5e:	4ad2      	ldr	r2, [pc, #840]	; (80010a8 <__aeabi_ddiv+0x370>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d100      	bne.n	8000d66 <__aeabi_ddiv+0x2e>
 8000d64:	e16e      	b.n	8001044 <__aeabi_ddiv+0x30c>
 8000d66:	0f42      	lsrs	r2, r0, #29
 8000d68:	00e4      	lsls	r4, r4, #3
 8000d6a:	4314      	orrs	r4, r2
 8000d6c:	2280      	movs	r2, #128	; 0x80
 8000d6e:	0412      	lsls	r2, r2, #16
 8000d70:	4322      	orrs	r2, r4
 8000d72:	4690      	mov	r8, r2
 8000d74:	4acd      	ldr	r2, [pc, #820]	; (80010ac <__aeabi_ddiv+0x374>)
 8000d76:	00c5      	lsls	r5, r0, #3
 8000d78:	4693      	mov	fp, r2
 8000d7a:	449b      	add	fp, r3
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4699      	mov	r9, r3
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	033c      	lsls	r4, r7, #12
 8000d84:	007b      	lsls	r3, r7, #1
 8000d86:	4650      	mov	r0, sl
 8000d88:	0b24      	lsrs	r4, r4, #12
 8000d8a:	0d5b      	lsrs	r3, r3, #21
 8000d8c:	0fff      	lsrs	r7, r7, #31
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_ddiv+0x5c>
 8000d92:	e11a      	b.n	8000fca <__aeabi_ddiv+0x292>
 8000d94:	4ac4      	ldr	r2, [pc, #784]	; (80010a8 <__aeabi_ddiv+0x370>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d100      	bne.n	8000d9c <__aeabi_ddiv+0x64>
 8000d9a:	e15e      	b.n	800105a <__aeabi_ddiv+0x322>
 8000d9c:	0f42      	lsrs	r2, r0, #29
 8000d9e:	00e4      	lsls	r4, r4, #3
 8000da0:	4322      	orrs	r2, r4
 8000da2:	2480      	movs	r4, #128	; 0x80
 8000da4:	0424      	lsls	r4, r4, #16
 8000da6:	4314      	orrs	r4, r2
 8000da8:	4ac0      	ldr	r2, [pc, #768]	; (80010ac <__aeabi_ddiv+0x374>)
 8000daa:	00c1      	lsls	r1, r0, #3
 8000dac:	4694      	mov	ip, r2
 8000dae:	465a      	mov	r2, fp
 8000db0:	4463      	add	r3, ip
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	469b      	mov	fp, r3
 8000db6:	2000      	movs	r0, #0
 8000db8:	0033      	movs	r3, r6
 8000dba:	407b      	eors	r3, r7
 8000dbc:	469a      	mov	sl, r3
 8000dbe:	464b      	mov	r3, r9
 8000dc0:	2b0f      	cmp	r3, #15
 8000dc2:	d827      	bhi.n	8000e14 <__aeabi_ddiv+0xdc>
 8000dc4:	4aba      	ldr	r2, [pc, #744]	; (80010b0 <__aeabi_ddiv+0x378>)
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	58d3      	ldr	r3, [r2, r3]
 8000dca:	469f      	mov	pc, r3
 8000dcc:	46b2      	mov	sl, r6
 8000dce:	9b00      	ldr	r3, [sp, #0]
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d016      	beq.n	8000e02 <__aeabi_ddiv+0xca>
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	d100      	bne.n	8000dda <__aeabi_ddiv+0xa2>
 8000dd8:	e287      	b.n	80012ea <__aeabi_ddiv+0x5b2>
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d000      	beq.n	8000de0 <__aeabi_ddiv+0xa8>
 8000dde:	e0d5      	b.n	8000f8c <__aeabi_ddiv+0x254>
 8000de0:	2300      	movs	r3, #0
 8000de2:	2200      	movs	r2, #0
 8000de4:	2500      	movs	r5, #0
 8000de6:	051b      	lsls	r3, r3, #20
 8000de8:	4313      	orrs	r3, r2
 8000dea:	4652      	mov	r2, sl
 8000dec:	07d2      	lsls	r2, r2, #31
 8000dee:	4313      	orrs	r3, r2
 8000df0:	0028      	movs	r0, r5
 8000df2:	0019      	movs	r1, r3
 8000df4:	b005      	add	sp, #20
 8000df6:	bcf0      	pop	{r4, r5, r6, r7}
 8000df8:	46bb      	mov	fp, r7
 8000dfa:	46b2      	mov	sl, r6
 8000dfc:	46a9      	mov	r9, r5
 8000dfe:	46a0      	mov	r8, r4
 8000e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e02:	2200      	movs	r2, #0
 8000e04:	2500      	movs	r5, #0
 8000e06:	4ba8      	ldr	r3, [pc, #672]	; (80010a8 <__aeabi_ddiv+0x370>)
 8000e08:	e7ed      	b.n	8000de6 <__aeabi_ddiv+0xae>
 8000e0a:	46ba      	mov	sl, r7
 8000e0c:	46a0      	mov	r8, r4
 8000e0e:	000d      	movs	r5, r1
 8000e10:	9000      	str	r0, [sp, #0]
 8000e12:	e7dc      	b.n	8000dce <__aeabi_ddiv+0x96>
 8000e14:	4544      	cmp	r4, r8
 8000e16:	d200      	bcs.n	8000e1a <__aeabi_ddiv+0xe2>
 8000e18:	e1c4      	b.n	80011a4 <__aeabi_ddiv+0x46c>
 8000e1a:	d100      	bne.n	8000e1e <__aeabi_ddiv+0xe6>
 8000e1c:	e1bf      	b.n	800119e <__aeabi_ddiv+0x466>
 8000e1e:	2301      	movs	r3, #1
 8000e20:	425b      	negs	r3, r3
 8000e22:	469c      	mov	ip, r3
 8000e24:	002e      	movs	r6, r5
 8000e26:	4640      	mov	r0, r8
 8000e28:	2500      	movs	r5, #0
 8000e2a:	44e3      	add	fp, ip
 8000e2c:	0223      	lsls	r3, r4, #8
 8000e2e:	0e0c      	lsrs	r4, r1, #24
 8000e30:	431c      	orrs	r4, r3
 8000e32:	0c1b      	lsrs	r3, r3, #16
 8000e34:	4699      	mov	r9, r3
 8000e36:	0423      	lsls	r3, r4, #16
 8000e38:	020a      	lsls	r2, r1, #8
 8000e3a:	0c1f      	lsrs	r7, r3, #16
 8000e3c:	4649      	mov	r1, r9
 8000e3e:	9200      	str	r2, [sp, #0]
 8000e40:	9701      	str	r7, [sp, #4]
 8000e42:	f7ff f9e3 	bl	800020c <__aeabi_uidivmod>
 8000e46:	0002      	movs	r2, r0
 8000e48:	437a      	muls	r2, r7
 8000e4a:	040b      	lsls	r3, r1, #16
 8000e4c:	0c31      	lsrs	r1, r6, #16
 8000e4e:	4680      	mov	r8, r0
 8000e50:	4319      	orrs	r1, r3
 8000e52:	428a      	cmp	r2, r1
 8000e54:	d907      	bls.n	8000e66 <__aeabi_ddiv+0x12e>
 8000e56:	2301      	movs	r3, #1
 8000e58:	425b      	negs	r3, r3
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	1909      	adds	r1, r1, r4
 8000e5e:	44e0      	add	r8, ip
 8000e60:	428c      	cmp	r4, r1
 8000e62:	d800      	bhi.n	8000e66 <__aeabi_ddiv+0x12e>
 8000e64:	e201      	b.n	800126a <__aeabi_ddiv+0x532>
 8000e66:	1a88      	subs	r0, r1, r2
 8000e68:	4649      	mov	r1, r9
 8000e6a:	f7ff f9cf 	bl	800020c <__aeabi_uidivmod>
 8000e6e:	9a01      	ldr	r2, [sp, #4]
 8000e70:	0436      	lsls	r6, r6, #16
 8000e72:	4342      	muls	r2, r0
 8000e74:	0409      	lsls	r1, r1, #16
 8000e76:	0c36      	lsrs	r6, r6, #16
 8000e78:	0003      	movs	r3, r0
 8000e7a:	430e      	orrs	r6, r1
 8000e7c:	42b2      	cmp	r2, r6
 8000e7e:	d904      	bls.n	8000e8a <__aeabi_ddiv+0x152>
 8000e80:	1936      	adds	r6, r6, r4
 8000e82:	3b01      	subs	r3, #1
 8000e84:	42b4      	cmp	r4, r6
 8000e86:	d800      	bhi.n	8000e8a <__aeabi_ddiv+0x152>
 8000e88:	e1e9      	b.n	800125e <__aeabi_ddiv+0x526>
 8000e8a:	1ab0      	subs	r0, r6, r2
 8000e8c:	4642      	mov	r2, r8
 8000e8e:	9e00      	ldr	r6, [sp, #0]
 8000e90:	0412      	lsls	r2, r2, #16
 8000e92:	431a      	orrs	r2, r3
 8000e94:	0c33      	lsrs	r3, r6, #16
 8000e96:	001f      	movs	r7, r3
 8000e98:	0c11      	lsrs	r1, r2, #16
 8000e9a:	4690      	mov	r8, r2
 8000e9c:	9302      	str	r3, [sp, #8]
 8000e9e:	0413      	lsls	r3, r2, #16
 8000ea0:	0432      	lsls	r2, r6, #16
 8000ea2:	0c16      	lsrs	r6, r2, #16
 8000ea4:	0032      	movs	r2, r6
 8000ea6:	0c1b      	lsrs	r3, r3, #16
 8000ea8:	435a      	muls	r2, r3
 8000eaa:	9603      	str	r6, [sp, #12]
 8000eac:	437b      	muls	r3, r7
 8000eae:	434e      	muls	r6, r1
 8000eb0:	4379      	muls	r1, r7
 8000eb2:	0c17      	lsrs	r7, r2, #16
 8000eb4:	46bc      	mov	ip, r7
 8000eb6:	199b      	adds	r3, r3, r6
 8000eb8:	4463      	add	r3, ip
 8000eba:	429e      	cmp	r6, r3
 8000ebc:	d903      	bls.n	8000ec6 <__aeabi_ddiv+0x18e>
 8000ebe:	2680      	movs	r6, #128	; 0x80
 8000ec0:	0276      	lsls	r6, r6, #9
 8000ec2:	46b4      	mov	ip, r6
 8000ec4:	4461      	add	r1, ip
 8000ec6:	0c1e      	lsrs	r6, r3, #16
 8000ec8:	1871      	adds	r1, r6, r1
 8000eca:	0416      	lsls	r6, r2, #16
 8000ecc:	041b      	lsls	r3, r3, #16
 8000ece:	0c36      	lsrs	r6, r6, #16
 8000ed0:	199e      	adds	r6, r3, r6
 8000ed2:	4288      	cmp	r0, r1
 8000ed4:	d302      	bcc.n	8000edc <__aeabi_ddiv+0x1a4>
 8000ed6:	d112      	bne.n	8000efe <__aeabi_ddiv+0x1c6>
 8000ed8:	42b5      	cmp	r5, r6
 8000eda:	d210      	bcs.n	8000efe <__aeabi_ddiv+0x1c6>
 8000edc:	4643      	mov	r3, r8
 8000ede:	1e5a      	subs	r2, r3, #1
 8000ee0:	9b00      	ldr	r3, [sp, #0]
 8000ee2:	469c      	mov	ip, r3
 8000ee4:	4465      	add	r5, ip
 8000ee6:	001f      	movs	r7, r3
 8000ee8:	429d      	cmp	r5, r3
 8000eea:	419b      	sbcs	r3, r3
 8000eec:	425b      	negs	r3, r3
 8000eee:	191b      	adds	r3, r3, r4
 8000ef0:	18c0      	adds	r0, r0, r3
 8000ef2:	4284      	cmp	r4, r0
 8000ef4:	d200      	bcs.n	8000ef8 <__aeabi_ddiv+0x1c0>
 8000ef6:	e19e      	b.n	8001236 <__aeabi_ddiv+0x4fe>
 8000ef8:	d100      	bne.n	8000efc <__aeabi_ddiv+0x1c4>
 8000efa:	e199      	b.n	8001230 <__aeabi_ddiv+0x4f8>
 8000efc:	4690      	mov	r8, r2
 8000efe:	1bae      	subs	r6, r5, r6
 8000f00:	42b5      	cmp	r5, r6
 8000f02:	41ad      	sbcs	r5, r5
 8000f04:	1a40      	subs	r0, r0, r1
 8000f06:	426d      	negs	r5, r5
 8000f08:	1b40      	subs	r0, r0, r5
 8000f0a:	4284      	cmp	r4, r0
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_ddiv+0x1d8>
 8000f0e:	e1d2      	b.n	80012b6 <__aeabi_ddiv+0x57e>
 8000f10:	4649      	mov	r1, r9
 8000f12:	f7ff f97b 	bl	800020c <__aeabi_uidivmod>
 8000f16:	9a01      	ldr	r2, [sp, #4]
 8000f18:	040b      	lsls	r3, r1, #16
 8000f1a:	4342      	muls	r2, r0
 8000f1c:	0c31      	lsrs	r1, r6, #16
 8000f1e:	0005      	movs	r5, r0
 8000f20:	4319      	orrs	r1, r3
 8000f22:	428a      	cmp	r2, r1
 8000f24:	d900      	bls.n	8000f28 <__aeabi_ddiv+0x1f0>
 8000f26:	e16c      	b.n	8001202 <__aeabi_ddiv+0x4ca>
 8000f28:	1a88      	subs	r0, r1, r2
 8000f2a:	4649      	mov	r1, r9
 8000f2c:	f7ff f96e 	bl	800020c <__aeabi_uidivmod>
 8000f30:	9a01      	ldr	r2, [sp, #4]
 8000f32:	0436      	lsls	r6, r6, #16
 8000f34:	4342      	muls	r2, r0
 8000f36:	0409      	lsls	r1, r1, #16
 8000f38:	0c36      	lsrs	r6, r6, #16
 8000f3a:	0003      	movs	r3, r0
 8000f3c:	430e      	orrs	r6, r1
 8000f3e:	42b2      	cmp	r2, r6
 8000f40:	d900      	bls.n	8000f44 <__aeabi_ddiv+0x20c>
 8000f42:	e153      	b.n	80011ec <__aeabi_ddiv+0x4b4>
 8000f44:	9803      	ldr	r0, [sp, #12]
 8000f46:	1ab6      	subs	r6, r6, r2
 8000f48:	0002      	movs	r2, r0
 8000f4a:	042d      	lsls	r5, r5, #16
 8000f4c:	431d      	orrs	r5, r3
 8000f4e:	9f02      	ldr	r7, [sp, #8]
 8000f50:	042b      	lsls	r3, r5, #16
 8000f52:	0c1b      	lsrs	r3, r3, #16
 8000f54:	435a      	muls	r2, r3
 8000f56:	437b      	muls	r3, r7
 8000f58:	469c      	mov	ip, r3
 8000f5a:	0c29      	lsrs	r1, r5, #16
 8000f5c:	4348      	muls	r0, r1
 8000f5e:	0c13      	lsrs	r3, r2, #16
 8000f60:	4484      	add	ip, r0
 8000f62:	4463      	add	r3, ip
 8000f64:	4379      	muls	r1, r7
 8000f66:	4298      	cmp	r0, r3
 8000f68:	d903      	bls.n	8000f72 <__aeabi_ddiv+0x23a>
 8000f6a:	2080      	movs	r0, #128	; 0x80
 8000f6c:	0240      	lsls	r0, r0, #9
 8000f6e:	4684      	mov	ip, r0
 8000f70:	4461      	add	r1, ip
 8000f72:	0c18      	lsrs	r0, r3, #16
 8000f74:	0412      	lsls	r2, r2, #16
 8000f76:	041b      	lsls	r3, r3, #16
 8000f78:	0c12      	lsrs	r2, r2, #16
 8000f7a:	1840      	adds	r0, r0, r1
 8000f7c:	189b      	adds	r3, r3, r2
 8000f7e:	4286      	cmp	r6, r0
 8000f80:	d200      	bcs.n	8000f84 <__aeabi_ddiv+0x24c>
 8000f82:	e100      	b.n	8001186 <__aeabi_ddiv+0x44e>
 8000f84:	d100      	bne.n	8000f88 <__aeabi_ddiv+0x250>
 8000f86:	e0fb      	b.n	8001180 <__aeabi_ddiv+0x448>
 8000f88:	2301      	movs	r3, #1
 8000f8a:	431d      	orrs	r5, r3
 8000f8c:	4b49      	ldr	r3, [pc, #292]	; (80010b4 <__aeabi_ddiv+0x37c>)
 8000f8e:	445b      	add	r3, fp
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dc00      	bgt.n	8000f96 <__aeabi_ddiv+0x25e>
 8000f94:	e0aa      	b.n	80010ec <__aeabi_ddiv+0x3b4>
 8000f96:	076a      	lsls	r2, r5, #29
 8000f98:	d000      	beq.n	8000f9c <__aeabi_ddiv+0x264>
 8000f9a:	e13d      	b.n	8001218 <__aeabi_ddiv+0x4e0>
 8000f9c:	08e9      	lsrs	r1, r5, #3
 8000f9e:	4642      	mov	r2, r8
 8000fa0:	01d2      	lsls	r2, r2, #7
 8000fa2:	d506      	bpl.n	8000fb2 <__aeabi_ddiv+0x27a>
 8000fa4:	4642      	mov	r2, r8
 8000fa6:	4b44      	ldr	r3, [pc, #272]	; (80010b8 <__aeabi_ddiv+0x380>)
 8000fa8:	401a      	ands	r2, r3
 8000faa:	2380      	movs	r3, #128	; 0x80
 8000fac:	4690      	mov	r8, r2
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	445b      	add	r3, fp
 8000fb2:	4a42      	ldr	r2, [pc, #264]	; (80010bc <__aeabi_ddiv+0x384>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	dd00      	ble.n	8000fba <__aeabi_ddiv+0x282>
 8000fb8:	e723      	b.n	8000e02 <__aeabi_ddiv+0xca>
 8000fba:	4642      	mov	r2, r8
 8000fbc:	055b      	lsls	r3, r3, #21
 8000fbe:	0755      	lsls	r5, r2, #29
 8000fc0:	0252      	lsls	r2, r2, #9
 8000fc2:	430d      	orrs	r5, r1
 8000fc4:	0b12      	lsrs	r2, r2, #12
 8000fc6:	0d5b      	lsrs	r3, r3, #21
 8000fc8:	e70d      	b.n	8000de6 <__aeabi_ddiv+0xae>
 8000fca:	4651      	mov	r1, sl
 8000fcc:	4321      	orrs	r1, r4
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_ddiv+0x29a>
 8000fd0:	e07c      	b.n	80010cc <__aeabi_ddiv+0x394>
 8000fd2:	2c00      	cmp	r4, #0
 8000fd4:	d100      	bne.n	8000fd8 <__aeabi_ddiv+0x2a0>
 8000fd6:	e0fb      	b.n	80011d0 <__aeabi_ddiv+0x498>
 8000fd8:	0020      	movs	r0, r4
 8000fda:	f001 fa1b 	bl	8002414 <__clzsi2>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	3a0b      	subs	r2, #11
 8000fe2:	231d      	movs	r3, #29
 8000fe4:	1a9b      	subs	r3, r3, r2
 8000fe6:	4652      	mov	r2, sl
 8000fe8:	0001      	movs	r1, r0
 8000fea:	40da      	lsrs	r2, r3
 8000fec:	4653      	mov	r3, sl
 8000fee:	3908      	subs	r1, #8
 8000ff0:	408b      	lsls	r3, r1
 8000ff2:	408c      	lsls	r4, r1
 8000ff4:	0019      	movs	r1, r3
 8000ff6:	4314      	orrs	r4, r2
 8000ff8:	4b31      	ldr	r3, [pc, #196]	; (80010c0 <__aeabi_ddiv+0x388>)
 8000ffa:	4458      	add	r0, fp
 8000ffc:	469b      	mov	fp, r3
 8000ffe:	4483      	add	fp, r0
 8001000:	2000      	movs	r0, #0
 8001002:	e6d9      	b.n	8000db8 <__aeabi_ddiv+0x80>
 8001004:	0003      	movs	r3, r0
 8001006:	4323      	orrs	r3, r4
 8001008:	4698      	mov	r8, r3
 800100a:	d044      	beq.n	8001096 <__aeabi_ddiv+0x35e>
 800100c:	2c00      	cmp	r4, #0
 800100e:	d100      	bne.n	8001012 <__aeabi_ddiv+0x2da>
 8001010:	e0cf      	b.n	80011b2 <__aeabi_ddiv+0x47a>
 8001012:	0020      	movs	r0, r4
 8001014:	f001 f9fe 	bl	8002414 <__clzsi2>
 8001018:	0001      	movs	r1, r0
 800101a:	0002      	movs	r2, r0
 800101c:	390b      	subs	r1, #11
 800101e:	231d      	movs	r3, #29
 8001020:	1a5b      	subs	r3, r3, r1
 8001022:	4649      	mov	r1, r9
 8001024:	0010      	movs	r0, r2
 8001026:	40d9      	lsrs	r1, r3
 8001028:	3808      	subs	r0, #8
 800102a:	4084      	lsls	r4, r0
 800102c:	000b      	movs	r3, r1
 800102e:	464d      	mov	r5, r9
 8001030:	4323      	orrs	r3, r4
 8001032:	4698      	mov	r8, r3
 8001034:	4085      	lsls	r5, r0
 8001036:	4b23      	ldr	r3, [pc, #140]	; (80010c4 <__aeabi_ddiv+0x38c>)
 8001038:	1a9b      	subs	r3, r3, r2
 800103a:	469b      	mov	fp, r3
 800103c:	2300      	movs	r3, #0
 800103e:	4699      	mov	r9, r3
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	e69e      	b.n	8000d82 <__aeabi_ddiv+0x4a>
 8001044:	0002      	movs	r2, r0
 8001046:	4322      	orrs	r2, r4
 8001048:	4690      	mov	r8, r2
 800104a:	d11d      	bne.n	8001088 <__aeabi_ddiv+0x350>
 800104c:	2208      	movs	r2, #8
 800104e:	469b      	mov	fp, r3
 8001050:	2302      	movs	r3, #2
 8001052:	2500      	movs	r5, #0
 8001054:	4691      	mov	r9, r2
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	e693      	b.n	8000d82 <__aeabi_ddiv+0x4a>
 800105a:	4651      	mov	r1, sl
 800105c:	4321      	orrs	r1, r4
 800105e:	d109      	bne.n	8001074 <__aeabi_ddiv+0x33c>
 8001060:	2302      	movs	r3, #2
 8001062:	464a      	mov	r2, r9
 8001064:	431a      	orrs	r2, r3
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <__aeabi_ddiv+0x390>)
 8001068:	4691      	mov	r9, r2
 800106a:	469c      	mov	ip, r3
 800106c:	2400      	movs	r4, #0
 800106e:	2002      	movs	r0, #2
 8001070:	44e3      	add	fp, ip
 8001072:	e6a1      	b.n	8000db8 <__aeabi_ddiv+0x80>
 8001074:	2303      	movs	r3, #3
 8001076:	464a      	mov	r2, r9
 8001078:	431a      	orrs	r2, r3
 800107a:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <__aeabi_ddiv+0x390>)
 800107c:	4691      	mov	r9, r2
 800107e:	469c      	mov	ip, r3
 8001080:	4651      	mov	r1, sl
 8001082:	2003      	movs	r0, #3
 8001084:	44e3      	add	fp, ip
 8001086:	e697      	b.n	8000db8 <__aeabi_ddiv+0x80>
 8001088:	220c      	movs	r2, #12
 800108a:	469b      	mov	fp, r3
 800108c:	2303      	movs	r3, #3
 800108e:	46a0      	mov	r8, r4
 8001090:	4691      	mov	r9, r2
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	e675      	b.n	8000d82 <__aeabi_ddiv+0x4a>
 8001096:	2304      	movs	r3, #4
 8001098:	4699      	mov	r9, r3
 800109a:	2300      	movs	r3, #0
 800109c:	469b      	mov	fp, r3
 800109e:	3301      	adds	r3, #1
 80010a0:	2500      	movs	r5, #0
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	e66d      	b.n	8000d82 <__aeabi_ddiv+0x4a>
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	000007ff 	.word	0x000007ff
 80010ac:	fffffc01 	.word	0xfffffc01
 80010b0:	08008dc0 	.word	0x08008dc0
 80010b4:	000003ff 	.word	0x000003ff
 80010b8:	feffffff 	.word	0xfeffffff
 80010bc:	000007fe 	.word	0x000007fe
 80010c0:	000003f3 	.word	0x000003f3
 80010c4:	fffffc0d 	.word	0xfffffc0d
 80010c8:	fffff801 	.word	0xfffff801
 80010cc:	464a      	mov	r2, r9
 80010ce:	2301      	movs	r3, #1
 80010d0:	431a      	orrs	r2, r3
 80010d2:	4691      	mov	r9, r2
 80010d4:	2400      	movs	r4, #0
 80010d6:	2001      	movs	r0, #1
 80010d8:	e66e      	b.n	8000db8 <__aeabi_ddiv+0x80>
 80010da:	2300      	movs	r3, #0
 80010dc:	2280      	movs	r2, #128	; 0x80
 80010de:	469a      	mov	sl, r3
 80010e0:	2500      	movs	r5, #0
 80010e2:	4b88      	ldr	r3, [pc, #544]	; (8001304 <__aeabi_ddiv+0x5cc>)
 80010e4:	0312      	lsls	r2, r2, #12
 80010e6:	e67e      	b.n	8000de6 <__aeabi_ddiv+0xae>
 80010e8:	2501      	movs	r5, #1
 80010ea:	426d      	negs	r5, r5
 80010ec:	2201      	movs	r2, #1
 80010ee:	1ad2      	subs	r2, r2, r3
 80010f0:	2a38      	cmp	r2, #56	; 0x38
 80010f2:	dd00      	ble.n	80010f6 <__aeabi_ddiv+0x3be>
 80010f4:	e674      	b.n	8000de0 <__aeabi_ddiv+0xa8>
 80010f6:	2a1f      	cmp	r2, #31
 80010f8:	dc00      	bgt.n	80010fc <__aeabi_ddiv+0x3c4>
 80010fa:	e0bd      	b.n	8001278 <__aeabi_ddiv+0x540>
 80010fc:	211f      	movs	r1, #31
 80010fe:	4249      	negs	r1, r1
 8001100:	1acb      	subs	r3, r1, r3
 8001102:	4641      	mov	r1, r8
 8001104:	40d9      	lsrs	r1, r3
 8001106:	000b      	movs	r3, r1
 8001108:	2a20      	cmp	r2, #32
 800110a:	d004      	beq.n	8001116 <__aeabi_ddiv+0x3de>
 800110c:	4641      	mov	r1, r8
 800110e:	4a7e      	ldr	r2, [pc, #504]	; (8001308 <__aeabi_ddiv+0x5d0>)
 8001110:	445a      	add	r2, fp
 8001112:	4091      	lsls	r1, r2
 8001114:	430d      	orrs	r5, r1
 8001116:	0029      	movs	r1, r5
 8001118:	1e4a      	subs	r2, r1, #1
 800111a:	4191      	sbcs	r1, r2
 800111c:	4319      	orrs	r1, r3
 800111e:	2307      	movs	r3, #7
 8001120:	001d      	movs	r5, r3
 8001122:	2200      	movs	r2, #0
 8001124:	400d      	ands	r5, r1
 8001126:	420b      	tst	r3, r1
 8001128:	d100      	bne.n	800112c <__aeabi_ddiv+0x3f4>
 800112a:	e0d0      	b.n	80012ce <__aeabi_ddiv+0x596>
 800112c:	220f      	movs	r2, #15
 800112e:	2300      	movs	r3, #0
 8001130:	400a      	ands	r2, r1
 8001132:	2a04      	cmp	r2, #4
 8001134:	d100      	bne.n	8001138 <__aeabi_ddiv+0x400>
 8001136:	e0c7      	b.n	80012c8 <__aeabi_ddiv+0x590>
 8001138:	1d0a      	adds	r2, r1, #4
 800113a:	428a      	cmp	r2, r1
 800113c:	4189      	sbcs	r1, r1
 800113e:	4249      	negs	r1, r1
 8001140:	185b      	adds	r3, r3, r1
 8001142:	0011      	movs	r1, r2
 8001144:	021a      	lsls	r2, r3, #8
 8001146:	d400      	bmi.n	800114a <__aeabi_ddiv+0x412>
 8001148:	e0be      	b.n	80012c8 <__aeabi_ddiv+0x590>
 800114a:	2301      	movs	r3, #1
 800114c:	2200      	movs	r2, #0
 800114e:	2500      	movs	r5, #0
 8001150:	e649      	b.n	8000de6 <__aeabi_ddiv+0xae>
 8001152:	2280      	movs	r2, #128	; 0x80
 8001154:	4643      	mov	r3, r8
 8001156:	0312      	lsls	r2, r2, #12
 8001158:	4213      	tst	r3, r2
 800115a:	d008      	beq.n	800116e <__aeabi_ddiv+0x436>
 800115c:	4214      	tst	r4, r2
 800115e:	d106      	bne.n	800116e <__aeabi_ddiv+0x436>
 8001160:	4322      	orrs	r2, r4
 8001162:	0312      	lsls	r2, r2, #12
 8001164:	46ba      	mov	sl, r7
 8001166:	000d      	movs	r5, r1
 8001168:	4b66      	ldr	r3, [pc, #408]	; (8001304 <__aeabi_ddiv+0x5cc>)
 800116a:	0b12      	lsrs	r2, r2, #12
 800116c:	e63b      	b.n	8000de6 <__aeabi_ddiv+0xae>
 800116e:	2280      	movs	r2, #128	; 0x80
 8001170:	4643      	mov	r3, r8
 8001172:	0312      	lsls	r2, r2, #12
 8001174:	431a      	orrs	r2, r3
 8001176:	0312      	lsls	r2, r2, #12
 8001178:	46b2      	mov	sl, r6
 800117a:	4b62      	ldr	r3, [pc, #392]	; (8001304 <__aeabi_ddiv+0x5cc>)
 800117c:	0b12      	lsrs	r2, r2, #12
 800117e:	e632      	b.n	8000de6 <__aeabi_ddiv+0xae>
 8001180:	2b00      	cmp	r3, #0
 8001182:	d100      	bne.n	8001186 <__aeabi_ddiv+0x44e>
 8001184:	e702      	b.n	8000f8c <__aeabi_ddiv+0x254>
 8001186:	19a6      	adds	r6, r4, r6
 8001188:	1e6a      	subs	r2, r5, #1
 800118a:	42a6      	cmp	r6, r4
 800118c:	d200      	bcs.n	8001190 <__aeabi_ddiv+0x458>
 800118e:	e089      	b.n	80012a4 <__aeabi_ddiv+0x56c>
 8001190:	4286      	cmp	r6, r0
 8001192:	d200      	bcs.n	8001196 <__aeabi_ddiv+0x45e>
 8001194:	e09f      	b.n	80012d6 <__aeabi_ddiv+0x59e>
 8001196:	d100      	bne.n	800119a <__aeabi_ddiv+0x462>
 8001198:	e0af      	b.n	80012fa <__aeabi_ddiv+0x5c2>
 800119a:	0015      	movs	r5, r2
 800119c:	e6f4      	b.n	8000f88 <__aeabi_ddiv+0x250>
 800119e:	42a9      	cmp	r1, r5
 80011a0:	d900      	bls.n	80011a4 <__aeabi_ddiv+0x46c>
 80011a2:	e63c      	b.n	8000e1e <__aeabi_ddiv+0xe6>
 80011a4:	4643      	mov	r3, r8
 80011a6:	07de      	lsls	r6, r3, #31
 80011a8:	0858      	lsrs	r0, r3, #1
 80011aa:	086b      	lsrs	r3, r5, #1
 80011ac:	431e      	orrs	r6, r3
 80011ae:	07ed      	lsls	r5, r5, #31
 80011b0:	e63c      	b.n	8000e2c <__aeabi_ddiv+0xf4>
 80011b2:	f001 f92f 	bl	8002414 <__clzsi2>
 80011b6:	0001      	movs	r1, r0
 80011b8:	0002      	movs	r2, r0
 80011ba:	3115      	adds	r1, #21
 80011bc:	3220      	adds	r2, #32
 80011be:	291c      	cmp	r1, #28
 80011c0:	dc00      	bgt.n	80011c4 <__aeabi_ddiv+0x48c>
 80011c2:	e72c      	b.n	800101e <__aeabi_ddiv+0x2e6>
 80011c4:	464b      	mov	r3, r9
 80011c6:	3808      	subs	r0, #8
 80011c8:	4083      	lsls	r3, r0
 80011ca:	2500      	movs	r5, #0
 80011cc:	4698      	mov	r8, r3
 80011ce:	e732      	b.n	8001036 <__aeabi_ddiv+0x2fe>
 80011d0:	f001 f920 	bl	8002414 <__clzsi2>
 80011d4:	0003      	movs	r3, r0
 80011d6:	001a      	movs	r2, r3
 80011d8:	3215      	adds	r2, #21
 80011da:	3020      	adds	r0, #32
 80011dc:	2a1c      	cmp	r2, #28
 80011de:	dc00      	bgt.n	80011e2 <__aeabi_ddiv+0x4aa>
 80011e0:	e6ff      	b.n	8000fe2 <__aeabi_ddiv+0x2aa>
 80011e2:	4654      	mov	r4, sl
 80011e4:	3b08      	subs	r3, #8
 80011e6:	2100      	movs	r1, #0
 80011e8:	409c      	lsls	r4, r3
 80011ea:	e705      	b.n	8000ff8 <__aeabi_ddiv+0x2c0>
 80011ec:	1936      	adds	r6, r6, r4
 80011ee:	3b01      	subs	r3, #1
 80011f0:	42b4      	cmp	r4, r6
 80011f2:	d900      	bls.n	80011f6 <__aeabi_ddiv+0x4be>
 80011f4:	e6a6      	b.n	8000f44 <__aeabi_ddiv+0x20c>
 80011f6:	42b2      	cmp	r2, r6
 80011f8:	d800      	bhi.n	80011fc <__aeabi_ddiv+0x4c4>
 80011fa:	e6a3      	b.n	8000f44 <__aeabi_ddiv+0x20c>
 80011fc:	1e83      	subs	r3, r0, #2
 80011fe:	1936      	adds	r6, r6, r4
 8001200:	e6a0      	b.n	8000f44 <__aeabi_ddiv+0x20c>
 8001202:	1909      	adds	r1, r1, r4
 8001204:	3d01      	subs	r5, #1
 8001206:	428c      	cmp	r4, r1
 8001208:	d900      	bls.n	800120c <__aeabi_ddiv+0x4d4>
 800120a:	e68d      	b.n	8000f28 <__aeabi_ddiv+0x1f0>
 800120c:	428a      	cmp	r2, r1
 800120e:	d800      	bhi.n	8001212 <__aeabi_ddiv+0x4da>
 8001210:	e68a      	b.n	8000f28 <__aeabi_ddiv+0x1f0>
 8001212:	1e85      	subs	r5, r0, #2
 8001214:	1909      	adds	r1, r1, r4
 8001216:	e687      	b.n	8000f28 <__aeabi_ddiv+0x1f0>
 8001218:	220f      	movs	r2, #15
 800121a:	402a      	ands	r2, r5
 800121c:	2a04      	cmp	r2, #4
 800121e:	d100      	bne.n	8001222 <__aeabi_ddiv+0x4ea>
 8001220:	e6bc      	b.n	8000f9c <__aeabi_ddiv+0x264>
 8001222:	1d29      	adds	r1, r5, #4
 8001224:	42a9      	cmp	r1, r5
 8001226:	41ad      	sbcs	r5, r5
 8001228:	426d      	negs	r5, r5
 800122a:	08c9      	lsrs	r1, r1, #3
 800122c:	44a8      	add	r8, r5
 800122e:	e6b6      	b.n	8000f9e <__aeabi_ddiv+0x266>
 8001230:	42af      	cmp	r7, r5
 8001232:	d900      	bls.n	8001236 <__aeabi_ddiv+0x4fe>
 8001234:	e662      	b.n	8000efc <__aeabi_ddiv+0x1c4>
 8001236:	4281      	cmp	r1, r0
 8001238:	d804      	bhi.n	8001244 <__aeabi_ddiv+0x50c>
 800123a:	d000      	beq.n	800123e <__aeabi_ddiv+0x506>
 800123c:	e65e      	b.n	8000efc <__aeabi_ddiv+0x1c4>
 800123e:	42ae      	cmp	r6, r5
 8001240:	d800      	bhi.n	8001244 <__aeabi_ddiv+0x50c>
 8001242:	e65b      	b.n	8000efc <__aeabi_ddiv+0x1c4>
 8001244:	2302      	movs	r3, #2
 8001246:	425b      	negs	r3, r3
 8001248:	469c      	mov	ip, r3
 800124a:	9b00      	ldr	r3, [sp, #0]
 800124c:	44e0      	add	r8, ip
 800124e:	469c      	mov	ip, r3
 8001250:	4465      	add	r5, ip
 8001252:	429d      	cmp	r5, r3
 8001254:	419b      	sbcs	r3, r3
 8001256:	425b      	negs	r3, r3
 8001258:	191b      	adds	r3, r3, r4
 800125a:	18c0      	adds	r0, r0, r3
 800125c:	e64f      	b.n	8000efe <__aeabi_ddiv+0x1c6>
 800125e:	42b2      	cmp	r2, r6
 8001260:	d800      	bhi.n	8001264 <__aeabi_ddiv+0x52c>
 8001262:	e612      	b.n	8000e8a <__aeabi_ddiv+0x152>
 8001264:	1e83      	subs	r3, r0, #2
 8001266:	1936      	adds	r6, r6, r4
 8001268:	e60f      	b.n	8000e8a <__aeabi_ddiv+0x152>
 800126a:	428a      	cmp	r2, r1
 800126c:	d800      	bhi.n	8001270 <__aeabi_ddiv+0x538>
 800126e:	e5fa      	b.n	8000e66 <__aeabi_ddiv+0x12e>
 8001270:	1e83      	subs	r3, r0, #2
 8001272:	4698      	mov	r8, r3
 8001274:	1909      	adds	r1, r1, r4
 8001276:	e5f6      	b.n	8000e66 <__aeabi_ddiv+0x12e>
 8001278:	4b24      	ldr	r3, [pc, #144]	; (800130c <__aeabi_ddiv+0x5d4>)
 800127a:	0028      	movs	r0, r5
 800127c:	445b      	add	r3, fp
 800127e:	4641      	mov	r1, r8
 8001280:	409d      	lsls	r5, r3
 8001282:	4099      	lsls	r1, r3
 8001284:	40d0      	lsrs	r0, r2
 8001286:	1e6b      	subs	r3, r5, #1
 8001288:	419d      	sbcs	r5, r3
 800128a:	4643      	mov	r3, r8
 800128c:	4301      	orrs	r1, r0
 800128e:	4329      	orrs	r1, r5
 8001290:	40d3      	lsrs	r3, r2
 8001292:	074a      	lsls	r2, r1, #29
 8001294:	d100      	bne.n	8001298 <__aeabi_ddiv+0x560>
 8001296:	e755      	b.n	8001144 <__aeabi_ddiv+0x40c>
 8001298:	220f      	movs	r2, #15
 800129a:	400a      	ands	r2, r1
 800129c:	2a04      	cmp	r2, #4
 800129e:	d000      	beq.n	80012a2 <__aeabi_ddiv+0x56a>
 80012a0:	e74a      	b.n	8001138 <__aeabi_ddiv+0x400>
 80012a2:	e74f      	b.n	8001144 <__aeabi_ddiv+0x40c>
 80012a4:	0015      	movs	r5, r2
 80012a6:	4286      	cmp	r6, r0
 80012a8:	d000      	beq.n	80012ac <__aeabi_ddiv+0x574>
 80012aa:	e66d      	b.n	8000f88 <__aeabi_ddiv+0x250>
 80012ac:	9a00      	ldr	r2, [sp, #0]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d000      	beq.n	80012b4 <__aeabi_ddiv+0x57c>
 80012b2:	e669      	b.n	8000f88 <__aeabi_ddiv+0x250>
 80012b4:	e66a      	b.n	8000f8c <__aeabi_ddiv+0x254>
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <__aeabi_ddiv+0x5d8>)
 80012b8:	445b      	add	r3, fp
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	dc00      	bgt.n	80012c0 <__aeabi_ddiv+0x588>
 80012be:	e713      	b.n	80010e8 <__aeabi_ddiv+0x3b0>
 80012c0:	2501      	movs	r5, #1
 80012c2:	2100      	movs	r1, #0
 80012c4:	44a8      	add	r8, r5
 80012c6:	e66a      	b.n	8000f9e <__aeabi_ddiv+0x266>
 80012c8:	075d      	lsls	r5, r3, #29
 80012ca:	025b      	lsls	r3, r3, #9
 80012cc:	0b1a      	lsrs	r2, r3, #12
 80012ce:	08c9      	lsrs	r1, r1, #3
 80012d0:	2300      	movs	r3, #0
 80012d2:	430d      	orrs	r5, r1
 80012d4:	e587      	b.n	8000de6 <__aeabi_ddiv+0xae>
 80012d6:	9900      	ldr	r1, [sp, #0]
 80012d8:	3d02      	subs	r5, #2
 80012da:	004a      	lsls	r2, r1, #1
 80012dc:	428a      	cmp	r2, r1
 80012de:	41bf      	sbcs	r7, r7
 80012e0:	427f      	negs	r7, r7
 80012e2:	193f      	adds	r7, r7, r4
 80012e4:	19f6      	adds	r6, r6, r7
 80012e6:	9200      	str	r2, [sp, #0]
 80012e8:	e7dd      	b.n	80012a6 <__aeabi_ddiv+0x56e>
 80012ea:	2280      	movs	r2, #128	; 0x80
 80012ec:	4643      	mov	r3, r8
 80012ee:	0312      	lsls	r2, r2, #12
 80012f0:	431a      	orrs	r2, r3
 80012f2:	0312      	lsls	r2, r2, #12
 80012f4:	4b03      	ldr	r3, [pc, #12]	; (8001304 <__aeabi_ddiv+0x5cc>)
 80012f6:	0b12      	lsrs	r2, r2, #12
 80012f8:	e575      	b.n	8000de6 <__aeabi_ddiv+0xae>
 80012fa:	9900      	ldr	r1, [sp, #0]
 80012fc:	4299      	cmp	r1, r3
 80012fe:	d3ea      	bcc.n	80012d6 <__aeabi_ddiv+0x59e>
 8001300:	0015      	movs	r5, r2
 8001302:	e7d3      	b.n	80012ac <__aeabi_ddiv+0x574>
 8001304:	000007ff 	.word	0x000007ff
 8001308:	0000043e 	.word	0x0000043e
 800130c:	0000041e 	.word	0x0000041e
 8001310:	000003ff 	.word	0x000003ff

08001314 <__eqdf2>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	464e      	mov	r6, r9
 8001318:	4645      	mov	r5, r8
 800131a:	46de      	mov	lr, fp
 800131c:	4657      	mov	r7, sl
 800131e:	4690      	mov	r8, r2
 8001320:	b5e0      	push	{r5, r6, r7, lr}
 8001322:	0017      	movs	r7, r2
 8001324:	031a      	lsls	r2, r3, #12
 8001326:	0b12      	lsrs	r2, r2, #12
 8001328:	0005      	movs	r5, r0
 800132a:	4684      	mov	ip, r0
 800132c:	4819      	ldr	r0, [pc, #100]	; (8001394 <__eqdf2+0x80>)
 800132e:	030e      	lsls	r6, r1, #12
 8001330:	004c      	lsls	r4, r1, #1
 8001332:	4691      	mov	r9, r2
 8001334:	005a      	lsls	r2, r3, #1
 8001336:	0fdb      	lsrs	r3, r3, #31
 8001338:	469b      	mov	fp, r3
 800133a:	0b36      	lsrs	r6, r6, #12
 800133c:	0d64      	lsrs	r4, r4, #21
 800133e:	0fc9      	lsrs	r1, r1, #31
 8001340:	0d52      	lsrs	r2, r2, #21
 8001342:	4284      	cmp	r4, r0
 8001344:	d019      	beq.n	800137a <__eqdf2+0x66>
 8001346:	4282      	cmp	r2, r0
 8001348:	d010      	beq.n	800136c <__eqdf2+0x58>
 800134a:	2001      	movs	r0, #1
 800134c:	4294      	cmp	r4, r2
 800134e:	d10e      	bne.n	800136e <__eqdf2+0x5a>
 8001350:	454e      	cmp	r6, r9
 8001352:	d10c      	bne.n	800136e <__eqdf2+0x5a>
 8001354:	2001      	movs	r0, #1
 8001356:	45c4      	cmp	ip, r8
 8001358:	d109      	bne.n	800136e <__eqdf2+0x5a>
 800135a:	4559      	cmp	r1, fp
 800135c:	d017      	beq.n	800138e <__eqdf2+0x7a>
 800135e:	2c00      	cmp	r4, #0
 8001360:	d105      	bne.n	800136e <__eqdf2+0x5a>
 8001362:	0030      	movs	r0, r6
 8001364:	4328      	orrs	r0, r5
 8001366:	1e43      	subs	r3, r0, #1
 8001368:	4198      	sbcs	r0, r3
 800136a:	e000      	b.n	800136e <__eqdf2+0x5a>
 800136c:	2001      	movs	r0, #1
 800136e:	bcf0      	pop	{r4, r5, r6, r7}
 8001370:	46bb      	mov	fp, r7
 8001372:	46b2      	mov	sl, r6
 8001374:	46a9      	mov	r9, r5
 8001376:	46a0      	mov	r8, r4
 8001378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800137a:	0033      	movs	r3, r6
 800137c:	2001      	movs	r0, #1
 800137e:	432b      	orrs	r3, r5
 8001380:	d1f5      	bne.n	800136e <__eqdf2+0x5a>
 8001382:	42a2      	cmp	r2, r4
 8001384:	d1f3      	bne.n	800136e <__eqdf2+0x5a>
 8001386:	464b      	mov	r3, r9
 8001388:	433b      	orrs	r3, r7
 800138a:	d1f0      	bne.n	800136e <__eqdf2+0x5a>
 800138c:	e7e2      	b.n	8001354 <__eqdf2+0x40>
 800138e:	2000      	movs	r0, #0
 8001390:	e7ed      	b.n	800136e <__eqdf2+0x5a>
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	000007ff 	.word	0x000007ff

08001398 <__gedf2>:
 8001398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139a:	4647      	mov	r7, r8
 800139c:	46ce      	mov	lr, r9
 800139e:	0004      	movs	r4, r0
 80013a0:	0018      	movs	r0, r3
 80013a2:	0016      	movs	r6, r2
 80013a4:	031b      	lsls	r3, r3, #12
 80013a6:	0b1b      	lsrs	r3, r3, #12
 80013a8:	4d2d      	ldr	r5, [pc, #180]	; (8001460 <__gedf2+0xc8>)
 80013aa:	004a      	lsls	r2, r1, #1
 80013ac:	4699      	mov	r9, r3
 80013ae:	b580      	push	{r7, lr}
 80013b0:	0043      	lsls	r3, r0, #1
 80013b2:	030f      	lsls	r7, r1, #12
 80013b4:	46a4      	mov	ip, r4
 80013b6:	46b0      	mov	r8, r6
 80013b8:	0b3f      	lsrs	r7, r7, #12
 80013ba:	0d52      	lsrs	r2, r2, #21
 80013bc:	0fc9      	lsrs	r1, r1, #31
 80013be:	0d5b      	lsrs	r3, r3, #21
 80013c0:	0fc0      	lsrs	r0, r0, #31
 80013c2:	42aa      	cmp	r2, r5
 80013c4:	d021      	beq.n	800140a <__gedf2+0x72>
 80013c6:	42ab      	cmp	r3, r5
 80013c8:	d013      	beq.n	80013f2 <__gedf2+0x5a>
 80013ca:	2a00      	cmp	r2, #0
 80013cc:	d122      	bne.n	8001414 <__gedf2+0x7c>
 80013ce:	433c      	orrs	r4, r7
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d102      	bne.n	80013da <__gedf2+0x42>
 80013d4:	464d      	mov	r5, r9
 80013d6:	432e      	orrs	r6, r5
 80013d8:	d022      	beq.n	8001420 <__gedf2+0x88>
 80013da:	2c00      	cmp	r4, #0
 80013dc:	d010      	beq.n	8001400 <__gedf2+0x68>
 80013de:	4281      	cmp	r1, r0
 80013e0:	d022      	beq.n	8001428 <__gedf2+0x90>
 80013e2:	2002      	movs	r0, #2
 80013e4:	3901      	subs	r1, #1
 80013e6:	4008      	ands	r0, r1
 80013e8:	3801      	subs	r0, #1
 80013ea:	bcc0      	pop	{r6, r7}
 80013ec:	46b9      	mov	r9, r7
 80013ee:	46b0      	mov	r8, r6
 80013f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f2:	464d      	mov	r5, r9
 80013f4:	432e      	orrs	r6, r5
 80013f6:	d129      	bne.n	800144c <__gedf2+0xb4>
 80013f8:	2a00      	cmp	r2, #0
 80013fa:	d1f0      	bne.n	80013de <__gedf2+0x46>
 80013fc:	433c      	orrs	r4, r7
 80013fe:	d1ee      	bne.n	80013de <__gedf2+0x46>
 8001400:	2800      	cmp	r0, #0
 8001402:	d1f2      	bne.n	80013ea <__gedf2+0x52>
 8001404:	2001      	movs	r0, #1
 8001406:	4240      	negs	r0, r0
 8001408:	e7ef      	b.n	80013ea <__gedf2+0x52>
 800140a:	003d      	movs	r5, r7
 800140c:	4325      	orrs	r5, r4
 800140e:	d11d      	bne.n	800144c <__gedf2+0xb4>
 8001410:	4293      	cmp	r3, r2
 8001412:	d0ee      	beq.n	80013f2 <__gedf2+0x5a>
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1e2      	bne.n	80013de <__gedf2+0x46>
 8001418:	464c      	mov	r4, r9
 800141a:	4326      	orrs	r6, r4
 800141c:	d1df      	bne.n	80013de <__gedf2+0x46>
 800141e:	e7e0      	b.n	80013e2 <__gedf2+0x4a>
 8001420:	2000      	movs	r0, #0
 8001422:	2c00      	cmp	r4, #0
 8001424:	d0e1      	beq.n	80013ea <__gedf2+0x52>
 8001426:	e7dc      	b.n	80013e2 <__gedf2+0x4a>
 8001428:	429a      	cmp	r2, r3
 800142a:	dc0a      	bgt.n	8001442 <__gedf2+0xaa>
 800142c:	dbe8      	blt.n	8001400 <__gedf2+0x68>
 800142e:	454f      	cmp	r7, r9
 8001430:	d8d7      	bhi.n	80013e2 <__gedf2+0x4a>
 8001432:	d00e      	beq.n	8001452 <__gedf2+0xba>
 8001434:	2000      	movs	r0, #0
 8001436:	454f      	cmp	r7, r9
 8001438:	d2d7      	bcs.n	80013ea <__gedf2+0x52>
 800143a:	2900      	cmp	r1, #0
 800143c:	d0e2      	beq.n	8001404 <__gedf2+0x6c>
 800143e:	0008      	movs	r0, r1
 8001440:	e7d3      	b.n	80013ea <__gedf2+0x52>
 8001442:	4243      	negs	r3, r0
 8001444:	4158      	adcs	r0, r3
 8001446:	0040      	lsls	r0, r0, #1
 8001448:	3801      	subs	r0, #1
 800144a:	e7ce      	b.n	80013ea <__gedf2+0x52>
 800144c:	2002      	movs	r0, #2
 800144e:	4240      	negs	r0, r0
 8001450:	e7cb      	b.n	80013ea <__gedf2+0x52>
 8001452:	45c4      	cmp	ip, r8
 8001454:	d8c5      	bhi.n	80013e2 <__gedf2+0x4a>
 8001456:	2000      	movs	r0, #0
 8001458:	45c4      	cmp	ip, r8
 800145a:	d2c6      	bcs.n	80013ea <__gedf2+0x52>
 800145c:	e7ed      	b.n	800143a <__gedf2+0xa2>
 800145e:	46c0      	nop			; (mov r8, r8)
 8001460:	000007ff 	.word	0x000007ff

08001464 <__ledf2>:
 8001464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001466:	4647      	mov	r7, r8
 8001468:	46ce      	mov	lr, r9
 800146a:	0004      	movs	r4, r0
 800146c:	0018      	movs	r0, r3
 800146e:	0016      	movs	r6, r2
 8001470:	031b      	lsls	r3, r3, #12
 8001472:	0b1b      	lsrs	r3, r3, #12
 8001474:	4d2c      	ldr	r5, [pc, #176]	; (8001528 <__ledf2+0xc4>)
 8001476:	004a      	lsls	r2, r1, #1
 8001478:	4699      	mov	r9, r3
 800147a:	b580      	push	{r7, lr}
 800147c:	0043      	lsls	r3, r0, #1
 800147e:	030f      	lsls	r7, r1, #12
 8001480:	46a4      	mov	ip, r4
 8001482:	46b0      	mov	r8, r6
 8001484:	0b3f      	lsrs	r7, r7, #12
 8001486:	0d52      	lsrs	r2, r2, #21
 8001488:	0fc9      	lsrs	r1, r1, #31
 800148a:	0d5b      	lsrs	r3, r3, #21
 800148c:	0fc0      	lsrs	r0, r0, #31
 800148e:	42aa      	cmp	r2, r5
 8001490:	d00d      	beq.n	80014ae <__ledf2+0x4a>
 8001492:	42ab      	cmp	r3, r5
 8001494:	d010      	beq.n	80014b8 <__ledf2+0x54>
 8001496:	2a00      	cmp	r2, #0
 8001498:	d127      	bne.n	80014ea <__ledf2+0x86>
 800149a:	433c      	orrs	r4, r7
 800149c:	2b00      	cmp	r3, #0
 800149e:	d111      	bne.n	80014c4 <__ledf2+0x60>
 80014a0:	464d      	mov	r5, r9
 80014a2:	432e      	orrs	r6, r5
 80014a4:	d10e      	bne.n	80014c4 <__ledf2+0x60>
 80014a6:	2000      	movs	r0, #0
 80014a8:	2c00      	cmp	r4, #0
 80014aa:	d015      	beq.n	80014d8 <__ledf2+0x74>
 80014ac:	e00e      	b.n	80014cc <__ledf2+0x68>
 80014ae:	003d      	movs	r5, r7
 80014b0:	4325      	orrs	r5, r4
 80014b2:	d110      	bne.n	80014d6 <__ledf2+0x72>
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d118      	bne.n	80014ea <__ledf2+0x86>
 80014b8:	464d      	mov	r5, r9
 80014ba:	432e      	orrs	r6, r5
 80014bc:	d10b      	bne.n	80014d6 <__ledf2+0x72>
 80014be:	2a00      	cmp	r2, #0
 80014c0:	d102      	bne.n	80014c8 <__ledf2+0x64>
 80014c2:	433c      	orrs	r4, r7
 80014c4:	2c00      	cmp	r4, #0
 80014c6:	d00b      	beq.n	80014e0 <__ledf2+0x7c>
 80014c8:	4281      	cmp	r1, r0
 80014ca:	d014      	beq.n	80014f6 <__ledf2+0x92>
 80014cc:	2002      	movs	r0, #2
 80014ce:	3901      	subs	r1, #1
 80014d0:	4008      	ands	r0, r1
 80014d2:	3801      	subs	r0, #1
 80014d4:	e000      	b.n	80014d8 <__ledf2+0x74>
 80014d6:	2002      	movs	r0, #2
 80014d8:	bcc0      	pop	{r6, r7}
 80014da:	46b9      	mov	r9, r7
 80014dc:	46b0      	mov	r8, r6
 80014de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e0:	2800      	cmp	r0, #0
 80014e2:	d1f9      	bne.n	80014d8 <__ledf2+0x74>
 80014e4:	2001      	movs	r0, #1
 80014e6:	4240      	negs	r0, r0
 80014e8:	e7f6      	b.n	80014d8 <__ledf2+0x74>
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1ec      	bne.n	80014c8 <__ledf2+0x64>
 80014ee:	464c      	mov	r4, r9
 80014f0:	4326      	orrs	r6, r4
 80014f2:	d1e9      	bne.n	80014c8 <__ledf2+0x64>
 80014f4:	e7ea      	b.n	80014cc <__ledf2+0x68>
 80014f6:	429a      	cmp	r2, r3
 80014f8:	dd04      	ble.n	8001504 <__ledf2+0xa0>
 80014fa:	4243      	negs	r3, r0
 80014fc:	4158      	adcs	r0, r3
 80014fe:	0040      	lsls	r0, r0, #1
 8001500:	3801      	subs	r0, #1
 8001502:	e7e9      	b.n	80014d8 <__ledf2+0x74>
 8001504:	429a      	cmp	r2, r3
 8001506:	dbeb      	blt.n	80014e0 <__ledf2+0x7c>
 8001508:	454f      	cmp	r7, r9
 800150a:	d8df      	bhi.n	80014cc <__ledf2+0x68>
 800150c:	d006      	beq.n	800151c <__ledf2+0xb8>
 800150e:	2000      	movs	r0, #0
 8001510:	454f      	cmp	r7, r9
 8001512:	d2e1      	bcs.n	80014d8 <__ledf2+0x74>
 8001514:	2900      	cmp	r1, #0
 8001516:	d0e5      	beq.n	80014e4 <__ledf2+0x80>
 8001518:	0008      	movs	r0, r1
 800151a:	e7dd      	b.n	80014d8 <__ledf2+0x74>
 800151c:	45c4      	cmp	ip, r8
 800151e:	d8d5      	bhi.n	80014cc <__ledf2+0x68>
 8001520:	2000      	movs	r0, #0
 8001522:	45c4      	cmp	ip, r8
 8001524:	d2d8      	bcs.n	80014d8 <__ledf2+0x74>
 8001526:	e7f5      	b.n	8001514 <__ledf2+0xb0>
 8001528:	000007ff 	.word	0x000007ff

0800152c <__aeabi_dmul>:
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	4645      	mov	r5, r8
 8001530:	46de      	mov	lr, fp
 8001532:	4657      	mov	r7, sl
 8001534:	464e      	mov	r6, r9
 8001536:	b5e0      	push	{r5, r6, r7, lr}
 8001538:	001f      	movs	r7, r3
 800153a:	030b      	lsls	r3, r1, #12
 800153c:	0b1b      	lsrs	r3, r3, #12
 800153e:	469b      	mov	fp, r3
 8001540:	004d      	lsls	r5, r1, #1
 8001542:	0fcb      	lsrs	r3, r1, #31
 8001544:	0004      	movs	r4, r0
 8001546:	4691      	mov	r9, r2
 8001548:	4698      	mov	r8, r3
 800154a:	b087      	sub	sp, #28
 800154c:	0d6d      	lsrs	r5, r5, #21
 800154e:	d100      	bne.n	8001552 <__aeabi_dmul+0x26>
 8001550:	e1cd      	b.n	80018ee <__aeabi_dmul+0x3c2>
 8001552:	4bce      	ldr	r3, [pc, #824]	; (800188c <__aeabi_dmul+0x360>)
 8001554:	429d      	cmp	r5, r3
 8001556:	d100      	bne.n	800155a <__aeabi_dmul+0x2e>
 8001558:	e1e9      	b.n	800192e <__aeabi_dmul+0x402>
 800155a:	465a      	mov	r2, fp
 800155c:	0f43      	lsrs	r3, r0, #29
 800155e:	00d2      	lsls	r2, r2, #3
 8001560:	4313      	orrs	r3, r2
 8001562:	2280      	movs	r2, #128	; 0x80
 8001564:	0412      	lsls	r2, r2, #16
 8001566:	431a      	orrs	r2, r3
 8001568:	00c3      	lsls	r3, r0, #3
 800156a:	469a      	mov	sl, r3
 800156c:	4bc8      	ldr	r3, [pc, #800]	; (8001890 <__aeabi_dmul+0x364>)
 800156e:	4693      	mov	fp, r2
 8001570:	469c      	mov	ip, r3
 8001572:	2300      	movs	r3, #0
 8001574:	2600      	movs	r6, #0
 8001576:	4465      	add	r5, ip
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	033c      	lsls	r4, r7, #12
 800157c:	007b      	lsls	r3, r7, #1
 800157e:	4648      	mov	r0, r9
 8001580:	0b24      	lsrs	r4, r4, #12
 8001582:	0d5b      	lsrs	r3, r3, #21
 8001584:	0fff      	lsrs	r7, r7, #31
 8001586:	2b00      	cmp	r3, #0
 8001588:	d100      	bne.n	800158c <__aeabi_dmul+0x60>
 800158a:	e189      	b.n	80018a0 <__aeabi_dmul+0x374>
 800158c:	4abf      	ldr	r2, [pc, #764]	; (800188c <__aeabi_dmul+0x360>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d019      	beq.n	80015c6 <__aeabi_dmul+0x9a>
 8001592:	0f42      	lsrs	r2, r0, #29
 8001594:	00e4      	lsls	r4, r4, #3
 8001596:	4322      	orrs	r2, r4
 8001598:	2480      	movs	r4, #128	; 0x80
 800159a:	0424      	lsls	r4, r4, #16
 800159c:	4314      	orrs	r4, r2
 800159e:	4abc      	ldr	r2, [pc, #752]	; (8001890 <__aeabi_dmul+0x364>)
 80015a0:	2100      	movs	r1, #0
 80015a2:	4694      	mov	ip, r2
 80015a4:	4642      	mov	r2, r8
 80015a6:	4463      	add	r3, ip
 80015a8:	195b      	adds	r3, r3, r5
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	9b01      	ldr	r3, [sp, #4]
 80015ae:	407a      	eors	r2, r7
 80015b0:	3301      	adds	r3, #1
 80015b2:	00c0      	lsls	r0, r0, #3
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	9302      	str	r3, [sp, #8]
 80015b8:	2e0a      	cmp	r6, #10
 80015ba:	dd1c      	ble.n	80015f6 <__aeabi_dmul+0xca>
 80015bc:	003a      	movs	r2, r7
 80015be:	2e0b      	cmp	r6, #11
 80015c0:	d05e      	beq.n	8001680 <__aeabi_dmul+0x154>
 80015c2:	4647      	mov	r7, r8
 80015c4:	e056      	b.n	8001674 <__aeabi_dmul+0x148>
 80015c6:	4649      	mov	r1, r9
 80015c8:	4bb0      	ldr	r3, [pc, #704]	; (800188c <__aeabi_dmul+0x360>)
 80015ca:	4321      	orrs	r1, r4
 80015cc:	18eb      	adds	r3, r5, r3
 80015ce:	9301      	str	r3, [sp, #4]
 80015d0:	2900      	cmp	r1, #0
 80015d2:	d12a      	bne.n	800162a <__aeabi_dmul+0xfe>
 80015d4:	2080      	movs	r0, #128	; 0x80
 80015d6:	2202      	movs	r2, #2
 80015d8:	0100      	lsls	r0, r0, #4
 80015da:	002b      	movs	r3, r5
 80015dc:	4684      	mov	ip, r0
 80015de:	4316      	orrs	r6, r2
 80015e0:	4642      	mov	r2, r8
 80015e2:	4463      	add	r3, ip
 80015e4:	407a      	eors	r2, r7
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	2e0a      	cmp	r6, #10
 80015ec:	dd00      	ble.n	80015f0 <__aeabi_dmul+0xc4>
 80015ee:	e231      	b.n	8001a54 <__aeabi_dmul+0x528>
 80015f0:	2000      	movs	r0, #0
 80015f2:	2400      	movs	r4, #0
 80015f4:	2102      	movs	r1, #2
 80015f6:	2e02      	cmp	r6, #2
 80015f8:	dc26      	bgt.n	8001648 <__aeabi_dmul+0x11c>
 80015fa:	3e01      	subs	r6, #1
 80015fc:	2e01      	cmp	r6, #1
 80015fe:	d852      	bhi.n	80016a6 <__aeabi_dmul+0x17a>
 8001600:	2902      	cmp	r1, #2
 8001602:	d04c      	beq.n	800169e <__aeabi_dmul+0x172>
 8001604:	2901      	cmp	r1, #1
 8001606:	d000      	beq.n	800160a <__aeabi_dmul+0xde>
 8001608:	e118      	b.n	800183c <__aeabi_dmul+0x310>
 800160a:	2300      	movs	r3, #0
 800160c:	2400      	movs	r4, #0
 800160e:	2500      	movs	r5, #0
 8001610:	051b      	lsls	r3, r3, #20
 8001612:	4323      	orrs	r3, r4
 8001614:	07d2      	lsls	r2, r2, #31
 8001616:	4313      	orrs	r3, r2
 8001618:	0028      	movs	r0, r5
 800161a:	0019      	movs	r1, r3
 800161c:	b007      	add	sp, #28
 800161e:	bcf0      	pop	{r4, r5, r6, r7}
 8001620:	46bb      	mov	fp, r7
 8001622:	46b2      	mov	sl, r6
 8001624:	46a9      	mov	r9, r5
 8001626:	46a0      	mov	r8, r4
 8001628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162a:	2180      	movs	r1, #128	; 0x80
 800162c:	2203      	movs	r2, #3
 800162e:	0109      	lsls	r1, r1, #4
 8001630:	002b      	movs	r3, r5
 8001632:	468c      	mov	ip, r1
 8001634:	4316      	orrs	r6, r2
 8001636:	4642      	mov	r2, r8
 8001638:	4463      	add	r3, ip
 800163a:	407a      	eors	r2, r7
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	2e0a      	cmp	r6, #10
 8001642:	dd00      	ble.n	8001646 <__aeabi_dmul+0x11a>
 8001644:	e228      	b.n	8001a98 <__aeabi_dmul+0x56c>
 8001646:	2103      	movs	r1, #3
 8001648:	2501      	movs	r5, #1
 800164a:	40b5      	lsls	r5, r6
 800164c:	46ac      	mov	ip, r5
 800164e:	26a6      	movs	r6, #166	; 0xa6
 8001650:	4663      	mov	r3, ip
 8001652:	00f6      	lsls	r6, r6, #3
 8001654:	4035      	ands	r5, r6
 8001656:	4233      	tst	r3, r6
 8001658:	d10b      	bne.n	8001672 <__aeabi_dmul+0x146>
 800165a:	2690      	movs	r6, #144	; 0x90
 800165c:	00b6      	lsls	r6, r6, #2
 800165e:	4233      	tst	r3, r6
 8001660:	d118      	bne.n	8001694 <__aeabi_dmul+0x168>
 8001662:	3eb9      	subs	r6, #185	; 0xb9
 8001664:	3eff      	subs	r6, #255	; 0xff
 8001666:	421e      	tst	r6, r3
 8001668:	d01d      	beq.n	80016a6 <__aeabi_dmul+0x17a>
 800166a:	46a3      	mov	fp, r4
 800166c:	4682      	mov	sl, r0
 800166e:	9100      	str	r1, [sp, #0]
 8001670:	e000      	b.n	8001674 <__aeabi_dmul+0x148>
 8001672:	0017      	movs	r7, r2
 8001674:	9900      	ldr	r1, [sp, #0]
 8001676:	003a      	movs	r2, r7
 8001678:	2902      	cmp	r1, #2
 800167a:	d010      	beq.n	800169e <__aeabi_dmul+0x172>
 800167c:	465c      	mov	r4, fp
 800167e:	4650      	mov	r0, sl
 8001680:	2903      	cmp	r1, #3
 8001682:	d1bf      	bne.n	8001604 <__aeabi_dmul+0xd8>
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	031b      	lsls	r3, r3, #12
 8001688:	431c      	orrs	r4, r3
 800168a:	0324      	lsls	r4, r4, #12
 800168c:	0005      	movs	r5, r0
 800168e:	4b7f      	ldr	r3, [pc, #508]	; (800188c <__aeabi_dmul+0x360>)
 8001690:	0b24      	lsrs	r4, r4, #12
 8001692:	e7bd      	b.n	8001610 <__aeabi_dmul+0xe4>
 8001694:	2480      	movs	r4, #128	; 0x80
 8001696:	2200      	movs	r2, #0
 8001698:	4b7c      	ldr	r3, [pc, #496]	; (800188c <__aeabi_dmul+0x360>)
 800169a:	0324      	lsls	r4, r4, #12
 800169c:	e7b8      	b.n	8001610 <__aeabi_dmul+0xe4>
 800169e:	2400      	movs	r4, #0
 80016a0:	2500      	movs	r5, #0
 80016a2:	4b7a      	ldr	r3, [pc, #488]	; (800188c <__aeabi_dmul+0x360>)
 80016a4:	e7b4      	b.n	8001610 <__aeabi_dmul+0xe4>
 80016a6:	4653      	mov	r3, sl
 80016a8:	041e      	lsls	r6, r3, #16
 80016aa:	0c36      	lsrs	r6, r6, #16
 80016ac:	0c1f      	lsrs	r7, r3, #16
 80016ae:	0033      	movs	r3, r6
 80016b0:	0c01      	lsrs	r1, r0, #16
 80016b2:	0400      	lsls	r0, r0, #16
 80016b4:	0c00      	lsrs	r0, r0, #16
 80016b6:	4343      	muls	r3, r0
 80016b8:	4698      	mov	r8, r3
 80016ba:	0003      	movs	r3, r0
 80016bc:	437b      	muls	r3, r7
 80016be:	4699      	mov	r9, r3
 80016c0:	0033      	movs	r3, r6
 80016c2:	434b      	muls	r3, r1
 80016c4:	469c      	mov	ip, r3
 80016c6:	4643      	mov	r3, r8
 80016c8:	000d      	movs	r5, r1
 80016ca:	0c1b      	lsrs	r3, r3, #16
 80016cc:	469a      	mov	sl, r3
 80016ce:	437d      	muls	r5, r7
 80016d0:	44cc      	add	ip, r9
 80016d2:	44d4      	add	ip, sl
 80016d4:	9500      	str	r5, [sp, #0]
 80016d6:	45e1      	cmp	r9, ip
 80016d8:	d904      	bls.n	80016e4 <__aeabi_dmul+0x1b8>
 80016da:	2380      	movs	r3, #128	; 0x80
 80016dc:	025b      	lsls	r3, r3, #9
 80016de:	4699      	mov	r9, r3
 80016e0:	444d      	add	r5, r9
 80016e2:	9500      	str	r5, [sp, #0]
 80016e4:	4663      	mov	r3, ip
 80016e6:	0c1b      	lsrs	r3, r3, #16
 80016e8:	001d      	movs	r5, r3
 80016ea:	4663      	mov	r3, ip
 80016ec:	041b      	lsls	r3, r3, #16
 80016ee:	469c      	mov	ip, r3
 80016f0:	4643      	mov	r3, r8
 80016f2:	041b      	lsls	r3, r3, #16
 80016f4:	0c1b      	lsrs	r3, r3, #16
 80016f6:	4698      	mov	r8, r3
 80016f8:	4663      	mov	r3, ip
 80016fa:	4443      	add	r3, r8
 80016fc:	9303      	str	r3, [sp, #12]
 80016fe:	0c23      	lsrs	r3, r4, #16
 8001700:	4698      	mov	r8, r3
 8001702:	0033      	movs	r3, r6
 8001704:	0424      	lsls	r4, r4, #16
 8001706:	0c24      	lsrs	r4, r4, #16
 8001708:	4363      	muls	r3, r4
 800170a:	469c      	mov	ip, r3
 800170c:	0023      	movs	r3, r4
 800170e:	437b      	muls	r3, r7
 8001710:	4699      	mov	r9, r3
 8001712:	4643      	mov	r3, r8
 8001714:	435e      	muls	r6, r3
 8001716:	435f      	muls	r7, r3
 8001718:	444e      	add	r6, r9
 800171a:	4663      	mov	r3, ip
 800171c:	46b2      	mov	sl, r6
 800171e:	0c1e      	lsrs	r6, r3, #16
 8001720:	4456      	add	r6, sl
 8001722:	45b1      	cmp	r9, r6
 8001724:	d903      	bls.n	800172e <__aeabi_dmul+0x202>
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	025b      	lsls	r3, r3, #9
 800172a:	4699      	mov	r9, r3
 800172c:	444f      	add	r7, r9
 800172e:	0c33      	lsrs	r3, r6, #16
 8001730:	4699      	mov	r9, r3
 8001732:	003b      	movs	r3, r7
 8001734:	444b      	add	r3, r9
 8001736:	9305      	str	r3, [sp, #20]
 8001738:	4663      	mov	r3, ip
 800173a:	46ac      	mov	ip, r5
 800173c:	041f      	lsls	r7, r3, #16
 800173e:	0c3f      	lsrs	r7, r7, #16
 8001740:	0436      	lsls	r6, r6, #16
 8001742:	19f6      	adds	r6, r6, r7
 8001744:	44b4      	add	ip, r6
 8001746:	4663      	mov	r3, ip
 8001748:	9304      	str	r3, [sp, #16]
 800174a:	465b      	mov	r3, fp
 800174c:	0c1b      	lsrs	r3, r3, #16
 800174e:	469c      	mov	ip, r3
 8001750:	465b      	mov	r3, fp
 8001752:	041f      	lsls	r7, r3, #16
 8001754:	0c3f      	lsrs	r7, r7, #16
 8001756:	003b      	movs	r3, r7
 8001758:	4343      	muls	r3, r0
 800175a:	4699      	mov	r9, r3
 800175c:	4663      	mov	r3, ip
 800175e:	4343      	muls	r3, r0
 8001760:	469a      	mov	sl, r3
 8001762:	464b      	mov	r3, r9
 8001764:	4660      	mov	r0, ip
 8001766:	0c1b      	lsrs	r3, r3, #16
 8001768:	469b      	mov	fp, r3
 800176a:	4348      	muls	r0, r1
 800176c:	4379      	muls	r1, r7
 800176e:	4451      	add	r1, sl
 8001770:	4459      	add	r1, fp
 8001772:	458a      	cmp	sl, r1
 8001774:	d903      	bls.n	800177e <__aeabi_dmul+0x252>
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	025b      	lsls	r3, r3, #9
 800177a:	469a      	mov	sl, r3
 800177c:	4450      	add	r0, sl
 800177e:	0c0b      	lsrs	r3, r1, #16
 8001780:	469a      	mov	sl, r3
 8001782:	464b      	mov	r3, r9
 8001784:	041b      	lsls	r3, r3, #16
 8001786:	0c1b      	lsrs	r3, r3, #16
 8001788:	4699      	mov	r9, r3
 800178a:	003b      	movs	r3, r7
 800178c:	4363      	muls	r3, r4
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	4645      	mov	r5, r8
 8001792:	4449      	add	r1, r9
 8001794:	4699      	mov	r9, r3
 8001796:	4663      	mov	r3, ip
 8001798:	435c      	muls	r4, r3
 800179a:	436b      	muls	r3, r5
 800179c:	469c      	mov	ip, r3
 800179e:	464b      	mov	r3, r9
 80017a0:	0c1b      	lsrs	r3, r3, #16
 80017a2:	4698      	mov	r8, r3
 80017a4:	436f      	muls	r7, r5
 80017a6:	193f      	adds	r7, r7, r4
 80017a8:	4447      	add	r7, r8
 80017aa:	4450      	add	r0, sl
 80017ac:	42bc      	cmp	r4, r7
 80017ae:	d903      	bls.n	80017b8 <__aeabi_dmul+0x28c>
 80017b0:	2380      	movs	r3, #128	; 0x80
 80017b2:	025b      	lsls	r3, r3, #9
 80017b4:	4698      	mov	r8, r3
 80017b6:	44c4      	add	ip, r8
 80017b8:	9b04      	ldr	r3, [sp, #16]
 80017ba:	9d00      	ldr	r5, [sp, #0]
 80017bc:	4698      	mov	r8, r3
 80017be:	4445      	add	r5, r8
 80017c0:	42b5      	cmp	r5, r6
 80017c2:	41b6      	sbcs	r6, r6
 80017c4:	4273      	negs	r3, r6
 80017c6:	4698      	mov	r8, r3
 80017c8:	464b      	mov	r3, r9
 80017ca:	041e      	lsls	r6, r3, #16
 80017cc:	9b05      	ldr	r3, [sp, #20]
 80017ce:	043c      	lsls	r4, r7, #16
 80017d0:	4699      	mov	r9, r3
 80017d2:	0c36      	lsrs	r6, r6, #16
 80017d4:	19a4      	adds	r4, r4, r6
 80017d6:	444c      	add	r4, r9
 80017d8:	46a1      	mov	r9, r4
 80017da:	4683      	mov	fp, r0
 80017dc:	186e      	adds	r6, r5, r1
 80017de:	44c1      	add	r9, r8
 80017e0:	428e      	cmp	r6, r1
 80017e2:	4189      	sbcs	r1, r1
 80017e4:	44cb      	add	fp, r9
 80017e6:	465d      	mov	r5, fp
 80017e8:	4249      	negs	r1, r1
 80017ea:	186d      	adds	r5, r5, r1
 80017ec:	429c      	cmp	r4, r3
 80017ee:	41a4      	sbcs	r4, r4
 80017f0:	45c1      	cmp	r9, r8
 80017f2:	419b      	sbcs	r3, r3
 80017f4:	4583      	cmp	fp, r0
 80017f6:	4180      	sbcs	r0, r0
 80017f8:	428d      	cmp	r5, r1
 80017fa:	4189      	sbcs	r1, r1
 80017fc:	425b      	negs	r3, r3
 80017fe:	4264      	negs	r4, r4
 8001800:	431c      	orrs	r4, r3
 8001802:	4240      	negs	r0, r0
 8001804:	9b03      	ldr	r3, [sp, #12]
 8001806:	4249      	negs	r1, r1
 8001808:	4301      	orrs	r1, r0
 800180a:	0270      	lsls	r0, r6, #9
 800180c:	0c3f      	lsrs	r7, r7, #16
 800180e:	4318      	orrs	r0, r3
 8001810:	19e4      	adds	r4, r4, r7
 8001812:	1e47      	subs	r7, r0, #1
 8001814:	41b8      	sbcs	r0, r7
 8001816:	1864      	adds	r4, r4, r1
 8001818:	4464      	add	r4, ip
 800181a:	0df6      	lsrs	r6, r6, #23
 800181c:	0261      	lsls	r1, r4, #9
 800181e:	4330      	orrs	r0, r6
 8001820:	0dec      	lsrs	r4, r5, #23
 8001822:	026e      	lsls	r6, r5, #9
 8001824:	430c      	orrs	r4, r1
 8001826:	4330      	orrs	r0, r6
 8001828:	01c9      	lsls	r1, r1, #7
 800182a:	d400      	bmi.n	800182e <__aeabi_dmul+0x302>
 800182c:	e0f1      	b.n	8001a12 <__aeabi_dmul+0x4e6>
 800182e:	2101      	movs	r1, #1
 8001830:	0843      	lsrs	r3, r0, #1
 8001832:	4001      	ands	r1, r0
 8001834:	430b      	orrs	r3, r1
 8001836:	07e0      	lsls	r0, r4, #31
 8001838:	4318      	orrs	r0, r3
 800183a:	0864      	lsrs	r4, r4, #1
 800183c:	4915      	ldr	r1, [pc, #84]	; (8001894 <__aeabi_dmul+0x368>)
 800183e:	9b02      	ldr	r3, [sp, #8]
 8001840:	468c      	mov	ip, r1
 8001842:	4463      	add	r3, ip
 8001844:	2b00      	cmp	r3, #0
 8001846:	dc00      	bgt.n	800184a <__aeabi_dmul+0x31e>
 8001848:	e097      	b.n	800197a <__aeabi_dmul+0x44e>
 800184a:	0741      	lsls	r1, r0, #29
 800184c:	d009      	beq.n	8001862 <__aeabi_dmul+0x336>
 800184e:	210f      	movs	r1, #15
 8001850:	4001      	ands	r1, r0
 8001852:	2904      	cmp	r1, #4
 8001854:	d005      	beq.n	8001862 <__aeabi_dmul+0x336>
 8001856:	1d01      	adds	r1, r0, #4
 8001858:	4281      	cmp	r1, r0
 800185a:	4180      	sbcs	r0, r0
 800185c:	4240      	negs	r0, r0
 800185e:	1824      	adds	r4, r4, r0
 8001860:	0008      	movs	r0, r1
 8001862:	01e1      	lsls	r1, r4, #7
 8001864:	d506      	bpl.n	8001874 <__aeabi_dmul+0x348>
 8001866:	2180      	movs	r1, #128	; 0x80
 8001868:	00c9      	lsls	r1, r1, #3
 800186a:	468c      	mov	ip, r1
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <__aeabi_dmul+0x36c>)
 800186e:	401c      	ands	r4, r3
 8001870:	9b02      	ldr	r3, [sp, #8]
 8001872:	4463      	add	r3, ip
 8001874:	4909      	ldr	r1, [pc, #36]	; (800189c <__aeabi_dmul+0x370>)
 8001876:	428b      	cmp	r3, r1
 8001878:	dd00      	ble.n	800187c <__aeabi_dmul+0x350>
 800187a:	e710      	b.n	800169e <__aeabi_dmul+0x172>
 800187c:	0761      	lsls	r1, r4, #29
 800187e:	08c5      	lsrs	r5, r0, #3
 8001880:	0264      	lsls	r4, r4, #9
 8001882:	055b      	lsls	r3, r3, #21
 8001884:	430d      	orrs	r5, r1
 8001886:	0b24      	lsrs	r4, r4, #12
 8001888:	0d5b      	lsrs	r3, r3, #21
 800188a:	e6c1      	b.n	8001610 <__aeabi_dmul+0xe4>
 800188c:	000007ff 	.word	0x000007ff
 8001890:	fffffc01 	.word	0xfffffc01
 8001894:	000003ff 	.word	0x000003ff
 8001898:	feffffff 	.word	0xfeffffff
 800189c:	000007fe 	.word	0x000007fe
 80018a0:	464b      	mov	r3, r9
 80018a2:	4323      	orrs	r3, r4
 80018a4:	d059      	beq.n	800195a <__aeabi_dmul+0x42e>
 80018a6:	2c00      	cmp	r4, #0
 80018a8:	d100      	bne.n	80018ac <__aeabi_dmul+0x380>
 80018aa:	e0a3      	b.n	80019f4 <__aeabi_dmul+0x4c8>
 80018ac:	0020      	movs	r0, r4
 80018ae:	f000 fdb1 	bl	8002414 <__clzsi2>
 80018b2:	0001      	movs	r1, r0
 80018b4:	0003      	movs	r3, r0
 80018b6:	390b      	subs	r1, #11
 80018b8:	221d      	movs	r2, #29
 80018ba:	1a52      	subs	r2, r2, r1
 80018bc:	4649      	mov	r1, r9
 80018be:	0018      	movs	r0, r3
 80018c0:	40d1      	lsrs	r1, r2
 80018c2:	464a      	mov	r2, r9
 80018c4:	3808      	subs	r0, #8
 80018c6:	4082      	lsls	r2, r0
 80018c8:	4084      	lsls	r4, r0
 80018ca:	0010      	movs	r0, r2
 80018cc:	430c      	orrs	r4, r1
 80018ce:	4a74      	ldr	r2, [pc, #464]	; (8001aa0 <__aeabi_dmul+0x574>)
 80018d0:	1aeb      	subs	r3, r5, r3
 80018d2:	4694      	mov	ip, r2
 80018d4:	4642      	mov	r2, r8
 80018d6:	4463      	add	r3, ip
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	9b01      	ldr	r3, [sp, #4]
 80018dc:	407a      	eors	r2, r7
 80018de:	3301      	adds	r3, #1
 80018e0:	2100      	movs	r1, #0
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	9302      	str	r3, [sp, #8]
 80018e6:	2e0a      	cmp	r6, #10
 80018e8:	dd00      	ble.n	80018ec <__aeabi_dmul+0x3c0>
 80018ea:	e667      	b.n	80015bc <__aeabi_dmul+0x90>
 80018ec:	e683      	b.n	80015f6 <__aeabi_dmul+0xca>
 80018ee:	465b      	mov	r3, fp
 80018f0:	4303      	orrs	r3, r0
 80018f2:	469a      	mov	sl, r3
 80018f4:	d02a      	beq.n	800194c <__aeabi_dmul+0x420>
 80018f6:	465b      	mov	r3, fp
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d06d      	beq.n	80019d8 <__aeabi_dmul+0x4ac>
 80018fc:	4658      	mov	r0, fp
 80018fe:	f000 fd89 	bl	8002414 <__clzsi2>
 8001902:	0001      	movs	r1, r0
 8001904:	0003      	movs	r3, r0
 8001906:	390b      	subs	r1, #11
 8001908:	221d      	movs	r2, #29
 800190a:	1a52      	subs	r2, r2, r1
 800190c:	0021      	movs	r1, r4
 800190e:	0018      	movs	r0, r3
 8001910:	465d      	mov	r5, fp
 8001912:	40d1      	lsrs	r1, r2
 8001914:	3808      	subs	r0, #8
 8001916:	4085      	lsls	r5, r0
 8001918:	000a      	movs	r2, r1
 800191a:	4084      	lsls	r4, r0
 800191c:	432a      	orrs	r2, r5
 800191e:	4693      	mov	fp, r2
 8001920:	46a2      	mov	sl, r4
 8001922:	4d5f      	ldr	r5, [pc, #380]	; (8001aa0 <__aeabi_dmul+0x574>)
 8001924:	2600      	movs	r6, #0
 8001926:	1aed      	subs	r5, r5, r3
 8001928:	2300      	movs	r3, #0
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	e625      	b.n	800157a <__aeabi_dmul+0x4e>
 800192e:	465b      	mov	r3, fp
 8001930:	4303      	orrs	r3, r0
 8001932:	469a      	mov	sl, r3
 8001934:	d105      	bne.n	8001942 <__aeabi_dmul+0x416>
 8001936:	2300      	movs	r3, #0
 8001938:	469b      	mov	fp, r3
 800193a:	3302      	adds	r3, #2
 800193c:	2608      	movs	r6, #8
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	e61b      	b.n	800157a <__aeabi_dmul+0x4e>
 8001942:	2303      	movs	r3, #3
 8001944:	4682      	mov	sl, r0
 8001946:	260c      	movs	r6, #12
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	e616      	b.n	800157a <__aeabi_dmul+0x4e>
 800194c:	2300      	movs	r3, #0
 800194e:	469b      	mov	fp, r3
 8001950:	3301      	adds	r3, #1
 8001952:	2604      	movs	r6, #4
 8001954:	2500      	movs	r5, #0
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	e60f      	b.n	800157a <__aeabi_dmul+0x4e>
 800195a:	4642      	mov	r2, r8
 800195c:	3301      	adds	r3, #1
 800195e:	9501      	str	r5, [sp, #4]
 8001960:	431e      	orrs	r6, r3
 8001962:	9b01      	ldr	r3, [sp, #4]
 8001964:	407a      	eors	r2, r7
 8001966:	3301      	adds	r3, #1
 8001968:	2400      	movs	r4, #0
 800196a:	2000      	movs	r0, #0
 800196c:	2101      	movs	r1, #1
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	9302      	str	r3, [sp, #8]
 8001972:	2e0a      	cmp	r6, #10
 8001974:	dd00      	ble.n	8001978 <__aeabi_dmul+0x44c>
 8001976:	e621      	b.n	80015bc <__aeabi_dmul+0x90>
 8001978:	e63d      	b.n	80015f6 <__aeabi_dmul+0xca>
 800197a:	2101      	movs	r1, #1
 800197c:	1ac9      	subs	r1, r1, r3
 800197e:	2938      	cmp	r1, #56	; 0x38
 8001980:	dd00      	ble.n	8001984 <__aeabi_dmul+0x458>
 8001982:	e642      	b.n	800160a <__aeabi_dmul+0xde>
 8001984:	291f      	cmp	r1, #31
 8001986:	dd47      	ble.n	8001a18 <__aeabi_dmul+0x4ec>
 8001988:	261f      	movs	r6, #31
 800198a:	0025      	movs	r5, r4
 800198c:	4276      	negs	r6, r6
 800198e:	1af3      	subs	r3, r6, r3
 8001990:	40dd      	lsrs	r5, r3
 8001992:	002b      	movs	r3, r5
 8001994:	2920      	cmp	r1, #32
 8001996:	d005      	beq.n	80019a4 <__aeabi_dmul+0x478>
 8001998:	4942      	ldr	r1, [pc, #264]	; (8001aa4 <__aeabi_dmul+0x578>)
 800199a:	9d02      	ldr	r5, [sp, #8]
 800199c:	468c      	mov	ip, r1
 800199e:	4465      	add	r5, ip
 80019a0:	40ac      	lsls	r4, r5
 80019a2:	4320      	orrs	r0, r4
 80019a4:	1e41      	subs	r1, r0, #1
 80019a6:	4188      	sbcs	r0, r1
 80019a8:	4318      	orrs	r0, r3
 80019aa:	2307      	movs	r3, #7
 80019ac:	001d      	movs	r5, r3
 80019ae:	2400      	movs	r4, #0
 80019b0:	4005      	ands	r5, r0
 80019b2:	4203      	tst	r3, r0
 80019b4:	d04a      	beq.n	8001a4c <__aeabi_dmul+0x520>
 80019b6:	230f      	movs	r3, #15
 80019b8:	2400      	movs	r4, #0
 80019ba:	4003      	ands	r3, r0
 80019bc:	2b04      	cmp	r3, #4
 80019be:	d042      	beq.n	8001a46 <__aeabi_dmul+0x51a>
 80019c0:	1d03      	adds	r3, r0, #4
 80019c2:	4283      	cmp	r3, r0
 80019c4:	4180      	sbcs	r0, r0
 80019c6:	4240      	negs	r0, r0
 80019c8:	1824      	adds	r4, r4, r0
 80019ca:	0018      	movs	r0, r3
 80019cc:	0223      	lsls	r3, r4, #8
 80019ce:	d53a      	bpl.n	8001a46 <__aeabi_dmul+0x51a>
 80019d0:	2301      	movs	r3, #1
 80019d2:	2400      	movs	r4, #0
 80019d4:	2500      	movs	r5, #0
 80019d6:	e61b      	b.n	8001610 <__aeabi_dmul+0xe4>
 80019d8:	f000 fd1c 	bl	8002414 <__clzsi2>
 80019dc:	0001      	movs	r1, r0
 80019de:	0003      	movs	r3, r0
 80019e0:	3115      	adds	r1, #21
 80019e2:	3320      	adds	r3, #32
 80019e4:	291c      	cmp	r1, #28
 80019e6:	dd8f      	ble.n	8001908 <__aeabi_dmul+0x3dc>
 80019e8:	3808      	subs	r0, #8
 80019ea:	2200      	movs	r2, #0
 80019ec:	4084      	lsls	r4, r0
 80019ee:	4692      	mov	sl, r2
 80019f0:	46a3      	mov	fp, r4
 80019f2:	e796      	b.n	8001922 <__aeabi_dmul+0x3f6>
 80019f4:	f000 fd0e 	bl	8002414 <__clzsi2>
 80019f8:	0001      	movs	r1, r0
 80019fa:	0003      	movs	r3, r0
 80019fc:	3115      	adds	r1, #21
 80019fe:	3320      	adds	r3, #32
 8001a00:	291c      	cmp	r1, #28
 8001a02:	dc00      	bgt.n	8001a06 <__aeabi_dmul+0x4da>
 8001a04:	e758      	b.n	80018b8 <__aeabi_dmul+0x38c>
 8001a06:	0002      	movs	r2, r0
 8001a08:	464c      	mov	r4, r9
 8001a0a:	3a08      	subs	r2, #8
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	4094      	lsls	r4, r2
 8001a10:	e75d      	b.n	80018ce <__aeabi_dmul+0x3a2>
 8001a12:	9b01      	ldr	r3, [sp, #4]
 8001a14:	9302      	str	r3, [sp, #8]
 8001a16:	e711      	b.n	800183c <__aeabi_dmul+0x310>
 8001a18:	4b23      	ldr	r3, [pc, #140]	; (8001aa8 <__aeabi_dmul+0x57c>)
 8001a1a:	0026      	movs	r6, r4
 8001a1c:	469c      	mov	ip, r3
 8001a1e:	0003      	movs	r3, r0
 8001a20:	9d02      	ldr	r5, [sp, #8]
 8001a22:	40cb      	lsrs	r3, r1
 8001a24:	4465      	add	r5, ip
 8001a26:	40ae      	lsls	r6, r5
 8001a28:	431e      	orrs	r6, r3
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	40ab      	lsls	r3, r5
 8001a2e:	1e58      	subs	r0, r3, #1
 8001a30:	4183      	sbcs	r3, r0
 8001a32:	0030      	movs	r0, r6
 8001a34:	4318      	orrs	r0, r3
 8001a36:	40cc      	lsrs	r4, r1
 8001a38:	0743      	lsls	r3, r0, #29
 8001a3a:	d0c7      	beq.n	80019cc <__aeabi_dmul+0x4a0>
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	4003      	ands	r3, r0
 8001a40:	2b04      	cmp	r3, #4
 8001a42:	d1bd      	bne.n	80019c0 <__aeabi_dmul+0x494>
 8001a44:	e7c2      	b.n	80019cc <__aeabi_dmul+0x4a0>
 8001a46:	0765      	lsls	r5, r4, #29
 8001a48:	0264      	lsls	r4, r4, #9
 8001a4a:	0b24      	lsrs	r4, r4, #12
 8001a4c:	08c0      	lsrs	r0, r0, #3
 8001a4e:	2300      	movs	r3, #0
 8001a50:	4305      	orrs	r5, r0
 8001a52:	e5dd      	b.n	8001610 <__aeabi_dmul+0xe4>
 8001a54:	2500      	movs	r5, #0
 8001a56:	2302      	movs	r3, #2
 8001a58:	2e0f      	cmp	r6, #15
 8001a5a:	d10c      	bne.n	8001a76 <__aeabi_dmul+0x54a>
 8001a5c:	2480      	movs	r4, #128	; 0x80
 8001a5e:	465b      	mov	r3, fp
 8001a60:	0324      	lsls	r4, r4, #12
 8001a62:	4223      	tst	r3, r4
 8001a64:	d00e      	beq.n	8001a84 <__aeabi_dmul+0x558>
 8001a66:	4221      	tst	r1, r4
 8001a68:	d10c      	bne.n	8001a84 <__aeabi_dmul+0x558>
 8001a6a:	430c      	orrs	r4, r1
 8001a6c:	0324      	lsls	r4, r4, #12
 8001a6e:	003a      	movs	r2, r7
 8001a70:	4b0e      	ldr	r3, [pc, #56]	; (8001aac <__aeabi_dmul+0x580>)
 8001a72:	0b24      	lsrs	r4, r4, #12
 8001a74:	e5cc      	b.n	8001610 <__aeabi_dmul+0xe4>
 8001a76:	2e0b      	cmp	r6, #11
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dmul+0x550>
 8001a7a:	e5a2      	b.n	80015c2 <__aeabi_dmul+0x96>
 8001a7c:	468b      	mov	fp, r1
 8001a7e:	46aa      	mov	sl, r5
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	e5f7      	b.n	8001674 <__aeabi_dmul+0x148>
 8001a84:	2480      	movs	r4, #128	; 0x80
 8001a86:	465b      	mov	r3, fp
 8001a88:	0324      	lsls	r4, r4, #12
 8001a8a:	431c      	orrs	r4, r3
 8001a8c:	0324      	lsls	r4, r4, #12
 8001a8e:	4642      	mov	r2, r8
 8001a90:	4655      	mov	r5, sl
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <__aeabi_dmul+0x580>)
 8001a94:	0b24      	lsrs	r4, r4, #12
 8001a96:	e5bb      	b.n	8001610 <__aeabi_dmul+0xe4>
 8001a98:	464d      	mov	r5, r9
 8001a9a:	0021      	movs	r1, r4
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e7db      	b.n	8001a58 <__aeabi_dmul+0x52c>
 8001aa0:	fffffc0d 	.word	0xfffffc0d
 8001aa4:	0000043e 	.word	0x0000043e
 8001aa8:	0000041e 	.word	0x0000041e
 8001aac:	000007ff 	.word	0x000007ff

08001ab0 <__aeabi_dsub>:
 8001ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	464e      	mov	r6, r9
 8001ab6:	4645      	mov	r5, r8
 8001ab8:	46de      	mov	lr, fp
 8001aba:	b5e0      	push	{r5, r6, r7, lr}
 8001abc:	000d      	movs	r5, r1
 8001abe:	0004      	movs	r4, r0
 8001ac0:	0019      	movs	r1, r3
 8001ac2:	0010      	movs	r0, r2
 8001ac4:	032b      	lsls	r3, r5, #12
 8001ac6:	0a5b      	lsrs	r3, r3, #9
 8001ac8:	0f62      	lsrs	r2, r4, #29
 8001aca:	431a      	orrs	r2, r3
 8001acc:	00e3      	lsls	r3, r4, #3
 8001ace:	030c      	lsls	r4, r1, #12
 8001ad0:	0a64      	lsrs	r4, r4, #9
 8001ad2:	0f47      	lsrs	r7, r0, #29
 8001ad4:	4327      	orrs	r7, r4
 8001ad6:	4cd0      	ldr	r4, [pc, #832]	; (8001e18 <__aeabi_dsub+0x368>)
 8001ad8:	006e      	lsls	r6, r5, #1
 8001ada:	4691      	mov	r9, r2
 8001adc:	b083      	sub	sp, #12
 8001ade:	004a      	lsls	r2, r1, #1
 8001ae0:	00c0      	lsls	r0, r0, #3
 8001ae2:	4698      	mov	r8, r3
 8001ae4:	46a2      	mov	sl, r4
 8001ae6:	0d76      	lsrs	r6, r6, #21
 8001ae8:	0fed      	lsrs	r5, r5, #31
 8001aea:	0d52      	lsrs	r2, r2, #21
 8001aec:	0fc9      	lsrs	r1, r1, #31
 8001aee:	9001      	str	r0, [sp, #4]
 8001af0:	42a2      	cmp	r2, r4
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dsub+0x46>
 8001af4:	e0b9      	b.n	8001c6a <__aeabi_dsub+0x1ba>
 8001af6:	2401      	movs	r4, #1
 8001af8:	4061      	eors	r1, r4
 8001afa:	468b      	mov	fp, r1
 8001afc:	428d      	cmp	r5, r1
 8001afe:	d100      	bne.n	8001b02 <__aeabi_dsub+0x52>
 8001b00:	e08d      	b.n	8001c1e <__aeabi_dsub+0x16e>
 8001b02:	1ab4      	subs	r4, r6, r2
 8001b04:	46a4      	mov	ip, r4
 8001b06:	2c00      	cmp	r4, #0
 8001b08:	dc00      	bgt.n	8001b0c <__aeabi_dsub+0x5c>
 8001b0a:	e0b7      	b.n	8001c7c <__aeabi_dsub+0x1cc>
 8001b0c:	2a00      	cmp	r2, #0
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x62>
 8001b10:	e0cb      	b.n	8001caa <__aeabi_dsub+0x1fa>
 8001b12:	4ac1      	ldr	r2, [pc, #772]	; (8001e18 <__aeabi_dsub+0x368>)
 8001b14:	4296      	cmp	r6, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dsub+0x6a>
 8001b18:	e186      	b.n	8001e28 <__aeabi_dsub+0x378>
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	0412      	lsls	r2, r2, #16
 8001b1e:	4317      	orrs	r7, r2
 8001b20:	4662      	mov	r2, ip
 8001b22:	2a38      	cmp	r2, #56	; 0x38
 8001b24:	dd00      	ble.n	8001b28 <__aeabi_dsub+0x78>
 8001b26:	e1a4      	b.n	8001e72 <__aeabi_dsub+0x3c2>
 8001b28:	2a1f      	cmp	r2, #31
 8001b2a:	dd00      	ble.n	8001b2e <__aeabi_dsub+0x7e>
 8001b2c:	e21d      	b.n	8001f6a <__aeabi_dsub+0x4ba>
 8001b2e:	4661      	mov	r1, ip
 8001b30:	2220      	movs	r2, #32
 8001b32:	003c      	movs	r4, r7
 8001b34:	1a52      	subs	r2, r2, r1
 8001b36:	0001      	movs	r1, r0
 8001b38:	4090      	lsls	r0, r2
 8001b3a:	4094      	lsls	r4, r2
 8001b3c:	1e42      	subs	r2, r0, #1
 8001b3e:	4190      	sbcs	r0, r2
 8001b40:	4662      	mov	r2, ip
 8001b42:	46a0      	mov	r8, r4
 8001b44:	4664      	mov	r4, ip
 8001b46:	40d7      	lsrs	r7, r2
 8001b48:	464a      	mov	r2, r9
 8001b4a:	40e1      	lsrs	r1, r4
 8001b4c:	4644      	mov	r4, r8
 8001b4e:	1bd2      	subs	r2, r2, r7
 8001b50:	4691      	mov	r9, r2
 8001b52:	430c      	orrs	r4, r1
 8001b54:	4304      	orrs	r4, r0
 8001b56:	1b1c      	subs	r4, r3, r4
 8001b58:	42a3      	cmp	r3, r4
 8001b5a:	4192      	sbcs	r2, r2
 8001b5c:	464b      	mov	r3, r9
 8001b5e:	4252      	negs	r2, r2
 8001b60:	1a9b      	subs	r3, r3, r2
 8001b62:	469a      	mov	sl, r3
 8001b64:	4653      	mov	r3, sl
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	d400      	bmi.n	8001b6c <__aeabi_dsub+0xbc>
 8001b6a:	e12b      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8001b6c:	4653      	mov	r3, sl
 8001b6e:	025a      	lsls	r2, r3, #9
 8001b70:	0a53      	lsrs	r3, r2, #9
 8001b72:	469a      	mov	sl, r3
 8001b74:	4653      	mov	r3, sl
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d100      	bne.n	8001b7c <__aeabi_dsub+0xcc>
 8001b7a:	e166      	b.n	8001e4a <__aeabi_dsub+0x39a>
 8001b7c:	4650      	mov	r0, sl
 8001b7e:	f000 fc49 	bl	8002414 <__clzsi2>
 8001b82:	0003      	movs	r3, r0
 8001b84:	3b08      	subs	r3, #8
 8001b86:	2220      	movs	r2, #32
 8001b88:	0020      	movs	r0, r4
 8001b8a:	1ad2      	subs	r2, r2, r3
 8001b8c:	4651      	mov	r1, sl
 8001b8e:	40d0      	lsrs	r0, r2
 8001b90:	4099      	lsls	r1, r3
 8001b92:	0002      	movs	r2, r0
 8001b94:	409c      	lsls	r4, r3
 8001b96:	430a      	orrs	r2, r1
 8001b98:	429e      	cmp	r6, r3
 8001b9a:	dd00      	ble.n	8001b9e <__aeabi_dsub+0xee>
 8001b9c:	e164      	b.n	8001e68 <__aeabi_dsub+0x3b8>
 8001b9e:	1b9b      	subs	r3, r3, r6
 8001ba0:	1c59      	adds	r1, r3, #1
 8001ba2:	291f      	cmp	r1, #31
 8001ba4:	dd00      	ble.n	8001ba8 <__aeabi_dsub+0xf8>
 8001ba6:	e0fe      	b.n	8001da6 <__aeabi_dsub+0x2f6>
 8001ba8:	2320      	movs	r3, #32
 8001baa:	0010      	movs	r0, r2
 8001bac:	0026      	movs	r6, r4
 8001bae:	1a5b      	subs	r3, r3, r1
 8001bb0:	409c      	lsls	r4, r3
 8001bb2:	4098      	lsls	r0, r3
 8001bb4:	40ce      	lsrs	r6, r1
 8001bb6:	40ca      	lsrs	r2, r1
 8001bb8:	1e63      	subs	r3, r4, #1
 8001bba:	419c      	sbcs	r4, r3
 8001bbc:	4330      	orrs	r0, r6
 8001bbe:	4692      	mov	sl, r2
 8001bc0:	2600      	movs	r6, #0
 8001bc2:	4304      	orrs	r4, r0
 8001bc4:	0763      	lsls	r3, r4, #29
 8001bc6:	d009      	beq.n	8001bdc <__aeabi_dsub+0x12c>
 8001bc8:	230f      	movs	r3, #15
 8001bca:	4023      	ands	r3, r4
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	d005      	beq.n	8001bdc <__aeabi_dsub+0x12c>
 8001bd0:	1d23      	adds	r3, r4, #4
 8001bd2:	42a3      	cmp	r3, r4
 8001bd4:	41a4      	sbcs	r4, r4
 8001bd6:	4264      	negs	r4, r4
 8001bd8:	44a2      	add	sl, r4
 8001bda:	001c      	movs	r4, r3
 8001bdc:	4653      	mov	r3, sl
 8001bde:	021b      	lsls	r3, r3, #8
 8001be0:	d400      	bmi.n	8001be4 <__aeabi_dsub+0x134>
 8001be2:	e0f2      	b.n	8001dca <__aeabi_dsub+0x31a>
 8001be4:	4b8c      	ldr	r3, [pc, #560]	; (8001e18 <__aeabi_dsub+0x368>)
 8001be6:	3601      	adds	r6, #1
 8001be8:	429e      	cmp	r6, r3
 8001bea:	d100      	bne.n	8001bee <__aeabi_dsub+0x13e>
 8001bec:	e10f      	b.n	8001e0e <__aeabi_dsub+0x35e>
 8001bee:	4653      	mov	r3, sl
 8001bf0:	498a      	ldr	r1, [pc, #552]	; (8001e1c <__aeabi_dsub+0x36c>)
 8001bf2:	08e4      	lsrs	r4, r4, #3
 8001bf4:	400b      	ands	r3, r1
 8001bf6:	0019      	movs	r1, r3
 8001bf8:	075b      	lsls	r3, r3, #29
 8001bfa:	4323      	orrs	r3, r4
 8001bfc:	0572      	lsls	r2, r6, #21
 8001bfe:	024c      	lsls	r4, r1, #9
 8001c00:	0b24      	lsrs	r4, r4, #12
 8001c02:	0d52      	lsrs	r2, r2, #21
 8001c04:	0512      	lsls	r2, r2, #20
 8001c06:	4322      	orrs	r2, r4
 8001c08:	07ed      	lsls	r5, r5, #31
 8001c0a:	432a      	orrs	r2, r5
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	0011      	movs	r1, r2
 8001c10:	b003      	add	sp, #12
 8001c12:	bcf0      	pop	{r4, r5, r6, r7}
 8001c14:	46bb      	mov	fp, r7
 8001c16:	46b2      	mov	sl, r6
 8001c18:	46a9      	mov	r9, r5
 8001c1a:	46a0      	mov	r8, r4
 8001c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c1e:	1ab4      	subs	r4, r6, r2
 8001c20:	46a4      	mov	ip, r4
 8001c22:	2c00      	cmp	r4, #0
 8001c24:	dd59      	ble.n	8001cda <__aeabi_dsub+0x22a>
 8001c26:	2a00      	cmp	r2, #0
 8001c28:	d100      	bne.n	8001c2c <__aeabi_dsub+0x17c>
 8001c2a:	e0b0      	b.n	8001d8e <__aeabi_dsub+0x2de>
 8001c2c:	4556      	cmp	r6, sl
 8001c2e:	d100      	bne.n	8001c32 <__aeabi_dsub+0x182>
 8001c30:	e0fa      	b.n	8001e28 <__aeabi_dsub+0x378>
 8001c32:	2280      	movs	r2, #128	; 0x80
 8001c34:	0412      	lsls	r2, r2, #16
 8001c36:	4317      	orrs	r7, r2
 8001c38:	4662      	mov	r2, ip
 8001c3a:	2a38      	cmp	r2, #56	; 0x38
 8001c3c:	dd00      	ble.n	8001c40 <__aeabi_dsub+0x190>
 8001c3e:	e0d4      	b.n	8001dea <__aeabi_dsub+0x33a>
 8001c40:	2a1f      	cmp	r2, #31
 8001c42:	dc00      	bgt.n	8001c46 <__aeabi_dsub+0x196>
 8001c44:	e1c0      	b.n	8001fc8 <__aeabi_dsub+0x518>
 8001c46:	0039      	movs	r1, r7
 8001c48:	3a20      	subs	r2, #32
 8001c4a:	40d1      	lsrs	r1, r2
 8001c4c:	4662      	mov	r2, ip
 8001c4e:	2a20      	cmp	r2, #32
 8001c50:	d006      	beq.n	8001c60 <__aeabi_dsub+0x1b0>
 8001c52:	4664      	mov	r4, ip
 8001c54:	2240      	movs	r2, #64	; 0x40
 8001c56:	1b12      	subs	r2, r2, r4
 8001c58:	003c      	movs	r4, r7
 8001c5a:	4094      	lsls	r4, r2
 8001c5c:	4304      	orrs	r4, r0
 8001c5e:	9401      	str	r4, [sp, #4]
 8001c60:	9c01      	ldr	r4, [sp, #4]
 8001c62:	1e62      	subs	r2, r4, #1
 8001c64:	4194      	sbcs	r4, r2
 8001c66:	430c      	orrs	r4, r1
 8001c68:	e0c3      	b.n	8001df2 <__aeabi_dsub+0x342>
 8001c6a:	003c      	movs	r4, r7
 8001c6c:	4304      	orrs	r4, r0
 8001c6e:	d02b      	beq.n	8001cc8 <__aeabi_dsub+0x218>
 8001c70:	468b      	mov	fp, r1
 8001c72:	428d      	cmp	r5, r1
 8001c74:	d02e      	beq.n	8001cd4 <__aeabi_dsub+0x224>
 8001c76:	4c6a      	ldr	r4, [pc, #424]	; (8001e20 <__aeabi_dsub+0x370>)
 8001c78:	46a4      	mov	ip, r4
 8001c7a:	44b4      	add	ip, r6
 8001c7c:	4664      	mov	r4, ip
 8001c7e:	2c00      	cmp	r4, #0
 8001c80:	d05f      	beq.n	8001d42 <__aeabi_dsub+0x292>
 8001c82:	1b94      	subs	r4, r2, r6
 8001c84:	46a4      	mov	ip, r4
 8001c86:	2e00      	cmp	r6, #0
 8001c88:	d000      	beq.n	8001c8c <__aeabi_dsub+0x1dc>
 8001c8a:	e120      	b.n	8001ece <__aeabi_dsub+0x41e>
 8001c8c:	464c      	mov	r4, r9
 8001c8e:	431c      	orrs	r4, r3
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x1e4>
 8001c92:	e1c7      	b.n	8002024 <__aeabi_dsub+0x574>
 8001c94:	4661      	mov	r1, ip
 8001c96:	1e4c      	subs	r4, r1, #1
 8001c98:	2901      	cmp	r1, #1
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x1ee>
 8001c9c:	e223      	b.n	80020e6 <__aeabi_dsub+0x636>
 8001c9e:	4d5e      	ldr	r5, [pc, #376]	; (8001e18 <__aeabi_dsub+0x368>)
 8001ca0:	45ac      	cmp	ip, r5
 8001ca2:	d100      	bne.n	8001ca6 <__aeabi_dsub+0x1f6>
 8001ca4:	e1d8      	b.n	8002058 <__aeabi_dsub+0x5a8>
 8001ca6:	46a4      	mov	ip, r4
 8001ca8:	e11a      	b.n	8001ee0 <__aeabi_dsub+0x430>
 8001caa:	003a      	movs	r2, r7
 8001cac:	4302      	orrs	r2, r0
 8001cae:	d100      	bne.n	8001cb2 <__aeabi_dsub+0x202>
 8001cb0:	e0e4      	b.n	8001e7c <__aeabi_dsub+0x3cc>
 8001cb2:	0022      	movs	r2, r4
 8001cb4:	3a01      	subs	r2, #1
 8001cb6:	2c01      	cmp	r4, #1
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0x20c>
 8001cba:	e1c3      	b.n	8002044 <__aeabi_dsub+0x594>
 8001cbc:	4956      	ldr	r1, [pc, #344]	; (8001e18 <__aeabi_dsub+0x368>)
 8001cbe:	428c      	cmp	r4, r1
 8001cc0:	d100      	bne.n	8001cc4 <__aeabi_dsub+0x214>
 8001cc2:	e0b1      	b.n	8001e28 <__aeabi_dsub+0x378>
 8001cc4:	4694      	mov	ip, r2
 8001cc6:	e72b      	b.n	8001b20 <__aeabi_dsub+0x70>
 8001cc8:	2401      	movs	r4, #1
 8001cca:	4061      	eors	r1, r4
 8001ccc:	468b      	mov	fp, r1
 8001cce:	428d      	cmp	r5, r1
 8001cd0:	d000      	beq.n	8001cd4 <__aeabi_dsub+0x224>
 8001cd2:	e716      	b.n	8001b02 <__aeabi_dsub+0x52>
 8001cd4:	4952      	ldr	r1, [pc, #328]	; (8001e20 <__aeabi_dsub+0x370>)
 8001cd6:	468c      	mov	ip, r1
 8001cd8:	44b4      	add	ip, r6
 8001cda:	4664      	mov	r4, ip
 8001cdc:	2c00      	cmp	r4, #0
 8001cde:	d100      	bne.n	8001ce2 <__aeabi_dsub+0x232>
 8001ce0:	e0d3      	b.n	8001e8a <__aeabi_dsub+0x3da>
 8001ce2:	1b91      	subs	r1, r2, r6
 8001ce4:	468c      	mov	ip, r1
 8001ce6:	2e00      	cmp	r6, #0
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dsub+0x23c>
 8001cea:	e15e      	b.n	8001faa <__aeabi_dsub+0x4fa>
 8001cec:	494a      	ldr	r1, [pc, #296]	; (8001e18 <__aeabi_dsub+0x368>)
 8001cee:	428a      	cmp	r2, r1
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dsub+0x244>
 8001cf2:	e1be      	b.n	8002072 <__aeabi_dsub+0x5c2>
 8001cf4:	2180      	movs	r1, #128	; 0x80
 8001cf6:	464c      	mov	r4, r9
 8001cf8:	0409      	lsls	r1, r1, #16
 8001cfa:	430c      	orrs	r4, r1
 8001cfc:	46a1      	mov	r9, r4
 8001cfe:	4661      	mov	r1, ip
 8001d00:	2938      	cmp	r1, #56	; 0x38
 8001d02:	dd00      	ble.n	8001d06 <__aeabi_dsub+0x256>
 8001d04:	e1ba      	b.n	800207c <__aeabi_dsub+0x5cc>
 8001d06:	291f      	cmp	r1, #31
 8001d08:	dd00      	ble.n	8001d0c <__aeabi_dsub+0x25c>
 8001d0a:	e227      	b.n	800215c <__aeabi_dsub+0x6ac>
 8001d0c:	2420      	movs	r4, #32
 8001d0e:	1a64      	subs	r4, r4, r1
 8001d10:	4649      	mov	r1, r9
 8001d12:	40a1      	lsls	r1, r4
 8001d14:	001e      	movs	r6, r3
 8001d16:	4688      	mov	r8, r1
 8001d18:	4661      	mov	r1, ip
 8001d1a:	40a3      	lsls	r3, r4
 8001d1c:	40ce      	lsrs	r6, r1
 8001d1e:	4641      	mov	r1, r8
 8001d20:	1e5c      	subs	r4, r3, #1
 8001d22:	41a3      	sbcs	r3, r4
 8001d24:	4331      	orrs	r1, r6
 8001d26:	4319      	orrs	r1, r3
 8001d28:	000c      	movs	r4, r1
 8001d2a:	4663      	mov	r3, ip
 8001d2c:	4649      	mov	r1, r9
 8001d2e:	40d9      	lsrs	r1, r3
 8001d30:	187f      	adds	r7, r7, r1
 8001d32:	1824      	adds	r4, r4, r0
 8001d34:	4284      	cmp	r4, r0
 8001d36:	419b      	sbcs	r3, r3
 8001d38:	425b      	negs	r3, r3
 8001d3a:	469a      	mov	sl, r3
 8001d3c:	0016      	movs	r6, r2
 8001d3e:	44ba      	add	sl, r7
 8001d40:	e05d      	b.n	8001dfe <__aeabi_dsub+0x34e>
 8001d42:	4c38      	ldr	r4, [pc, #224]	; (8001e24 <__aeabi_dsub+0x374>)
 8001d44:	1c72      	adds	r2, r6, #1
 8001d46:	4222      	tst	r2, r4
 8001d48:	d000      	beq.n	8001d4c <__aeabi_dsub+0x29c>
 8001d4a:	e0df      	b.n	8001f0c <__aeabi_dsub+0x45c>
 8001d4c:	464a      	mov	r2, r9
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	2e00      	cmp	r6, #0
 8001d52:	d000      	beq.n	8001d56 <__aeabi_dsub+0x2a6>
 8001d54:	e15c      	b.n	8002010 <__aeabi_dsub+0x560>
 8001d56:	2a00      	cmp	r2, #0
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x2ac>
 8001d5a:	e1cf      	b.n	80020fc <__aeabi_dsub+0x64c>
 8001d5c:	003a      	movs	r2, r7
 8001d5e:	4302      	orrs	r2, r0
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x2b4>
 8001d62:	e17f      	b.n	8002064 <__aeabi_dsub+0x5b4>
 8001d64:	1a1c      	subs	r4, r3, r0
 8001d66:	464a      	mov	r2, r9
 8001d68:	42a3      	cmp	r3, r4
 8001d6a:	4189      	sbcs	r1, r1
 8001d6c:	1bd2      	subs	r2, r2, r7
 8001d6e:	4249      	negs	r1, r1
 8001d70:	1a52      	subs	r2, r2, r1
 8001d72:	4692      	mov	sl, r2
 8001d74:	0212      	lsls	r2, r2, #8
 8001d76:	d400      	bmi.n	8001d7a <__aeabi_dsub+0x2ca>
 8001d78:	e20a      	b.n	8002190 <__aeabi_dsub+0x6e0>
 8001d7a:	1ac4      	subs	r4, r0, r3
 8001d7c:	42a0      	cmp	r0, r4
 8001d7e:	4180      	sbcs	r0, r0
 8001d80:	464b      	mov	r3, r9
 8001d82:	4240      	negs	r0, r0
 8001d84:	1aff      	subs	r7, r7, r3
 8001d86:	1a3b      	subs	r3, r7, r0
 8001d88:	469a      	mov	sl, r3
 8001d8a:	465d      	mov	r5, fp
 8001d8c:	e71a      	b.n	8001bc4 <__aeabi_dsub+0x114>
 8001d8e:	003a      	movs	r2, r7
 8001d90:	4302      	orrs	r2, r0
 8001d92:	d073      	beq.n	8001e7c <__aeabi_dsub+0x3cc>
 8001d94:	0022      	movs	r2, r4
 8001d96:	3a01      	subs	r2, #1
 8001d98:	2c01      	cmp	r4, #1
 8001d9a:	d100      	bne.n	8001d9e <__aeabi_dsub+0x2ee>
 8001d9c:	e0cb      	b.n	8001f36 <__aeabi_dsub+0x486>
 8001d9e:	4554      	cmp	r4, sl
 8001da0:	d042      	beq.n	8001e28 <__aeabi_dsub+0x378>
 8001da2:	4694      	mov	ip, r2
 8001da4:	e748      	b.n	8001c38 <__aeabi_dsub+0x188>
 8001da6:	0010      	movs	r0, r2
 8001da8:	3b1f      	subs	r3, #31
 8001daa:	40d8      	lsrs	r0, r3
 8001dac:	2920      	cmp	r1, #32
 8001dae:	d003      	beq.n	8001db8 <__aeabi_dsub+0x308>
 8001db0:	2340      	movs	r3, #64	; 0x40
 8001db2:	1a5b      	subs	r3, r3, r1
 8001db4:	409a      	lsls	r2, r3
 8001db6:	4314      	orrs	r4, r2
 8001db8:	1e63      	subs	r3, r4, #1
 8001dba:	419c      	sbcs	r4, r3
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2600      	movs	r6, #0
 8001dc0:	469a      	mov	sl, r3
 8001dc2:	4304      	orrs	r4, r0
 8001dc4:	0763      	lsls	r3, r4, #29
 8001dc6:	d000      	beq.n	8001dca <__aeabi_dsub+0x31a>
 8001dc8:	e6fe      	b.n	8001bc8 <__aeabi_dsub+0x118>
 8001dca:	4652      	mov	r2, sl
 8001dcc:	08e3      	lsrs	r3, r4, #3
 8001dce:	0752      	lsls	r2, r2, #29
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	4652      	mov	r2, sl
 8001dd4:	46b4      	mov	ip, r6
 8001dd6:	08d2      	lsrs	r2, r2, #3
 8001dd8:	490f      	ldr	r1, [pc, #60]	; (8001e18 <__aeabi_dsub+0x368>)
 8001dda:	458c      	cmp	ip, r1
 8001ddc:	d02a      	beq.n	8001e34 <__aeabi_dsub+0x384>
 8001dde:	0312      	lsls	r2, r2, #12
 8001de0:	0b14      	lsrs	r4, r2, #12
 8001de2:	4662      	mov	r2, ip
 8001de4:	0552      	lsls	r2, r2, #21
 8001de6:	0d52      	lsrs	r2, r2, #21
 8001de8:	e70c      	b.n	8001c04 <__aeabi_dsub+0x154>
 8001dea:	003c      	movs	r4, r7
 8001dec:	4304      	orrs	r4, r0
 8001dee:	1e62      	subs	r2, r4, #1
 8001df0:	4194      	sbcs	r4, r2
 8001df2:	18e4      	adds	r4, r4, r3
 8001df4:	429c      	cmp	r4, r3
 8001df6:	4192      	sbcs	r2, r2
 8001df8:	4252      	negs	r2, r2
 8001dfa:	444a      	add	r2, r9
 8001dfc:	4692      	mov	sl, r2
 8001dfe:	4653      	mov	r3, sl
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	d5df      	bpl.n	8001dc4 <__aeabi_dsub+0x314>
 8001e04:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <__aeabi_dsub+0x368>)
 8001e06:	3601      	adds	r6, #1
 8001e08:	429e      	cmp	r6, r3
 8001e0a:	d000      	beq.n	8001e0e <__aeabi_dsub+0x35e>
 8001e0c:	e0a0      	b.n	8001f50 <__aeabi_dsub+0x4a0>
 8001e0e:	0032      	movs	r2, r6
 8001e10:	2400      	movs	r4, #0
 8001e12:	2300      	movs	r3, #0
 8001e14:	e6f6      	b.n	8001c04 <__aeabi_dsub+0x154>
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	000007ff 	.word	0x000007ff
 8001e1c:	ff7fffff 	.word	0xff7fffff
 8001e20:	fffff801 	.word	0xfffff801
 8001e24:	000007fe 	.word	0x000007fe
 8001e28:	08db      	lsrs	r3, r3, #3
 8001e2a:	464a      	mov	r2, r9
 8001e2c:	0752      	lsls	r2, r2, #29
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	464a      	mov	r2, r9
 8001e32:	08d2      	lsrs	r2, r2, #3
 8001e34:	0019      	movs	r1, r3
 8001e36:	4311      	orrs	r1, r2
 8001e38:	d100      	bne.n	8001e3c <__aeabi_dsub+0x38c>
 8001e3a:	e1b5      	b.n	80021a8 <__aeabi_dsub+0x6f8>
 8001e3c:	2480      	movs	r4, #128	; 0x80
 8001e3e:	0324      	lsls	r4, r4, #12
 8001e40:	4314      	orrs	r4, r2
 8001e42:	0324      	lsls	r4, r4, #12
 8001e44:	4ad5      	ldr	r2, [pc, #852]	; (800219c <__aeabi_dsub+0x6ec>)
 8001e46:	0b24      	lsrs	r4, r4, #12
 8001e48:	e6dc      	b.n	8001c04 <__aeabi_dsub+0x154>
 8001e4a:	0020      	movs	r0, r4
 8001e4c:	f000 fae2 	bl	8002414 <__clzsi2>
 8001e50:	0003      	movs	r3, r0
 8001e52:	3318      	adds	r3, #24
 8001e54:	2b1f      	cmp	r3, #31
 8001e56:	dc00      	bgt.n	8001e5a <__aeabi_dsub+0x3aa>
 8001e58:	e695      	b.n	8001b86 <__aeabi_dsub+0xd6>
 8001e5a:	0022      	movs	r2, r4
 8001e5c:	3808      	subs	r0, #8
 8001e5e:	4082      	lsls	r2, r0
 8001e60:	2400      	movs	r4, #0
 8001e62:	429e      	cmp	r6, r3
 8001e64:	dc00      	bgt.n	8001e68 <__aeabi_dsub+0x3b8>
 8001e66:	e69a      	b.n	8001b9e <__aeabi_dsub+0xee>
 8001e68:	1af6      	subs	r6, r6, r3
 8001e6a:	4bcd      	ldr	r3, [pc, #820]	; (80021a0 <__aeabi_dsub+0x6f0>)
 8001e6c:	401a      	ands	r2, r3
 8001e6e:	4692      	mov	sl, r2
 8001e70:	e6a8      	b.n	8001bc4 <__aeabi_dsub+0x114>
 8001e72:	003c      	movs	r4, r7
 8001e74:	4304      	orrs	r4, r0
 8001e76:	1e62      	subs	r2, r4, #1
 8001e78:	4194      	sbcs	r4, r2
 8001e7a:	e66c      	b.n	8001b56 <__aeabi_dsub+0xa6>
 8001e7c:	464a      	mov	r2, r9
 8001e7e:	08db      	lsrs	r3, r3, #3
 8001e80:	0752      	lsls	r2, r2, #29
 8001e82:	4313      	orrs	r3, r2
 8001e84:	464a      	mov	r2, r9
 8001e86:	08d2      	lsrs	r2, r2, #3
 8001e88:	e7a6      	b.n	8001dd8 <__aeabi_dsub+0x328>
 8001e8a:	4cc6      	ldr	r4, [pc, #792]	; (80021a4 <__aeabi_dsub+0x6f4>)
 8001e8c:	1c72      	adds	r2, r6, #1
 8001e8e:	4222      	tst	r2, r4
 8001e90:	d000      	beq.n	8001e94 <__aeabi_dsub+0x3e4>
 8001e92:	e0ac      	b.n	8001fee <__aeabi_dsub+0x53e>
 8001e94:	464a      	mov	r2, r9
 8001e96:	431a      	orrs	r2, r3
 8001e98:	2e00      	cmp	r6, #0
 8001e9a:	d000      	beq.n	8001e9e <__aeabi_dsub+0x3ee>
 8001e9c:	e105      	b.n	80020aa <__aeabi_dsub+0x5fa>
 8001e9e:	2a00      	cmp	r2, #0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x3f4>
 8001ea2:	e156      	b.n	8002152 <__aeabi_dsub+0x6a2>
 8001ea4:	003a      	movs	r2, r7
 8001ea6:	4302      	orrs	r2, r0
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x3fc>
 8001eaa:	e0db      	b.n	8002064 <__aeabi_dsub+0x5b4>
 8001eac:	181c      	adds	r4, r3, r0
 8001eae:	429c      	cmp	r4, r3
 8001eb0:	419b      	sbcs	r3, r3
 8001eb2:	444f      	add	r7, r9
 8001eb4:	46ba      	mov	sl, r7
 8001eb6:	425b      	negs	r3, r3
 8001eb8:	449a      	add	sl, r3
 8001eba:	4653      	mov	r3, sl
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	d400      	bmi.n	8001ec2 <__aeabi_dsub+0x412>
 8001ec0:	e780      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8001ec2:	4652      	mov	r2, sl
 8001ec4:	4bb6      	ldr	r3, [pc, #728]	; (80021a0 <__aeabi_dsub+0x6f0>)
 8001ec6:	2601      	movs	r6, #1
 8001ec8:	401a      	ands	r2, r3
 8001eca:	4692      	mov	sl, r2
 8001ecc:	e77a      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8001ece:	4cb3      	ldr	r4, [pc, #716]	; (800219c <__aeabi_dsub+0x6ec>)
 8001ed0:	42a2      	cmp	r2, r4
 8001ed2:	d100      	bne.n	8001ed6 <__aeabi_dsub+0x426>
 8001ed4:	e0c0      	b.n	8002058 <__aeabi_dsub+0x5a8>
 8001ed6:	2480      	movs	r4, #128	; 0x80
 8001ed8:	464d      	mov	r5, r9
 8001eda:	0424      	lsls	r4, r4, #16
 8001edc:	4325      	orrs	r5, r4
 8001ede:	46a9      	mov	r9, r5
 8001ee0:	4664      	mov	r4, ip
 8001ee2:	2c38      	cmp	r4, #56	; 0x38
 8001ee4:	dc53      	bgt.n	8001f8e <__aeabi_dsub+0x4de>
 8001ee6:	4661      	mov	r1, ip
 8001ee8:	2c1f      	cmp	r4, #31
 8001eea:	dd00      	ble.n	8001eee <__aeabi_dsub+0x43e>
 8001eec:	e0cd      	b.n	800208a <__aeabi_dsub+0x5da>
 8001eee:	2520      	movs	r5, #32
 8001ef0:	001e      	movs	r6, r3
 8001ef2:	1b2d      	subs	r5, r5, r4
 8001ef4:	464c      	mov	r4, r9
 8001ef6:	40ab      	lsls	r3, r5
 8001ef8:	40ac      	lsls	r4, r5
 8001efa:	40ce      	lsrs	r6, r1
 8001efc:	1e5d      	subs	r5, r3, #1
 8001efe:	41ab      	sbcs	r3, r5
 8001f00:	4334      	orrs	r4, r6
 8001f02:	4323      	orrs	r3, r4
 8001f04:	464c      	mov	r4, r9
 8001f06:	40cc      	lsrs	r4, r1
 8001f08:	1b3f      	subs	r7, r7, r4
 8001f0a:	e045      	b.n	8001f98 <__aeabi_dsub+0x4e8>
 8001f0c:	464a      	mov	r2, r9
 8001f0e:	1a1c      	subs	r4, r3, r0
 8001f10:	1bd1      	subs	r1, r2, r7
 8001f12:	42a3      	cmp	r3, r4
 8001f14:	4192      	sbcs	r2, r2
 8001f16:	4252      	negs	r2, r2
 8001f18:	4692      	mov	sl, r2
 8001f1a:	000a      	movs	r2, r1
 8001f1c:	4651      	mov	r1, sl
 8001f1e:	1a52      	subs	r2, r2, r1
 8001f20:	4692      	mov	sl, r2
 8001f22:	0212      	lsls	r2, r2, #8
 8001f24:	d500      	bpl.n	8001f28 <__aeabi_dsub+0x478>
 8001f26:	e083      	b.n	8002030 <__aeabi_dsub+0x580>
 8001f28:	4653      	mov	r3, sl
 8001f2a:	4323      	orrs	r3, r4
 8001f2c:	d000      	beq.n	8001f30 <__aeabi_dsub+0x480>
 8001f2e:	e621      	b.n	8001b74 <__aeabi_dsub+0xc4>
 8001f30:	2200      	movs	r2, #0
 8001f32:	2500      	movs	r5, #0
 8001f34:	e753      	b.n	8001dde <__aeabi_dsub+0x32e>
 8001f36:	181c      	adds	r4, r3, r0
 8001f38:	429c      	cmp	r4, r3
 8001f3a:	419b      	sbcs	r3, r3
 8001f3c:	444f      	add	r7, r9
 8001f3e:	46ba      	mov	sl, r7
 8001f40:	425b      	negs	r3, r3
 8001f42:	449a      	add	sl, r3
 8001f44:	4653      	mov	r3, sl
 8001f46:	2601      	movs	r6, #1
 8001f48:	021b      	lsls	r3, r3, #8
 8001f4a:	d400      	bmi.n	8001f4e <__aeabi_dsub+0x49e>
 8001f4c:	e73a      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8001f4e:	2602      	movs	r6, #2
 8001f50:	4652      	mov	r2, sl
 8001f52:	4b93      	ldr	r3, [pc, #588]	; (80021a0 <__aeabi_dsub+0x6f0>)
 8001f54:	2101      	movs	r1, #1
 8001f56:	401a      	ands	r2, r3
 8001f58:	0013      	movs	r3, r2
 8001f5a:	4021      	ands	r1, r4
 8001f5c:	0862      	lsrs	r2, r4, #1
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	07dc      	lsls	r4, r3, #31
 8001f62:	085b      	lsrs	r3, r3, #1
 8001f64:	469a      	mov	sl, r3
 8001f66:	4314      	orrs	r4, r2
 8001f68:	e62c      	b.n	8001bc4 <__aeabi_dsub+0x114>
 8001f6a:	0039      	movs	r1, r7
 8001f6c:	3a20      	subs	r2, #32
 8001f6e:	40d1      	lsrs	r1, r2
 8001f70:	4662      	mov	r2, ip
 8001f72:	2a20      	cmp	r2, #32
 8001f74:	d006      	beq.n	8001f84 <__aeabi_dsub+0x4d4>
 8001f76:	4664      	mov	r4, ip
 8001f78:	2240      	movs	r2, #64	; 0x40
 8001f7a:	1b12      	subs	r2, r2, r4
 8001f7c:	003c      	movs	r4, r7
 8001f7e:	4094      	lsls	r4, r2
 8001f80:	4304      	orrs	r4, r0
 8001f82:	9401      	str	r4, [sp, #4]
 8001f84:	9c01      	ldr	r4, [sp, #4]
 8001f86:	1e62      	subs	r2, r4, #1
 8001f88:	4194      	sbcs	r4, r2
 8001f8a:	430c      	orrs	r4, r1
 8001f8c:	e5e3      	b.n	8001b56 <__aeabi_dsub+0xa6>
 8001f8e:	4649      	mov	r1, r9
 8001f90:	4319      	orrs	r1, r3
 8001f92:	000b      	movs	r3, r1
 8001f94:	1e5c      	subs	r4, r3, #1
 8001f96:	41a3      	sbcs	r3, r4
 8001f98:	1ac4      	subs	r4, r0, r3
 8001f9a:	42a0      	cmp	r0, r4
 8001f9c:	419b      	sbcs	r3, r3
 8001f9e:	425b      	negs	r3, r3
 8001fa0:	1afb      	subs	r3, r7, r3
 8001fa2:	469a      	mov	sl, r3
 8001fa4:	465d      	mov	r5, fp
 8001fa6:	0016      	movs	r6, r2
 8001fa8:	e5dc      	b.n	8001b64 <__aeabi_dsub+0xb4>
 8001faa:	4649      	mov	r1, r9
 8001fac:	4319      	orrs	r1, r3
 8001fae:	d100      	bne.n	8001fb2 <__aeabi_dsub+0x502>
 8001fb0:	e0ae      	b.n	8002110 <__aeabi_dsub+0x660>
 8001fb2:	4661      	mov	r1, ip
 8001fb4:	4664      	mov	r4, ip
 8001fb6:	3901      	subs	r1, #1
 8001fb8:	2c01      	cmp	r4, #1
 8001fba:	d100      	bne.n	8001fbe <__aeabi_dsub+0x50e>
 8001fbc:	e0e0      	b.n	8002180 <__aeabi_dsub+0x6d0>
 8001fbe:	4c77      	ldr	r4, [pc, #476]	; (800219c <__aeabi_dsub+0x6ec>)
 8001fc0:	45a4      	cmp	ip, r4
 8001fc2:	d056      	beq.n	8002072 <__aeabi_dsub+0x5c2>
 8001fc4:	468c      	mov	ip, r1
 8001fc6:	e69a      	b.n	8001cfe <__aeabi_dsub+0x24e>
 8001fc8:	4661      	mov	r1, ip
 8001fca:	2220      	movs	r2, #32
 8001fcc:	003c      	movs	r4, r7
 8001fce:	1a52      	subs	r2, r2, r1
 8001fd0:	4094      	lsls	r4, r2
 8001fd2:	0001      	movs	r1, r0
 8001fd4:	4090      	lsls	r0, r2
 8001fd6:	46a0      	mov	r8, r4
 8001fd8:	4664      	mov	r4, ip
 8001fda:	1e42      	subs	r2, r0, #1
 8001fdc:	4190      	sbcs	r0, r2
 8001fde:	4662      	mov	r2, ip
 8001fe0:	40e1      	lsrs	r1, r4
 8001fe2:	4644      	mov	r4, r8
 8001fe4:	40d7      	lsrs	r7, r2
 8001fe6:	430c      	orrs	r4, r1
 8001fe8:	4304      	orrs	r4, r0
 8001fea:	44b9      	add	r9, r7
 8001fec:	e701      	b.n	8001df2 <__aeabi_dsub+0x342>
 8001fee:	496b      	ldr	r1, [pc, #428]	; (800219c <__aeabi_dsub+0x6ec>)
 8001ff0:	428a      	cmp	r2, r1
 8001ff2:	d100      	bne.n	8001ff6 <__aeabi_dsub+0x546>
 8001ff4:	e70c      	b.n	8001e10 <__aeabi_dsub+0x360>
 8001ff6:	1818      	adds	r0, r3, r0
 8001ff8:	4298      	cmp	r0, r3
 8001ffa:	419b      	sbcs	r3, r3
 8001ffc:	444f      	add	r7, r9
 8001ffe:	425b      	negs	r3, r3
 8002000:	18fb      	adds	r3, r7, r3
 8002002:	07dc      	lsls	r4, r3, #31
 8002004:	0840      	lsrs	r0, r0, #1
 8002006:	085b      	lsrs	r3, r3, #1
 8002008:	469a      	mov	sl, r3
 800200a:	0016      	movs	r6, r2
 800200c:	4304      	orrs	r4, r0
 800200e:	e6d9      	b.n	8001dc4 <__aeabi_dsub+0x314>
 8002010:	2a00      	cmp	r2, #0
 8002012:	d000      	beq.n	8002016 <__aeabi_dsub+0x566>
 8002014:	e081      	b.n	800211a <__aeabi_dsub+0x66a>
 8002016:	003b      	movs	r3, r7
 8002018:	4303      	orrs	r3, r0
 800201a:	d11d      	bne.n	8002058 <__aeabi_dsub+0x5a8>
 800201c:	2280      	movs	r2, #128	; 0x80
 800201e:	2500      	movs	r5, #0
 8002020:	0312      	lsls	r2, r2, #12
 8002022:	e70b      	b.n	8001e3c <__aeabi_dsub+0x38c>
 8002024:	08c0      	lsrs	r0, r0, #3
 8002026:	077b      	lsls	r3, r7, #29
 8002028:	465d      	mov	r5, fp
 800202a:	4303      	orrs	r3, r0
 800202c:	08fa      	lsrs	r2, r7, #3
 800202e:	e6d3      	b.n	8001dd8 <__aeabi_dsub+0x328>
 8002030:	1ac4      	subs	r4, r0, r3
 8002032:	42a0      	cmp	r0, r4
 8002034:	4180      	sbcs	r0, r0
 8002036:	464b      	mov	r3, r9
 8002038:	4240      	negs	r0, r0
 800203a:	1aff      	subs	r7, r7, r3
 800203c:	1a3b      	subs	r3, r7, r0
 800203e:	469a      	mov	sl, r3
 8002040:	465d      	mov	r5, fp
 8002042:	e597      	b.n	8001b74 <__aeabi_dsub+0xc4>
 8002044:	1a1c      	subs	r4, r3, r0
 8002046:	464a      	mov	r2, r9
 8002048:	42a3      	cmp	r3, r4
 800204a:	419b      	sbcs	r3, r3
 800204c:	1bd7      	subs	r7, r2, r7
 800204e:	425b      	negs	r3, r3
 8002050:	1afb      	subs	r3, r7, r3
 8002052:	469a      	mov	sl, r3
 8002054:	2601      	movs	r6, #1
 8002056:	e585      	b.n	8001b64 <__aeabi_dsub+0xb4>
 8002058:	08c0      	lsrs	r0, r0, #3
 800205a:	077b      	lsls	r3, r7, #29
 800205c:	465d      	mov	r5, fp
 800205e:	4303      	orrs	r3, r0
 8002060:	08fa      	lsrs	r2, r7, #3
 8002062:	e6e7      	b.n	8001e34 <__aeabi_dsub+0x384>
 8002064:	464a      	mov	r2, r9
 8002066:	08db      	lsrs	r3, r3, #3
 8002068:	0752      	lsls	r2, r2, #29
 800206a:	4313      	orrs	r3, r2
 800206c:	464a      	mov	r2, r9
 800206e:	08d2      	lsrs	r2, r2, #3
 8002070:	e6b5      	b.n	8001dde <__aeabi_dsub+0x32e>
 8002072:	08c0      	lsrs	r0, r0, #3
 8002074:	077b      	lsls	r3, r7, #29
 8002076:	4303      	orrs	r3, r0
 8002078:	08fa      	lsrs	r2, r7, #3
 800207a:	e6db      	b.n	8001e34 <__aeabi_dsub+0x384>
 800207c:	4649      	mov	r1, r9
 800207e:	4319      	orrs	r1, r3
 8002080:	000b      	movs	r3, r1
 8002082:	1e59      	subs	r1, r3, #1
 8002084:	418b      	sbcs	r3, r1
 8002086:	001c      	movs	r4, r3
 8002088:	e653      	b.n	8001d32 <__aeabi_dsub+0x282>
 800208a:	464d      	mov	r5, r9
 800208c:	3c20      	subs	r4, #32
 800208e:	40e5      	lsrs	r5, r4
 8002090:	2920      	cmp	r1, #32
 8002092:	d005      	beq.n	80020a0 <__aeabi_dsub+0x5f0>
 8002094:	2440      	movs	r4, #64	; 0x40
 8002096:	1a64      	subs	r4, r4, r1
 8002098:	4649      	mov	r1, r9
 800209a:	40a1      	lsls	r1, r4
 800209c:	430b      	orrs	r3, r1
 800209e:	4698      	mov	r8, r3
 80020a0:	4643      	mov	r3, r8
 80020a2:	1e5c      	subs	r4, r3, #1
 80020a4:	41a3      	sbcs	r3, r4
 80020a6:	432b      	orrs	r3, r5
 80020a8:	e776      	b.n	8001f98 <__aeabi_dsub+0x4e8>
 80020aa:	2a00      	cmp	r2, #0
 80020ac:	d0e1      	beq.n	8002072 <__aeabi_dsub+0x5c2>
 80020ae:	003a      	movs	r2, r7
 80020b0:	08db      	lsrs	r3, r3, #3
 80020b2:	4302      	orrs	r2, r0
 80020b4:	d100      	bne.n	80020b8 <__aeabi_dsub+0x608>
 80020b6:	e6b8      	b.n	8001e2a <__aeabi_dsub+0x37a>
 80020b8:	464a      	mov	r2, r9
 80020ba:	0752      	lsls	r2, r2, #29
 80020bc:	2480      	movs	r4, #128	; 0x80
 80020be:	4313      	orrs	r3, r2
 80020c0:	464a      	mov	r2, r9
 80020c2:	0324      	lsls	r4, r4, #12
 80020c4:	08d2      	lsrs	r2, r2, #3
 80020c6:	4222      	tst	r2, r4
 80020c8:	d007      	beq.n	80020da <__aeabi_dsub+0x62a>
 80020ca:	08fe      	lsrs	r6, r7, #3
 80020cc:	4226      	tst	r6, r4
 80020ce:	d104      	bne.n	80020da <__aeabi_dsub+0x62a>
 80020d0:	465d      	mov	r5, fp
 80020d2:	0032      	movs	r2, r6
 80020d4:	08c3      	lsrs	r3, r0, #3
 80020d6:	077f      	lsls	r7, r7, #29
 80020d8:	433b      	orrs	r3, r7
 80020da:	0f59      	lsrs	r1, r3, #29
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	0749      	lsls	r1, r1, #29
 80020e0:	08db      	lsrs	r3, r3, #3
 80020e2:	430b      	orrs	r3, r1
 80020e4:	e6a6      	b.n	8001e34 <__aeabi_dsub+0x384>
 80020e6:	1ac4      	subs	r4, r0, r3
 80020e8:	42a0      	cmp	r0, r4
 80020ea:	4180      	sbcs	r0, r0
 80020ec:	464b      	mov	r3, r9
 80020ee:	4240      	negs	r0, r0
 80020f0:	1aff      	subs	r7, r7, r3
 80020f2:	1a3b      	subs	r3, r7, r0
 80020f4:	469a      	mov	sl, r3
 80020f6:	465d      	mov	r5, fp
 80020f8:	2601      	movs	r6, #1
 80020fa:	e533      	b.n	8001b64 <__aeabi_dsub+0xb4>
 80020fc:	003b      	movs	r3, r7
 80020fe:	4303      	orrs	r3, r0
 8002100:	d100      	bne.n	8002104 <__aeabi_dsub+0x654>
 8002102:	e715      	b.n	8001f30 <__aeabi_dsub+0x480>
 8002104:	08c0      	lsrs	r0, r0, #3
 8002106:	077b      	lsls	r3, r7, #29
 8002108:	465d      	mov	r5, fp
 800210a:	4303      	orrs	r3, r0
 800210c:	08fa      	lsrs	r2, r7, #3
 800210e:	e666      	b.n	8001dde <__aeabi_dsub+0x32e>
 8002110:	08c0      	lsrs	r0, r0, #3
 8002112:	077b      	lsls	r3, r7, #29
 8002114:	4303      	orrs	r3, r0
 8002116:	08fa      	lsrs	r2, r7, #3
 8002118:	e65e      	b.n	8001dd8 <__aeabi_dsub+0x328>
 800211a:	003a      	movs	r2, r7
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	4302      	orrs	r2, r0
 8002120:	d100      	bne.n	8002124 <__aeabi_dsub+0x674>
 8002122:	e682      	b.n	8001e2a <__aeabi_dsub+0x37a>
 8002124:	464a      	mov	r2, r9
 8002126:	0752      	lsls	r2, r2, #29
 8002128:	2480      	movs	r4, #128	; 0x80
 800212a:	4313      	orrs	r3, r2
 800212c:	464a      	mov	r2, r9
 800212e:	0324      	lsls	r4, r4, #12
 8002130:	08d2      	lsrs	r2, r2, #3
 8002132:	4222      	tst	r2, r4
 8002134:	d007      	beq.n	8002146 <__aeabi_dsub+0x696>
 8002136:	08fe      	lsrs	r6, r7, #3
 8002138:	4226      	tst	r6, r4
 800213a:	d104      	bne.n	8002146 <__aeabi_dsub+0x696>
 800213c:	465d      	mov	r5, fp
 800213e:	0032      	movs	r2, r6
 8002140:	08c3      	lsrs	r3, r0, #3
 8002142:	077f      	lsls	r7, r7, #29
 8002144:	433b      	orrs	r3, r7
 8002146:	0f59      	lsrs	r1, r3, #29
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	08db      	lsrs	r3, r3, #3
 800214c:	0749      	lsls	r1, r1, #29
 800214e:	430b      	orrs	r3, r1
 8002150:	e670      	b.n	8001e34 <__aeabi_dsub+0x384>
 8002152:	08c0      	lsrs	r0, r0, #3
 8002154:	077b      	lsls	r3, r7, #29
 8002156:	4303      	orrs	r3, r0
 8002158:	08fa      	lsrs	r2, r7, #3
 800215a:	e640      	b.n	8001dde <__aeabi_dsub+0x32e>
 800215c:	464c      	mov	r4, r9
 800215e:	3920      	subs	r1, #32
 8002160:	40cc      	lsrs	r4, r1
 8002162:	4661      	mov	r1, ip
 8002164:	2920      	cmp	r1, #32
 8002166:	d006      	beq.n	8002176 <__aeabi_dsub+0x6c6>
 8002168:	4666      	mov	r6, ip
 800216a:	2140      	movs	r1, #64	; 0x40
 800216c:	1b89      	subs	r1, r1, r6
 800216e:	464e      	mov	r6, r9
 8002170:	408e      	lsls	r6, r1
 8002172:	4333      	orrs	r3, r6
 8002174:	4698      	mov	r8, r3
 8002176:	4643      	mov	r3, r8
 8002178:	1e59      	subs	r1, r3, #1
 800217a:	418b      	sbcs	r3, r1
 800217c:	431c      	orrs	r4, r3
 800217e:	e5d8      	b.n	8001d32 <__aeabi_dsub+0x282>
 8002180:	181c      	adds	r4, r3, r0
 8002182:	4284      	cmp	r4, r0
 8002184:	4180      	sbcs	r0, r0
 8002186:	444f      	add	r7, r9
 8002188:	46ba      	mov	sl, r7
 800218a:	4240      	negs	r0, r0
 800218c:	4482      	add	sl, r0
 800218e:	e6d9      	b.n	8001f44 <__aeabi_dsub+0x494>
 8002190:	4653      	mov	r3, sl
 8002192:	4323      	orrs	r3, r4
 8002194:	d100      	bne.n	8002198 <__aeabi_dsub+0x6e8>
 8002196:	e6cb      	b.n	8001f30 <__aeabi_dsub+0x480>
 8002198:	e614      	b.n	8001dc4 <__aeabi_dsub+0x314>
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	000007ff 	.word	0x000007ff
 80021a0:	ff7fffff 	.word	0xff7fffff
 80021a4:	000007fe 	.word	0x000007fe
 80021a8:	2300      	movs	r3, #0
 80021aa:	4a01      	ldr	r2, [pc, #4]	; (80021b0 <__aeabi_dsub+0x700>)
 80021ac:	001c      	movs	r4, r3
 80021ae:	e529      	b.n	8001c04 <__aeabi_dsub+0x154>
 80021b0:	000007ff 	.word	0x000007ff

080021b4 <__aeabi_dcmpun>:
 80021b4:	b570      	push	{r4, r5, r6, lr}
 80021b6:	0005      	movs	r5, r0
 80021b8:	480c      	ldr	r0, [pc, #48]	; (80021ec <__aeabi_dcmpun+0x38>)
 80021ba:	031c      	lsls	r4, r3, #12
 80021bc:	0016      	movs	r6, r2
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	030a      	lsls	r2, r1, #12
 80021c2:	0049      	lsls	r1, r1, #1
 80021c4:	0b12      	lsrs	r2, r2, #12
 80021c6:	0d49      	lsrs	r1, r1, #21
 80021c8:	0b24      	lsrs	r4, r4, #12
 80021ca:	0d5b      	lsrs	r3, r3, #21
 80021cc:	4281      	cmp	r1, r0
 80021ce:	d008      	beq.n	80021e2 <__aeabi_dcmpun+0x2e>
 80021d0:	4a06      	ldr	r2, [pc, #24]	; (80021ec <__aeabi_dcmpun+0x38>)
 80021d2:	2000      	movs	r0, #0
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d103      	bne.n	80021e0 <__aeabi_dcmpun+0x2c>
 80021d8:	0020      	movs	r0, r4
 80021da:	4330      	orrs	r0, r6
 80021dc:	1e43      	subs	r3, r0, #1
 80021de:	4198      	sbcs	r0, r3
 80021e0:	bd70      	pop	{r4, r5, r6, pc}
 80021e2:	2001      	movs	r0, #1
 80021e4:	432a      	orrs	r2, r5
 80021e6:	d1fb      	bne.n	80021e0 <__aeabi_dcmpun+0x2c>
 80021e8:	e7f2      	b.n	80021d0 <__aeabi_dcmpun+0x1c>
 80021ea:	46c0      	nop			; (mov r8, r8)
 80021ec:	000007ff 	.word	0x000007ff

080021f0 <__aeabi_d2iz>:
 80021f0:	000a      	movs	r2, r1
 80021f2:	b530      	push	{r4, r5, lr}
 80021f4:	4c13      	ldr	r4, [pc, #76]	; (8002244 <__aeabi_d2iz+0x54>)
 80021f6:	0053      	lsls	r3, r2, #1
 80021f8:	0309      	lsls	r1, r1, #12
 80021fa:	0005      	movs	r5, r0
 80021fc:	0b09      	lsrs	r1, r1, #12
 80021fe:	2000      	movs	r0, #0
 8002200:	0d5b      	lsrs	r3, r3, #21
 8002202:	0fd2      	lsrs	r2, r2, #31
 8002204:	42a3      	cmp	r3, r4
 8002206:	dd04      	ble.n	8002212 <__aeabi_d2iz+0x22>
 8002208:	480f      	ldr	r0, [pc, #60]	; (8002248 <__aeabi_d2iz+0x58>)
 800220a:	4283      	cmp	r3, r0
 800220c:	dd02      	ble.n	8002214 <__aeabi_d2iz+0x24>
 800220e:	4b0f      	ldr	r3, [pc, #60]	; (800224c <__aeabi_d2iz+0x5c>)
 8002210:	18d0      	adds	r0, r2, r3
 8002212:	bd30      	pop	{r4, r5, pc}
 8002214:	2080      	movs	r0, #128	; 0x80
 8002216:	0340      	lsls	r0, r0, #13
 8002218:	4301      	orrs	r1, r0
 800221a:	480d      	ldr	r0, [pc, #52]	; (8002250 <__aeabi_d2iz+0x60>)
 800221c:	1ac0      	subs	r0, r0, r3
 800221e:	281f      	cmp	r0, #31
 8002220:	dd08      	ble.n	8002234 <__aeabi_d2iz+0x44>
 8002222:	480c      	ldr	r0, [pc, #48]	; (8002254 <__aeabi_d2iz+0x64>)
 8002224:	1ac3      	subs	r3, r0, r3
 8002226:	40d9      	lsrs	r1, r3
 8002228:	000b      	movs	r3, r1
 800222a:	4258      	negs	r0, r3
 800222c:	2a00      	cmp	r2, #0
 800222e:	d1f0      	bne.n	8002212 <__aeabi_d2iz+0x22>
 8002230:	0018      	movs	r0, r3
 8002232:	e7ee      	b.n	8002212 <__aeabi_d2iz+0x22>
 8002234:	4c08      	ldr	r4, [pc, #32]	; (8002258 <__aeabi_d2iz+0x68>)
 8002236:	40c5      	lsrs	r5, r0
 8002238:	46a4      	mov	ip, r4
 800223a:	4463      	add	r3, ip
 800223c:	4099      	lsls	r1, r3
 800223e:	000b      	movs	r3, r1
 8002240:	432b      	orrs	r3, r5
 8002242:	e7f2      	b.n	800222a <__aeabi_d2iz+0x3a>
 8002244:	000003fe 	.word	0x000003fe
 8002248:	0000041d 	.word	0x0000041d
 800224c:	7fffffff 	.word	0x7fffffff
 8002250:	00000433 	.word	0x00000433
 8002254:	00000413 	.word	0x00000413
 8002258:	fffffbed 	.word	0xfffffbed

0800225c <__aeabi_i2d>:
 800225c:	b570      	push	{r4, r5, r6, lr}
 800225e:	2800      	cmp	r0, #0
 8002260:	d016      	beq.n	8002290 <__aeabi_i2d+0x34>
 8002262:	17c3      	asrs	r3, r0, #31
 8002264:	18c5      	adds	r5, r0, r3
 8002266:	405d      	eors	r5, r3
 8002268:	0fc4      	lsrs	r4, r0, #31
 800226a:	0028      	movs	r0, r5
 800226c:	f000 f8d2 	bl	8002414 <__clzsi2>
 8002270:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <__aeabi_i2d+0x5c>)
 8002272:	1a1b      	subs	r3, r3, r0
 8002274:	280a      	cmp	r0, #10
 8002276:	dc16      	bgt.n	80022a6 <__aeabi_i2d+0x4a>
 8002278:	0002      	movs	r2, r0
 800227a:	002e      	movs	r6, r5
 800227c:	3215      	adds	r2, #21
 800227e:	4096      	lsls	r6, r2
 8002280:	220b      	movs	r2, #11
 8002282:	1a12      	subs	r2, r2, r0
 8002284:	40d5      	lsrs	r5, r2
 8002286:	055b      	lsls	r3, r3, #21
 8002288:	032d      	lsls	r5, r5, #12
 800228a:	0b2d      	lsrs	r5, r5, #12
 800228c:	0d5b      	lsrs	r3, r3, #21
 800228e:	e003      	b.n	8002298 <__aeabi_i2d+0x3c>
 8002290:	2400      	movs	r4, #0
 8002292:	2300      	movs	r3, #0
 8002294:	2500      	movs	r5, #0
 8002296:	2600      	movs	r6, #0
 8002298:	051b      	lsls	r3, r3, #20
 800229a:	432b      	orrs	r3, r5
 800229c:	07e4      	lsls	r4, r4, #31
 800229e:	4323      	orrs	r3, r4
 80022a0:	0030      	movs	r0, r6
 80022a2:	0019      	movs	r1, r3
 80022a4:	bd70      	pop	{r4, r5, r6, pc}
 80022a6:	380b      	subs	r0, #11
 80022a8:	4085      	lsls	r5, r0
 80022aa:	055b      	lsls	r3, r3, #21
 80022ac:	032d      	lsls	r5, r5, #12
 80022ae:	2600      	movs	r6, #0
 80022b0:	0b2d      	lsrs	r5, r5, #12
 80022b2:	0d5b      	lsrs	r3, r3, #21
 80022b4:	e7f0      	b.n	8002298 <__aeabi_i2d+0x3c>
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	0000041e 	.word	0x0000041e

080022bc <__aeabi_ui2d>:
 80022bc:	b510      	push	{r4, lr}
 80022be:	1e04      	subs	r4, r0, #0
 80022c0:	d010      	beq.n	80022e4 <__aeabi_ui2d+0x28>
 80022c2:	f000 f8a7 	bl	8002414 <__clzsi2>
 80022c6:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <__aeabi_ui2d+0x48>)
 80022c8:	1a1b      	subs	r3, r3, r0
 80022ca:	280a      	cmp	r0, #10
 80022cc:	dc11      	bgt.n	80022f2 <__aeabi_ui2d+0x36>
 80022ce:	220b      	movs	r2, #11
 80022d0:	0021      	movs	r1, r4
 80022d2:	1a12      	subs	r2, r2, r0
 80022d4:	40d1      	lsrs	r1, r2
 80022d6:	3015      	adds	r0, #21
 80022d8:	030a      	lsls	r2, r1, #12
 80022da:	055b      	lsls	r3, r3, #21
 80022dc:	4084      	lsls	r4, r0
 80022de:	0b12      	lsrs	r2, r2, #12
 80022e0:	0d5b      	lsrs	r3, r3, #21
 80022e2:	e001      	b.n	80022e8 <__aeabi_ui2d+0x2c>
 80022e4:	2300      	movs	r3, #0
 80022e6:	2200      	movs	r2, #0
 80022e8:	051b      	lsls	r3, r3, #20
 80022ea:	4313      	orrs	r3, r2
 80022ec:	0020      	movs	r0, r4
 80022ee:	0019      	movs	r1, r3
 80022f0:	bd10      	pop	{r4, pc}
 80022f2:	0022      	movs	r2, r4
 80022f4:	380b      	subs	r0, #11
 80022f6:	4082      	lsls	r2, r0
 80022f8:	055b      	lsls	r3, r3, #21
 80022fa:	0312      	lsls	r2, r2, #12
 80022fc:	2400      	movs	r4, #0
 80022fe:	0b12      	lsrs	r2, r2, #12
 8002300:	0d5b      	lsrs	r3, r3, #21
 8002302:	e7f1      	b.n	80022e8 <__aeabi_ui2d+0x2c>
 8002304:	0000041e 	.word	0x0000041e

08002308 <__aeabi_d2f>:
 8002308:	0002      	movs	r2, r0
 800230a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800230c:	004b      	lsls	r3, r1, #1
 800230e:	030d      	lsls	r5, r1, #12
 8002310:	0f40      	lsrs	r0, r0, #29
 8002312:	0d5b      	lsrs	r3, r3, #21
 8002314:	0fcc      	lsrs	r4, r1, #31
 8002316:	0a6d      	lsrs	r5, r5, #9
 8002318:	493a      	ldr	r1, [pc, #232]	; (8002404 <__aeabi_d2f+0xfc>)
 800231a:	4305      	orrs	r5, r0
 800231c:	1c58      	adds	r0, r3, #1
 800231e:	00d7      	lsls	r7, r2, #3
 8002320:	4208      	tst	r0, r1
 8002322:	d00a      	beq.n	800233a <__aeabi_d2f+0x32>
 8002324:	4938      	ldr	r1, [pc, #224]	; (8002408 <__aeabi_d2f+0x100>)
 8002326:	1859      	adds	r1, r3, r1
 8002328:	29fe      	cmp	r1, #254	; 0xfe
 800232a:	dd16      	ble.n	800235a <__aeabi_d2f+0x52>
 800232c:	20ff      	movs	r0, #255	; 0xff
 800232e:	2200      	movs	r2, #0
 8002330:	05c0      	lsls	r0, r0, #23
 8002332:	4310      	orrs	r0, r2
 8002334:	07e4      	lsls	r4, r4, #31
 8002336:	4320      	orrs	r0, r4
 8002338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800233a:	2b00      	cmp	r3, #0
 800233c:	d106      	bne.n	800234c <__aeabi_d2f+0x44>
 800233e:	433d      	orrs	r5, r7
 8002340:	d026      	beq.n	8002390 <__aeabi_d2f+0x88>
 8002342:	2205      	movs	r2, #5
 8002344:	0192      	lsls	r2, r2, #6
 8002346:	0a52      	lsrs	r2, r2, #9
 8002348:	b2d8      	uxtb	r0, r3
 800234a:	e7f1      	b.n	8002330 <__aeabi_d2f+0x28>
 800234c:	432f      	orrs	r7, r5
 800234e:	d0ed      	beq.n	800232c <__aeabi_d2f+0x24>
 8002350:	2280      	movs	r2, #128	; 0x80
 8002352:	03d2      	lsls	r2, r2, #15
 8002354:	20ff      	movs	r0, #255	; 0xff
 8002356:	432a      	orrs	r2, r5
 8002358:	e7ea      	b.n	8002330 <__aeabi_d2f+0x28>
 800235a:	2900      	cmp	r1, #0
 800235c:	dd1b      	ble.n	8002396 <__aeabi_d2f+0x8e>
 800235e:	0192      	lsls	r2, r2, #6
 8002360:	1e50      	subs	r0, r2, #1
 8002362:	4182      	sbcs	r2, r0
 8002364:	00ed      	lsls	r5, r5, #3
 8002366:	0f7f      	lsrs	r7, r7, #29
 8002368:	432a      	orrs	r2, r5
 800236a:	433a      	orrs	r2, r7
 800236c:	0753      	lsls	r3, r2, #29
 800236e:	d047      	beq.n	8002400 <__aeabi_d2f+0xf8>
 8002370:	230f      	movs	r3, #15
 8002372:	4013      	ands	r3, r2
 8002374:	2b04      	cmp	r3, #4
 8002376:	d000      	beq.n	800237a <__aeabi_d2f+0x72>
 8002378:	3204      	adds	r2, #4
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	04db      	lsls	r3, r3, #19
 800237e:	4013      	ands	r3, r2
 8002380:	d03e      	beq.n	8002400 <__aeabi_d2f+0xf8>
 8002382:	1c48      	adds	r0, r1, #1
 8002384:	29fe      	cmp	r1, #254	; 0xfe
 8002386:	d0d1      	beq.n	800232c <__aeabi_d2f+0x24>
 8002388:	0192      	lsls	r2, r2, #6
 800238a:	0a52      	lsrs	r2, r2, #9
 800238c:	b2c0      	uxtb	r0, r0
 800238e:	e7cf      	b.n	8002330 <__aeabi_d2f+0x28>
 8002390:	2000      	movs	r0, #0
 8002392:	2200      	movs	r2, #0
 8002394:	e7cc      	b.n	8002330 <__aeabi_d2f+0x28>
 8002396:	000a      	movs	r2, r1
 8002398:	3217      	adds	r2, #23
 800239a:	db2f      	blt.n	80023fc <__aeabi_d2f+0xf4>
 800239c:	2680      	movs	r6, #128	; 0x80
 800239e:	0436      	lsls	r6, r6, #16
 80023a0:	432e      	orrs	r6, r5
 80023a2:	251e      	movs	r5, #30
 80023a4:	1a6d      	subs	r5, r5, r1
 80023a6:	2d1f      	cmp	r5, #31
 80023a8:	dd11      	ble.n	80023ce <__aeabi_d2f+0xc6>
 80023aa:	2202      	movs	r2, #2
 80023ac:	4252      	negs	r2, r2
 80023ae:	1a52      	subs	r2, r2, r1
 80023b0:	0031      	movs	r1, r6
 80023b2:	40d1      	lsrs	r1, r2
 80023b4:	2d20      	cmp	r5, #32
 80023b6:	d004      	beq.n	80023c2 <__aeabi_d2f+0xba>
 80023b8:	4a14      	ldr	r2, [pc, #80]	; (800240c <__aeabi_d2f+0x104>)
 80023ba:	4694      	mov	ip, r2
 80023bc:	4463      	add	r3, ip
 80023be:	409e      	lsls	r6, r3
 80023c0:	4337      	orrs	r7, r6
 80023c2:	003a      	movs	r2, r7
 80023c4:	1e53      	subs	r3, r2, #1
 80023c6:	419a      	sbcs	r2, r3
 80023c8:	430a      	orrs	r2, r1
 80023ca:	2100      	movs	r1, #0
 80023cc:	e7ce      	b.n	800236c <__aeabi_d2f+0x64>
 80023ce:	4a10      	ldr	r2, [pc, #64]	; (8002410 <__aeabi_d2f+0x108>)
 80023d0:	0038      	movs	r0, r7
 80023d2:	4694      	mov	ip, r2
 80023d4:	4463      	add	r3, ip
 80023d6:	4098      	lsls	r0, r3
 80023d8:	003a      	movs	r2, r7
 80023da:	1e41      	subs	r1, r0, #1
 80023dc:	4188      	sbcs	r0, r1
 80023de:	409e      	lsls	r6, r3
 80023e0:	40ea      	lsrs	r2, r5
 80023e2:	4330      	orrs	r0, r6
 80023e4:	4302      	orrs	r2, r0
 80023e6:	2100      	movs	r1, #0
 80023e8:	0753      	lsls	r3, r2, #29
 80023ea:	d1c1      	bne.n	8002370 <__aeabi_d2f+0x68>
 80023ec:	2180      	movs	r1, #128	; 0x80
 80023ee:	0013      	movs	r3, r2
 80023f0:	04c9      	lsls	r1, r1, #19
 80023f2:	2001      	movs	r0, #1
 80023f4:	400b      	ands	r3, r1
 80023f6:	420a      	tst	r2, r1
 80023f8:	d1c6      	bne.n	8002388 <__aeabi_d2f+0x80>
 80023fa:	e7a3      	b.n	8002344 <__aeabi_d2f+0x3c>
 80023fc:	2300      	movs	r3, #0
 80023fe:	e7a0      	b.n	8002342 <__aeabi_d2f+0x3a>
 8002400:	000b      	movs	r3, r1
 8002402:	e79f      	b.n	8002344 <__aeabi_d2f+0x3c>
 8002404:	000007fe 	.word	0x000007fe
 8002408:	fffffc80 	.word	0xfffffc80
 800240c:	fffffca2 	.word	0xfffffca2
 8002410:	fffffc82 	.word	0xfffffc82

08002414 <__clzsi2>:
 8002414:	211c      	movs	r1, #28
 8002416:	2301      	movs	r3, #1
 8002418:	041b      	lsls	r3, r3, #16
 800241a:	4298      	cmp	r0, r3
 800241c:	d301      	bcc.n	8002422 <__clzsi2+0xe>
 800241e:	0c00      	lsrs	r0, r0, #16
 8002420:	3910      	subs	r1, #16
 8002422:	0a1b      	lsrs	r3, r3, #8
 8002424:	4298      	cmp	r0, r3
 8002426:	d301      	bcc.n	800242c <__clzsi2+0x18>
 8002428:	0a00      	lsrs	r0, r0, #8
 800242a:	3908      	subs	r1, #8
 800242c:	091b      	lsrs	r3, r3, #4
 800242e:	4298      	cmp	r0, r3
 8002430:	d301      	bcc.n	8002436 <__clzsi2+0x22>
 8002432:	0900      	lsrs	r0, r0, #4
 8002434:	3904      	subs	r1, #4
 8002436:	a202      	add	r2, pc, #8	; (adr r2, 8002440 <__clzsi2+0x2c>)
 8002438:	5c10      	ldrb	r0, [r2, r0]
 800243a:	1840      	adds	r0, r0, r1
 800243c:	4770      	bx	lr
 800243e:	46c0      	nop			; (mov r8, r8)
 8002440:	02020304 	.word	0x02020304
 8002444:	01010101 	.word	0x01010101
	...

08002450 <setDigit>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void setDigit(int digit) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 8; i++) {
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	e019      	b.n	8002492 <setDigit+0x42>
		HAL_GPIO_WritePin(SEG_Port[i], SEG_Pin[i],
 800245e:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <setDigit+0x54>)
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	0092      	lsls	r2, r2, #2
 8002464:	58d0      	ldr	r0, [r2, r3]
 8002466:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <setDigit+0x58>)
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	0052      	lsls	r2, r2, #1
 800246c:	5ad1      	ldrh	r1, [r2, r3]
				((((digits[digit] >> i) & 1) == 1) ?
 800246e:	4a0f      	ldr	r2, [pc, #60]	; (80024ac <setDigit+0x5c>)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	18d3      	adds	r3, r2, r3
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	001a      	movs	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	411a      	asrs	r2, r3
 800247c:	0013      	movs	r3, r2
						GPIO_PIN_SET : GPIO_PIN_RESET));
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2201      	movs	r2, #1
 8002482:	4013      	ands	r3, r2
 8002484:	b2db      	uxtb	r3, r3
		HAL_GPIO_WritePin(SEG_Port[i], SEG_Pin[i],
 8002486:	001a      	movs	r2, r3
 8002488:	f003 fb23 	bl	8005ad2 <HAL_GPIO_WritePin>
	for (int i = 0; i < 8; i++) {
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	3301      	adds	r3, #1
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2b07      	cmp	r3, #7
 8002496:	dde2      	ble.n	800245e <setDigit+0xe>

	}
}
 8002498:	46c0      	nop			; (mov r8, r8)
 800249a:	46c0      	nop			; (mov r8, r8)
 800249c:	46bd      	mov	sp, r7
 800249e:	b004      	add	sp, #16
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	08008e34 	.word	0x08008e34
 80024a8:	08008e54 	.word	0x08008e54
 80024ac:	08008e24 	.word	0x08008e24

080024b0 <customTick>:

void customTick() {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
	if (isPressed != 3)
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <customTick+0x20>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d004      	beq.n	80024c8 <customTick+0x18>
		actTick++;
 80024be:	4b05      	ldr	r3, [pc, #20]	; (80024d4 <customTick+0x24>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	4b03      	ldr	r3, [pc, #12]	; (80024d4 <customTick+0x24>)
 80024c6:	601a      	str	r2, [r3, #0]
}
 80024c8:	46c0      	nop			; (mov r8, r8)
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	20000000 	.word	0x20000000
 80024d4:	20000224 	.word	0x20000224

080024d8 <swToggle>:

// Obsługa przerwa?��? wywoływanych przez przyciski
void swToggle(uint16_t GPIO_Pin) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	0002      	movs	r2, r0
 80024e0:	1dbb      	adds	r3, r7, #6
 80024e2:	801a      	strh	r2, [r3, #0]
	if ((HAL_GPIO_ReadPin(GPIOD, GPIO_Pin) == GPIO_PIN_RESET)
 80024e4:	1dbb      	adds	r3, r7, #6
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	4a2b      	ldr	r2, [pc, #172]	; (8002598 <swToggle+0xc0>)
 80024ea:	0019      	movs	r1, r3
 80024ec:	0010      	movs	r0, r2
 80024ee:	f003 fad3 	bl	8005a98 <HAL_GPIO_ReadPin>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d10d      	bne.n	8002512 <swToggle+0x3a>
			&& (isPressed == 3)) {
 80024f6:	4b29      	ldr	r3, [pc, #164]	; (800259c <swToggle+0xc4>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d108      	bne.n	8002512 <swToggle+0x3a>
		actTick = 0;
 8002500:	4b27      	ldr	r3, [pc, #156]	; (80025a0 <swToggle+0xc8>)
 8002502:	2200      	movs	r2, #0
 8002504:	601a      	str	r2, [r3, #0]
		isPressed = GPIO_Pin;
 8002506:	1dbb      	adds	r3, r7, #6
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	4b23      	ldr	r3, [pc, #140]	; (800259c <swToggle+0xc4>)
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	e03d      	b.n	800258e <swToggle+0xb6>
	} else if ((HAL_GPIO_ReadPin(GPIOD, GPIO_Pin) == GPIO_PIN_SET)
 8002512:	1dbb      	adds	r3, r7, #6
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	4a20      	ldr	r2, [pc, #128]	; (8002598 <swToggle+0xc0>)
 8002518:	0019      	movs	r1, r3
 800251a:	0010      	movs	r0, r2
 800251c:	f003 fabc 	bl	8005a98 <HAL_GPIO_ReadPin>
 8002520:	0003      	movs	r3, r0
 8002522:	2b01      	cmp	r3, #1
 8002524:	d131      	bne.n	800258a <swToggle+0xb2>
			&& (isPressed == GPIO_Pin)) {
 8002526:	4b1d      	ldr	r3, [pc, #116]	; (800259c <swToggle+0xc4>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	b2db      	uxtb	r3, r3
 800252c:	b29b      	uxth	r3, r3
 800252e:	1dba      	adds	r2, r7, #6
 8002530:	8812      	ldrh	r2, [r2, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d129      	bne.n	800258a <swToggle+0xb2>
		if (actTick > 50 && actTick < 700) {
 8002536:	4b1a      	ldr	r3, [pc, #104]	; (80025a0 <swToggle+0xc8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b32      	cmp	r3, #50	; 0x32
 800253c:	d910      	bls.n	8002560 <swToggle+0x88>
 800253e:	4b18      	ldr	r3, [pc, #96]	; (80025a0 <swToggle+0xc8>)
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	23af      	movs	r3, #175	; 0xaf
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	429a      	cmp	r2, r3
 8002548:	d20a      	bcs.n	8002560 <swToggle+0x88>
			clickType = gpio_pins[GPIO_Pin] + 1;
 800254a:	1dbb      	adds	r3, r7, #6
 800254c:	881a      	ldrh	r2, [r3, #0]
 800254e:	4b15      	ldr	r3, [pc, #84]	; (80025a4 <swToggle+0xcc>)
 8002550:	0052      	lsls	r2, r2, #1
 8002552:	5ad3      	ldrh	r3, [r2, r3]
 8002554:	b2db      	uxtb	r3, r3
 8002556:	3301      	adds	r3, #1
 8002558:	b2da      	uxtb	r2, r3
 800255a:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <swToggle+0xd0>)
 800255c:	701a      	strb	r2, [r3, #0]
 800255e:	e00d      	b.n	800257c <swToggle+0xa4>
		} else if (actTick > 50) {
 8002560:	4b0f      	ldr	r3, [pc, #60]	; (80025a0 <swToggle+0xc8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b32      	cmp	r3, #50	; 0x32
 8002566:	d909      	bls.n	800257c <swToggle+0xa4>
			clickType = gpio_pins[GPIO_Pin] + 4;
 8002568:	1dbb      	adds	r3, r7, #6
 800256a:	881a      	ldrh	r2, [r3, #0]
 800256c:	4b0d      	ldr	r3, [pc, #52]	; (80025a4 <swToggle+0xcc>)
 800256e:	0052      	lsls	r2, r2, #1
 8002570:	5ad3      	ldrh	r3, [r2, r3]
 8002572:	b2db      	uxtb	r3, r3
 8002574:	3304      	adds	r3, #4
 8002576:	b2da      	uxtb	r2, r3
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <swToggle+0xd0>)
 800257a:	701a      	strb	r2, [r3, #0]
		}
		actTick = 0;
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <swToggle+0xc8>)
 800257e:	2200      	movs	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
		isPressed = 3;
 8002582:	4b06      	ldr	r3, [pc, #24]	; (800259c <swToggle+0xc4>)
 8002584:	2203      	movs	r2, #3
 8002586:	701a      	strb	r2, [r3, #0]
 8002588:	e001      	b.n	800258e <swToggle+0xb6>
	} else {
		__NOP();
 800258a:	46c0      	nop			; (mov r8, r8)
	}
}
 800258c:	46c0      	nop			; (mov r8, r8)
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	46bd      	mov	sp, r7
 8002592:	b002      	add	sp, #8
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			; (mov r8, r8)
 8002598:	50000c00 	.word	0x50000c00
 800259c:	20000000 	.word	0x20000000
 80025a0:	20000224 	.word	0x20000224
 80025a4:	08008e18 	.word	0x08008e18
 80025a8:	20000230 	.word	0x20000230

080025ac <HAL_GPIO_EXTI_Falling_Callback>:
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	0002      	movs	r2, r0
 80025b4:	1dbb      	adds	r3, r7, #6
 80025b6:	801a      	strh	r2, [r3, #0]
	swToggle(GPIO_Pin);
 80025b8:	1dbb      	adds	r3, r7, #6
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	0018      	movs	r0, r3
 80025be:	f7ff ff8b 	bl	80024d8 <swToggle>
}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b002      	add	sp, #8
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_GPIO_EXTI_Rising_Callback>:
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	0002      	movs	r2, r0
 80025d2:	1dbb      	adds	r3, r7, #6
 80025d4:	801a      	strh	r2, [r3, #0]
	swToggle(GPIO_Pin);
 80025d6:	1dbb      	adds	r3, r7, #6
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7ff ff7c 	bl	80024d8 <swToggle>
}
 80025e0:	46c0      	nop			; (mov r8, r8)
 80025e2:	46bd      	mov	sp, r7
 80025e4:	b002      	add	sp, #8
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <TIM14_Callback>:
volatile long delayForBlink = 0;
volatile long delay = 0;
// Przerwanie do odświeżania zegarka

void TIM14_Callback() {
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	if (delay == 0) {
 80025ec:	4bc9      	ldr	r3, [pc, #804]	; (8002914 <TIM14_Callback+0x32c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d125      	bne.n	8002640 <TIM14_Callback+0x58>
		HAL_GPIO_WritePin(DIG_Port[(curDig + 3) % 4], DIG_Pin[(curDig + 3) % 4],
 80025f4:	4bc8      	ldr	r3, [pc, #800]	; (8002918 <TIM14_Callback+0x330>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	3303      	adds	r3, #3
 80025fa:	4ac8      	ldr	r2, [pc, #800]	; (800291c <TIM14_Callback+0x334>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	d504      	bpl.n	800260a <TIM14_Callback+0x22>
 8002600:	3b01      	subs	r3, #1
 8002602:	2204      	movs	r2, #4
 8002604:	4252      	negs	r2, r2
 8002606:	4313      	orrs	r3, r2
 8002608:	3301      	adds	r3, #1
 800260a:	001a      	movs	r2, r3
 800260c:	4bc4      	ldr	r3, [pc, #784]	; (8002920 <TIM14_Callback+0x338>)
 800260e:	0092      	lsls	r2, r2, #2
 8002610:	58d0      	ldr	r0, [r2, r3]
 8002612:	4bc1      	ldr	r3, [pc, #772]	; (8002918 <TIM14_Callback+0x330>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	3303      	adds	r3, #3
 8002618:	4ac0      	ldr	r2, [pc, #768]	; (800291c <TIM14_Callback+0x334>)
 800261a:	4013      	ands	r3, r2
 800261c:	d504      	bpl.n	8002628 <TIM14_Callback+0x40>
 800261e:	3b01      	subs	r3, #1
 8002620:	2204      	movs	r2, #4
 8002622:	4252      	negs	r2, r2
 8002624:	4313      	orrs	r3, r2
 8002626:	3301      	adds	r3, #1
 8002628:	001a      	movs	r2, r3
 800262a:	4bbe      	ldr	r3, [pc, #760]	; (8002924 <TIM14_Callback+0x33c>)
 800262c:	0052      	lsls	r2, r2, #1
 800262e:	5ad3      	ldrh	r3, [r2, r3]
 8002630:	2200      	movs	r2, #0
 8002632:	0019      	movs	r1, r3
 8002634:	f003 fa4d 	bl	8005ad2 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		setDigit(10);
 8002638:	200a      	movs	r0, #10
 800263a:	f7ff ff09 	bl	8002450 <setDigit>
 800263e:	e19c      	b.n	800297a <TIM14_Callback+0x392>
	} else if (delay == 5) {
 8002640:	4bb4      	ldr	r3, [pc, #720]	; (8002914 <TIM14_Callback+0x32c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2b05      	cmp	r3, #5
 8002646:	d000      	beq.n	800264a <TIM14_Callback+0x62>
 8002648:	e128      	b.n	800289c <TIM14_Callback+0x2b4>
		HAL_GPIO_WritePin(DIG_Port[(curDig + 3) % 4], DIG_Pin[(curDig + 3) % 4],
 800264a:	4bb3      	ldr	r3, [pc, #716]	; (8002918 <TIM14_Callback+0x330>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	3303      	adds	r3, #3
 8002650:	4ab2      	ldr	r2, [pc, #712]	; (800291c <TIM14_Callback+0x334>)
 8002652:	4013      	ands	r3, r2
 8002654:	d504      	bpl.n	8002660 <TIM14_Callback+0x78>
 8002656:	3b01      	subs	r3, #1
 8002658:	2204      	movs	r2, #4
 800265a:	4252      	negs	r2, r2
 800265c:	4313      	orrs	r3, r2
 800265e:	3301      	adds	r3, #1
 8002660:	001a      	movs	r2, r3
 8002662:	4baf      	ldr	r3, [pc, #700]	; (8002920 <TIM14_Callback+0x338>)
 8002664:	0092      	lsls	r2, r2, #2
 8002666:	58d0      	ldr	r0, [r2, r3]
 8002668:	4bab      	ldr	r3, [pc, #684]	; (8002918 <TIM14_Callback+0x330>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	3303      	adds	r3, #3
 800266e:	4aab      	ldr	r2, [pc, #684]	; (800291c <TIM14_Callback+0x334>)
 8002670:	4013      	ands	r3, r2
 8002672:	d504      	bpl.n	800267e <TIM14_Callback+0x96>
 8002674:	3b01      	subs	r3, #1
 8002676:	2204      	movs	r2, #4
 8002678:	4252      	negs	r2, r2
 800267a:	4313      	orrs	r3, r2
 800267c:	3301      	adds	r3, #1
 800267e:	001a      	movs	r2, r3
 8002680:	4ba8      	ldr	r3, [pc, #672]	; (8002924 <TIM14_Callback+0x33c>)
 8002682:	0052      	lsls	r2, r2, #1
 8002684:	5ad3      	ldrh	r3, [r2, r3]
 8002686:	2200      	movs	r2, #0
 8002688:	0019      	movs	r1, r3
 800268a:	f003 fa22 	bl	8005ad2 <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		if (HAL_I2C_IsDeviceReady(&hi2c1,RTC_ADDRESS, 3,5) != HAL_OK) {
 800268e:	48a6      	ldr	r0, [pc, #664]	; (8002928 <TIM14_Callback+0x340>)
 8002690:	2305      	movs	r3, #5
 8002692:	2203      	movs	r2, #3
 8002694:	21d0      	movs	r1, #208	; 0xd0
 8002696:	f003 faf9 	bl	8005c8c <HAL_I2C_IsDeviceReady>
 800269a:	1e03      	subs	r3, r0, #0
 800269c:	d007      	beq.n	80026ae <TIM14_Callback+0xc6>
			setDigit(14 -  curDig);
 800269e:	4b9e      	ldr	r3, [pc, #632]	; (8002918 <TIM14_Callback+0x330>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	220e      	movs	r2, #14
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	0018      	movs	r0, r3
 80026a8:	f7ff fed2 	bl	8002450 <setDigit>
 80026ac:	e0e6      	b.n	800287c <TIM14_Callback+0x294>
		} else if (setupDig == curDig
 80026ae:	4b9f      	ldr	r3, [pc, #636]	; (800292c <TIM14_Callback+0x344>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	001a      	movs	r2, r3
 80026b4:	4b98      	ldr	r3, [pc, #608]	; (8002918 <TIM14_Callback+0x330>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d13a      	bne.n	8002732 <TIM14_Callback+0x14a>
				&& (setupMode == 1 || setupMode == 3 || setupMode == 4)) {
 80026bc:	4b9c      	ldr	r3, [pc, #624]	; (8002930 <TIM14_Callback+0x348>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d007      	beq.n	80026d4 <TIM14_Callback+0xec>
 80026c4:	4b9a      	ldr	r3, [pc, #616]	; (8002930 <TIM14_Callback+0x348>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b03      	cmp	r3, #3
 80026ca:	d003      	beq.n	80026d4 <TIM14_Callback+0xec>
 80026cc:	4b98      	ldr	r3, [pc, #608]	; (8002930 <TIM14_Callback+0x348>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d12e      	bne.n	8002732 <TIM14_Callback+0x14a>
			setDigit(
					(delayForBlink < 50000) ?
 80026d4:	4b97      	ldr	r3, [pc, #604]	; (8002934 <TIM14_Callback+0x34c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
			setDigit(
 80026d8:	4a97      	ldr	r2, [pc, #604]	; (8002938 <TIM14_Callback+0x350>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	dc24      	bgt.n	8002728 <TIM14_Callback+0x140>
							((int) (dispValue / pow(10.0, curDig)) % 10) : 10);
 80026de:	4b97      	ldr	r3, [pc, #604]	; (800293c <TIM14_Callback+0x354>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	0018      	movs	r0, r3
 80026e4:	f7ff fdba 	bl	800225c <__aeabi_i2d>
 80026e8:	0004      	movs	r4, r0
 80026ea:	000d      	movs	r5, r1
 80026ec:	4b8a      	ldr	r3, [pc, #552]	; (8002918 <TIM14_Callback+0x330>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	0018      	movs	r0, r3
 80026f2:	f7ff fdb3 	bl	800225c <__aeabi_i2d>
 80026f6:	0002      	movs	r2, r0
 80026f8:	000b      	movs	r3, r1
 80026fa:	2000      	movs	r0, #0
 80026fc:	4990      	ldr	r1, [pc, #576]	; (8002940 <TIM14_Callback+0x358>)
 80026fe:	f005 fc47 	bl	8007f90 <pow>
 8002702:	0002      	movs	r2, r0
 8002704:	000b      	movs	r3, r1
 8002706:	0020      	movs	r0, r4
 8002708:	0029      	movs	r1, r5
 800270a:	f7fe fb15 	bl	8000d38 <__aeabi_ddiv>
 800270e:	0002      	movs	r2, r0
 8002710:	000b      	movs	r3, r1
 8002712:	0010      	movs	r0, r2
 8002714:	0019      	movs	r1, r3
 8002716:	f7ff fd6b 	bl	80021f0 <__aeabi_d2iz>
 800271a:	0003      	movs	r3, r0
			setDigit(
 800271c:	210a      	movs	r1, #10
 800271e:	0018      	movs	r0, r3
 8002720:	f7fd fe5e 	bl	80003e0 <__aeabi_idivmod>
 8002724:	000b      	movs	r3, r1
 8002726:	e000      	b.n	800272a <TIM14_Callback+0x142>
 8002728:	230a      	movs	r3, #10
 800272a:	0018      	movs	r0, r3
 800272c:	f7ff fe90 	bl	8002450 <setDigit>
 8002730:	e0a4      	b.n	800287c <TIM14_Callback+0x294>
		} else if (setupDig == 0 && (curDig == 0 || curDig == 1)
 8002732:	4b7e      	ldr	r3, [pc, #504]	; (800292c <TIM14_Callback+0x344>)
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d13a      	bne.n	80027b0 <TIM14_Callback+0x1c8>
 800273a:	4b77      	ldr	r3, [pc, #476]	; (8002918 <TIM14_Callback+0x330>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <TIM14_Callback+0x162>
 8002742:	4b75      	ldr	r3, [pc, #468]	; (8002918 <TIM14_Callback+0x330>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d132      	bne.n	80027b0 <TIM14_Callback+0x1c8>
				&& setupMode == 2) {
 800274a:	4b79      	ldr	r3, [pc, #484]	; (8002930 <TIM14_Callback+0x348>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b02      	cmp	r3, #2
 8002750:	d12e      	bne.n	80027b0 <TIM14_Callback+0x1c8>
			setDigit(
					(delayForBlink < 50000) ?
 8002752:	4b78      	ldr	r3, [pc, #480]	; (8002934 <TIM14_Callback+0x34c>)
 8002754:	681b      	ldr	r3, [r3, #0]
			setDigit(
 8002756:	4a78      	ldr	r2, [pc, #480]	; (8002938 <TIM14_Callback+0x350>)
 8002758:	4293      	cmp	r3, r2
 800275a:	dc24      	bgt.n	80027a6 <TIM14_Callback+0x1be>
							((int) (dispValue / pow(10.0, curDig)) % 10) : 10);
 800275c:	4b77      	ldr	r3, [pc, #476]	; (800293c <TIM14_Callback+0x354>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0018      	movs	r0, r3
 8002762:	f7ff fd7b 	bl	800225c <__aeabi_i2d>
 8002766:	0004      	movs	r4, r0
 8002768:	000d      	movs	r5, r1
 800276a:	4b6b      	ldr	r3, [pc, #428]	; (8002918 <TIM14_Callback+0x330>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	0018      	movs	r0, r3
 8002770:	f7ff fd74 	bl	800225c <__aeabi_i2d>
 8002774:	0002      	movs	r2, r0
 8002776:	000b      	movs	r3, r1
 8002778:	2000      	movs	r0, #0
 800277a:	4971      	ldr	r1, [pc, #452]	; (8002940 <TIM14_Callback+0x358>)
 800277c:	f005 fc08 	bl	8007f90 <pow>
 8002780:	0002      	movs	r2, r0
 8002782:	000b      	movs	r3, r1
 8002784:	0020      	movs	r0, r4
 8002786:	0029      	movs	r1, r5
 8002788:	f7fe fad6 	bl	8000d38 <__aeabi_ddiv>
 800278c:	0002      	movs	r2, r0
 800278e:	000b      	movs	r3, r1
 8002790:	0010      	movs	r0, r2
 8002792:	0019      	movs	r1, r3
 8002794:	f7ff fd2c 	bl	80021f0 <__aeabi_d2iz>
 8002798:	0003      	movs	r3, r0
			setDigit(
 800279a:	210a      	movs	r1, #10
 800279c:	0018      	movs	r0, r3
 800279e:	f7fd fe1f 	bl	80003e0 <__aeabi_idivmod>
 80027a2:	000b      	movs	r3, r1
 80027a4:	e000      	b.n	80027a8 <TIM14_Callback+0x1c0>
 80027a6:	230a      	movs	r3, #10
 80027a8:	0018      	movs	r0, r3
 80027aa:	f7ff fe51 	bl	8002450 <setDigit>
 80027ae:	e065      	b.n	800287c <TIM14_Callback+0x294>
		} else if (setupDig == 1 && (curDig == 2 || curDig == 3)
 80027b0:	4b5e      	ldr	r3, [pc, #376]	; (800292c <TIM14_Callback+0x344>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d13a      	bne.n	800282e <TIM14_Callback+0x246>
 80027b8:	4b57      	ldr	r3, [pc, #348]	; (8002918 <TIM14_Callback+0x330>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d003      	beq.n	80027c8 <TIM14_Callback+0x1e0>
 80027c0:	4b55      	ldr	r3, [pc, #340]	; (8002918 <TIM14_Callback+0x330>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	d132      	bne.n	800282e <TIM14_Callback+0x246>
				&& setupMode == 2) {
 80027c8:	4b59      	ldr	r3, [pc, #356]	; (8002930 <TIM14_Callback+0x348>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d12e      	bne.n	800282e <TIM14_Callback+0x246>
			setDigit(
					(delayForBlink < 50000) ?
 80027d0:	4b58      	ldr	r3, [pc, #352]	; (8002934 <TIM14_Callback+0x34c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
			setDigit(
 80027d4:	4a58      	ldr	r2, [pc, #352]	; (8002938 <TIM14_Callback+0x350>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	dc24      	bgt.n	8002824 <TIM14_Callback+0x23c>
							((int) (dispValue / pow(10.0, curDig)) % 10) : 10);
 80027da:	4b58      	ldr	r3, [pc, #352]	; (800293c <TIM14_Callback+0x354>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	0018      	movs	r0, r3
 80027e0:	f7ff fd3c 	bl	800225c <__aeabi_i2d>
 80027e4:	0004      	movs	r4, r0
 80027e6:	000d      	movs	r5, r1
 80027e8:	4b4b      	ldr	r3, [pc, #300]	; (8002918 <TIM14_Callback+0x330>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	0018      	movs	r0, r3
 80027ee:	f7ff fd35 	bl	800225c <__aeabi_i2d>
 80027f2:	0002      	movs	r2, r0
 80027f4:	000b      	movs	r3, r1
 80027f6:	2000      	movs	r0, #0
 80027f8:	4951      	ldr	r1, [pc, #324]	; (8002940 <TIM14_Callback+0x358>)
 80027fa:	f005 fbc9 	bl	8007f90 <pow>
 80027fe:	0002      	movs	r2, r0
 8002800:	000b      	movs	r3, r1
 8002802:	0020      	movs	r0, r4
 8002804:	0029      	movs	r1, r5
 8002806:	f7fe fa97 	bl	8000d38 <__aeabi_ddiv>
 800280a:	0002      	movs	r2, r0
 800280c:	000b      	movs	r3, r1
 800280e:	0010      	movs	r0, r2
 8002810:	0019      	movs	r1, r3
 8002812:	f7ff fced 	bl	80021f0 <__aeabi_d2iz>
 8002816:	0003      	movs	r3, r0
			setDigit(
 8002818:	210a      	movs	r1, #10
 800281a:	0018      	movs	r0, r3
 800281c:	f7fd fde0 	bl	80003e0 <__aeabi_idivmod>
 8002820:	000b      	movs	r3, r1
 8002822:	e000      	b.n	8002826 <TIM14_Callback+0x23e>
 8002824:	230a      	movs	r3, #10
 8002826:	0018      	movs	r0, r3
 8002828:	f7ff fe12 	bl	8002450 <setDigit>
 800282c:	e026      	b.n	800287c <TIM14_Callback+0x294>
		} else {
			setDigit((int) (dispValue / pow(10.0, curDig)) % 10);
 800282e:	4b43      	ldr	r3, [pc, #268]	; (800293c <TIM14_Callback+0x354>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	0018      	movs	r0, r3
 8002834:	f7ff fd12 	bl	800225c <__aeabi_i2d>
 8002838:	0004      	movs	r4, r0
 800283a:	000d      	movs	r5, r1
 800283c:	4b36      	ldr	r3, [pc, #216]	; (8002918 <TIM14_Callback+0x330>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	0018      	movs	r0, r3
 8002842:	f7ff fd0b 	bl	800225c <__aeabi_i2d>
 8002846:	0002      	movs	r2, r0
 8002848:	000b      	movs	r3, r1
 800284a:	2000      	movs	r0, #0
 800284c:	493c      	ldr	r1, [pc, #240]	; (8002940 <TIM14_Callback+0x358>)
 800284e:	f005 fb9f 	bl	8007f90 <pow>
 8002852:	0002      	movs	r2, r0
 8002854:	000b      	movs	r3, r1
 8002856:	0020      	movs	r0, r4
 8002858:	0029      	movs	r1, r5
 800285a:	f7fe fa6d 	bl	8000d38 <__aeabi_ddiv>
 800285e:	0002      	movs	r2, r0
 8002860:	000b      	movs	r3, r1
 8002862:	0010      	movs	r0, r2
 8002864:	0019      	movs	r1, r3
 8002866:	f7ff fcc3 	bl	80021f0 <__aeabi_d2iz>
 800286a:	0003      	movs	r3, r0
 800286c:	210a      	movs	r1, #10
 800286e:	0018      	movs	r0, r3
 8002870:	f7fd fdb6 	bl	80003e0 <__aeabi_idivmod>
 8002874:	000b      	movs	r3, r1
 8002876:	0018      	movs	r0, r3
 8002878:	f7ff fdea 	bl	8002450 <setDigit>
		}
		HAL_GPIO_WritePin(SEG_Port[7], SEG_Pin[7],
 800287c:	23a0      	movs	r3, #160	; 0xa0
 800287e:	05d8      	lsls	r0, r3, #23
 8002880:	2180      	movs	r1, #128	; 0x80
				((setupMode - 1) == curDig) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002882:	4b2b      	ldr	r3, [pc, #172]	; (8002930 <TIM14_Callback+0x348>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	1e5a      	subs	r2, r3, #1
		HAL_GPIO_WritePin(SEG_Port[7], SEG_Pin[7],
 8002888:	4b23      	ldr	r3, [pc, #140]	; (8002918 <TIM14_Callback+0x330>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	425a      	negs	r2, r3
 8002890:	4153      	adcs	r3, r2
 8002892:	b2db      	uxtb	r3, r3
 8002894:	001a      	movs	r2, r3
 8002896:	f003 f91c 	bl	8005ad2 <HAL_GPIO_WritePin>
 800289a:	e06e      	b.n	800297a <TIM14_Callback+0x392>
	} else if (setupMode == 2) {
 800289c:	4b24      	ldr	r3, [pc, #144]	; (8002930 <TIM14_Callback+0x348>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d153      	bne.n	800294c <TIM14_Callback+0x364>
		if (curDig == 0 || curDig == 1) {
 80028a4:	4b1c      	ldr	r3, [pc, #112]	; (8002918 <TIM14_Callback+0x330>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <TIM14_Callback+0x2cc>
 80028ac:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <TIM14_Callback+0x330>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d117      	bne.n	80028e4 <TIM14_Callback+0x2fc>
			if (delay == 126 - onBright) {
 80028b4:	4b23      	ldr	r3, [pc, #140]	; (8002944 <TIM14_Callback+0x35c>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	001a      	movs	r2, r3
 80028ba:	237e      	movs	r3, #126	; 0x7e
 80028bc:	1a9a      	subs	r2, r3, r2
 80028be:	4b15      	ldr	r3, [pc, #84]	; (8002914 <TIM14_Callback+0x32c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d159      	bne.n	800297a <TIM14_Callback+0x392>
				HAL_GPIO_WritePin(DIG_Port[curDig], DIG_Pin[curDig],
 80028c6:	4b14      	ldr	r3, [pc, #80]	; (8002918 <TIM14_Callback+0x330>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	4b15      	ldr	r3, [pc, #84]	; (8002920 <TIM14_Callback+0x338>)
 80028cc:	0092      	lsls	r2, r2, #2
 80028ce:	58d0      	ldr	r0, [r2, r3]
 80028d0:	4b11      	ldr	r3, [pc, #68]	; (8002918 <TIM14_Callback+0x330>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b13      	ldr	r3, [pc, #76]	; (8002924 <TIM14_Callback+0x33c>)
 80028d6:	0052      	lsls	r2, r2, #1
 80028d8:	5ad3      	ldrh	r3, [r2, r3]
 80028da:	2201      	movs	r2, #1
 80028dc:	0019      	movs	r1, r3
 80028de:	f003 f8f8 	bl	8005ad2 <HAL_GPIO_WritePin>
			if (delay == 126 - onBright) {
 80028e2:	e04a      	b.n	800297a <TIM14_Callback+0x392>
						GPIO_PIN_SET);
			}
		} else {
			if (delay == 126 - offBright) {
 80028e4:	4b18      	ldr	r3, [pc, #96]	; (8002948 <TIM14_Callback+0x360>)
 80028e6:	881b      	ldrh	r3, [r3, #0]
 80028e8:	001a      	movs	r2, r3
 80028ea:	237e      	movs	r3, #126	; 0x7e
 80028ec:	1a9a      	subs	r2, r3, r2
 80028ee:	4b09      	ldr	r3, [pc, #36]	; (8002914 <TIM14_Callback+0x32c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d141      	bne.n	800297a <TIM14_Callback+0x392>
				HAL_GPIO_WritePin(DIG_Port[curDig], DIG_Pin[curDig],
 80028f6:	4b08      	ldr	r3, [pc, #32]	; (8002918 <TIM14_Callback+0x330>)
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4b09      	ldr	r3, [pc, #36]	; (8002920 <TIM14_Callback+0x338>)
 80028fc:	0092      	lsls	r2, r2, #2
 80028fe:	58d0      	ldr	r0, [r2, r3]
 8002900:	4b05      	ldr	r3, [pc, #20]	; (8002918 <TIM14_Callback+0x330>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b07      	ldr	r3, [pc, #28]	; (8002924 <TIM14_Callback+0x33c>)
 8002906:	0052      	lsls	r2, r2, #1
 8002908:	5ad3      	ldrh	r3, [r2, r3]
 800290a:	2201      	movs	r2, #1
 800290c:	0019      	movs	r1, r3
 800290e:	f003 f8e0 	bl	8005ad2 <HAL_GPIO_WritePin>
 8002912:	e032      	b.n	800297a <TIM14_Callback+0x392>
 8002914:	20000240 	.word	0x20000240
 8002918:	2000022c 	.word	0x2000022c
 800291c:	80000003 	.word	0x80000003
 8002920:	08008e00 	.word	0x08008e00
 8002924:	08008e10 	.word	0x08008e10
 8002928:	200000f8 	.word	0x200000f8
 800292c:	20000232 	.word	0x20000232
 8002930:	20000231 	.word	0x20000231
 8002934:	2000023c 	.word	0x2000023c
 8002938:	0000c34f 	.word	0x0000c34f
 800293c:	20000228 	.word	0x20000228
 8002940:	40240000 	.word	0x40240000
 8002944:	20000004 	.word	0x20000004
 8002948:	20000006 	.word	0x20000006
						GPIO_PIN_SET);
			}

		}
	} else if (delay >= (126 - brightness)) {
 800294c:	4b21      	ldr	r3, [pc, #132]	; (80029d4 <TIM14_Callback+0x3ec>)
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	001a      	movs	r2, r3
 8002952:	237e      	movs	r3, #126	; 0x7e
 8002954:	1a9a      	subs	r2, r3, r2
 8002956:	4b20      	ldr	r3, [pc, #128]	; (80029d8 <TIM14_Callback+0x3f0>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	429a      	cmp	r2, r3
 800295c:	dc0d      	bgt.n	800297a <TIM14_Callback+0x392>
		HAL_GPIO_WritePin(DIG_Port[curDig], DIG_Pin[curDig], GPIO_PIN_SET);
 800295e:	4b1f      	ldr	r3, [pc, #124]	; (80029dc <TIM14_Callback+0x3f4>)
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	4b1f      	ldr	r3, [pc, #124]	; (80029e0 <TIM14_Callback+0x3f8>)
 8002964:	0092      	lsls	r2, r2, #2
 8002966:	58d0      	ldr	r0, [r2, r3]
 8002968:	4b1c      	ldr	r3, [pc, #112]	; (80029dc <TIM14_Callback+0x3f4>)
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	4b1d      	ldr	r3, [pc, #116]	; (80029e4 <TIM14_Callback+0x3fc>)
 800296e:	0052      	lsls	r2, r2, #1
 8002970:	5ad3      	ldrh	r3, [r2, r3]
 8002972:	2201      	movs	r2, #1
 8002974:	0019      	movs	r1, r3
 8002976:	f003 f8ac 	bl	8005ad2 <HAL_GPIO_WritePin>

	}

	if (delay == 125) {
 800297a:	4b17      	ldr	r3, [pc, #92]	; (80029d8 <TIM14_Callback+0x3f0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b7d      	cmp	r3, #125	; 0x7d
 8002980:	d111      	bne.n	80029a6 <TIM14_Callback+0x3be>
		delay = 0;
 8002982:	4b15      	ldr	r3, [pc, #84]	; (80029d8 <TIM14_Callback+0x3f0>)
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
		curDig = (curDig + 1) % 4;
 8002988:	4b14      	ldr	r3, [pc, #80]	; (80029dc <TIM14_Callback+0x3f4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	3301      	adds	r3, #1
 800298e:	4a16      	ldr	r2, [pc, #88]	; (80029e8 <TIM14_Callback+0x400>)
 8002990:	4013      	ands	r3, r2
 8002992:	d504      	bpl.n	800299e <TIM14_Callback+0x3b6>
 8002994:	3b01      	subs	r3, #1
 8002996:	2204      	movs	r2, #4
 8002998:	4252      	negs	r2, r2
 800299a:	4313      	orrs	r3, r2
 800299c:	3301      	adds	r3, #1
 800299e:	001a      	movs	r2, r3
 80029a0:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <TIM14_Callback+0x3f4>)
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	e004      	b.n	80029b0 <TIM14_Callback+0x3c8>
	} else {
		delay++;
 80029a6:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <TIM14_Callback+0x3f0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	4b0a      	ldr	r3, [pc, #40]	; (80029d8 <TIM14_Callback+0x3f0>)
 80029ae:	601a      	str	r2, [r3, #0]
	}
	if (delayForBlink == 100000) {
 80029b0:	4b0e      	ldr	r3, [pc, #56]	; (80029ec <TIM14_Callback+0x404>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a0e      	ldr	r2, [pc, #56]	; (80029f0 <TIM14_Callback+0x408>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d103      	bne.n	80029c2 <TIM14_Callback+0x3da>
		delayForBlink = 0;
 80029ba:	4b0c      	ldr	r3, [pc, #48]	; (80029ec <TIM14_Callback+0x404>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
	} else {
		delayForBlink++;
	}
}
 80029c0:	e004      	b.n	80029cc <TIM14_Callback+0x3e4>
		delayForBlink++;
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <TIM14_Callback+0x404>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	1c5a      	adds	r2, r3, #1
 80029c8:	4b08      	ldr	r3, [pc, #32]	; (80029ec <TIM14_Callback+0x404>)
 80029ca:	601a      	str	r2, [r3, #0]
}
 80029cc:	46c0      	nop			; (mov r8, r8)
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bdb0      	pop	{r4, r5, r7, pc}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	20000234 	.word	0x20000234
 80029d8:	20000240 	.word	0x20000240
 80029dc:	2000022c 	.word	0x2000022c
 80029e0:	08008e00 	.word	0x08008e00
 80029e4:	08008e10 	.word	0x08008e10
 80029e8:	80000003 	.word	0x80000003
 80029ec:	2000023c 	.word	0x2000023c
 80029f0:	000186a0 	.word	0x000186a0

080029f4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80029f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80029fa:	f001 fd85 	bl	8004508 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80029fe:	f001 f92b 	bl	8003c58 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002a02:	f001 fae5 	bl	8003fd0 <MX_GPIO_Init>
	MX_ADC1_Init();
 8002a06:	f001 f985 	bl	8003d14 <MX_ADC1_Init>
	MX_TIM3_Init();
 8002a0a:	f001 fa5d 	bl	8003ec8 <MX_TIM3_Init>
	MX_TIM14_Init();
 8002a0e:	f001 fabb 	bl	8003f88 <MX_TIM14_Init>
	MX_RTC_Init();
 8002a12:	f001 fa2b 	bl	8003e6c <MX_RTC_Init>
	MX_I2C1_Init();
 8002a16:	f001 f9e9 	bl	8003dec <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADCEx_Calibration_Start(&hadc1);
 8002a1a:	4ba7      	ldr	r3, [pc, #668]	; (8002cb8 <main+0x2c4>)
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f002 fd23 	bl	8005468 <HAL_ADCEx_Calibration_Start>
	HAL_TIM_Base_Start_IT(&htim14);
 8002a22:	4ba6      	ldr	r3, [pc, #664]	; (8002cbc <main+0x2c8>)
 8002a24:	0018      	movs	r0, r3
 8002a26:	f004 fb03 	bl	8007030 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8002a2a:	4ba5      	ldr	r3, [pc, #660]	; (8002cc0 <main+0x2cc>)
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f004 faff 	bl	8007030 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002a32:	4ba3      	ldr	r3, [pc, #652]	; (8002cc0 <main+0x2cc>)
 8002a34:	2100      	movs	r1, #0
 8002a36:	0018      	movs	r0, r3
 8002a38:	f004 fba0 	bl	800717c <HAL_TIM_PWM_Start>

	onTime = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 8002a3c:	4ba1      	ldr	r3, [pc, #644]	; (8002cc4 <main+0x2d0>)
 8002a3e:	2100      	movs	r1, #0
 8002a40:	0018      	movs	r0, r3
 8002a42:	f004 fa82 	bl	8006f4a <HAL_RTCEx_BKUPRead>
 8002a46:	0003      	movs	r3, r0
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	4b9f      	ldr	r3, [pc, #636]	; (8002cc8 <main+0x2d4>)
 8002a4c:	801a      	strh	r2, [r3, #0]
	offTime = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8002a4e:	4b9d      	ldr	r3, [pc, #628]	; (8002cc4 <main+0x2d0>)
 8002a50:	2101      	movs	r1, #1
 8002a52:	0018      	movs	r0, r3
 8002a54:	f004 fa79 	bl	8006f4a <HAL_RTCEx_BKUPRead>
 8002a58:	0003      	movs	r3, r0
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	4b9b      	ldr	r3, [pc, #620]	; (8002ccc <main+0x2d8>)
 8002a5e:	801a      	strh	r2, [r3, #0]
	onBright =
			(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2) != 0) ?
 8002a60:	4b98      	ldr	r3, [pc, #608]	; (8002cc4 <main+0x2d0>)
 8002a62:	2102      	movs	r1, #2
 8002a64:	0018      	movs	r0, r3
 8002a66:	f004 fa70 	bl	8006f4a <HAL_RTCEx_BKUPRead>
 8002a6a:	1e03      	subs	r3, r0, #0
	onBright =
 8002a6c:	d007      	beq.n	8002a7e <main+0x8a>
					HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2) : 50;
 8002a6e:	4b95      	ldr	r3, [pc, #596]	; (8002cc4 <main+0x2d0>)
 8002a70:	2102      	movs	r1, #2
 8002a72:	0018      	movs	r0, r3
 8002a74:	f004 fa69 	bl	8006f4a <HAL_RTCEx_BKUPRead>
 8002a78:	0003      	movs	r3, r0
	onBright =
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	e000      	b.n	8002a80 <main+0x8c>
 8002a7e:	2232      	movs	r2, #50	; 0x32
 8002a80:	4b93      	ldr	r3, [pc, #588]	; (8002cd0 <main+0x2dc>)
 8002a82:	801a      	strh	r2, [r3, #0]
	offBright = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 8002a84:	4b8f      	ldr	r3, [pc, #572]	; (8002cc4 <main+0x2d0>)
 8002a86:	2103      	movs	r1, #3
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f004 fa5e 	bl	8006f4a <HAL_RTCEx_BKUPRead>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	4b90      	ldr	r3, [pc, #576]	; (8002cd4 <main+0x2e0>)
 8002a94:	801a      	strh	r2, [r3, #0]
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

// Obsługa przetwornicy
		HAL_ADC_Start(&hadc1);
 8002a96:	4b88      	ldr	r3, [pc, #544]	; (8002cb8 <main+0x2c4>)
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f002 f8bb 	bl	8004c14 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	425a      	negs	r2, r3
 8002aa2:	4b85      	ldr	r3, [pc, #532]	; (8002cb8 <main+0x2c4>)
 8002aa4:	0011      	movs	r1, r2
 8002aa6:	0018      	movs	r0, r3
 8002aa8:	f002 f902 	bl	8004cb0 <HAL_ADC_PollForConversion>
		uint32_t value = HAL_ADC_GetValue(&hadc1);
 8002aac:	4b82      	ldr	r3, [pc, #520]	; (8002cb8 <main+0x2c4>)
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f002 f992 	bl	8004dd8 <HAL_ADC_GetValue>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	60fb      	str	r3, [r7, #12]
		float voltage = (((3.3 * value)) / 4096) * 33.6;
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f7ff fbff 	bl	80022bc <__aeabi_ui2d>
 8002abe:	4a86      	ldr	r2, [pc, #536]	; (8002cd8 <main+0x2e4>)
 8002ac0:	4b86      	ldr	r3, [pc, #536]	; (8002cdc <main+0x2e8>)
 8002ac2:	f7fe fd33 	bl	800152c <__aeabi_dmul>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	000b      	movs	r3, r1
 8002aca:	0010      	movs	r0, r2
 8002acc:	0019      	movs	r1, r3
 8002ace:	2200      	movs	r2, #0
 8002ad0:	4b83      	ldr	r3, [pc, #524]	; (8002ce0 <main+0x2ec>)
 8002ad2:	f7fe f931 	bl	8000d38 <__aeabi_ddiv>
 8002ad6:	0002      	movs	r2, r0
 8002ad8:	000b      	movs	r3, r1
 8002ada:	0010      	movs	r0, r2
 8002adc:	0019      	movs	r1, r3
 8002ade:	4a81      	ldr	r2, [pc, #516]	; (8002ce4 <main+0x2f0>)
 8002ae0:	4b81      	ldr	r3, [pc, #516]	; (8002ce8 <main+0x2f4>)
 8002ae2:	f7fe fd23 	bl	800152c <__aeabi_dmul>
 8002ae6:	0002      	movs	r2, r0
 8002ae8:	000b      	movs	r3, r1
 8002aea:	0010      	movs	r0, r2
 8002aec:	0019      	movs	r1, r3
 8002aee:	f7ff fc0b 	bl	8002308 <__aeabi_d2f>
 8002af2:	1c03      	adds	r3, r0, #0
 8002af4:	60bb      	str	r3, [r7, #8]
		if (40 < voltage) {
 8002af6:	497d      	ldr	r1, [pc, #500]	; (8002cec <main+0x2f8>)
 8002af8:	68b8      	ldr	r0, [r7, #8]
 8002afa:	f7fd fcdb 	bl	80004b4 <__aeabi_fcmpgt>
 8002afe:	1e03      	subs	r3, r0, #0
 8002b00:	d00a      	beq.n	8002b18 <main+0x124>
			if (pwm > 0)
 8002b02:	4b7b      	ldr	r3, [pc, #492]	; (8002cf0 <main+0x2fc>)
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d010      	beq.n	8002b2c <main+0x138>
				pwm--;
 8002b0a:	4b79      	ldr	r3, [pc, #484]	; (8002cf0 <main+0x2fc>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	4b77      	ldr	r3, [pc, #476]	; (8002cf0 <main+0x2fc>)
 8002b14:	801a      	strh	r2, [r3, #0]
 8002b16:	e009      	b.n	8002b2c <main+0x138>
		} else {
			if (pwm < 198)
 8002b18:	4b75      	ldr	r3, [pc, #468]	; (8002cf0 <main+0x2fc>)
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	2bc5      	cmp	r3, #197	; 0xc5
 8002b1e:	d805      	bhi.n	8002b2c <main+0x138>
				pwm++;
 8002b20:	4b73      	ldr	r3, [pc, #460]	; (8002cf0 <main+0x2fc>)
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	3301      	adds	r3, #1
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	4b71      	ldr	r3, [pc, #452]	; (8002cf0 <main+0x2fc>)
 8002b2a:	801a      	strh	r2, [r3, #0]
		}
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 8002b2c:	4b70      	ldr	r3, [pc, #448]	; (8002cf0 <main+0x2fc>)
 8002b2e:	881a      	ldrh	r2, [r3, #0]
 8002b30:	4b63      	ldr	r3, [pc, #396]	; (8002cc0 <main+0x2cc>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	635a      	str	r2, [r3, #52]	; 0x34
		if (setupMode == 0) { // Dla setupMode równego 0 zegarek pracuje normalnie
 8002b36:	4b6f      	ldr	r3, [pc, #444]	; (8002cf4 <main+0x300>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d000      	beq.n	8002b40 <main+0x14c>
 8002b3e:	e067      	b.n	8002c10 <main+0x21c>

			if (dispValue % 100 != time.Minutes) {
 8002b40:	4b6d      	ldr	r3, [pc, #436]	; (8002cf8 <main+0x304>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2164      	movs	r1, #100	; 0x64
 8002b46:	0018      	movs	r0, r3
 8002b48:	f7fd fc4a 	bl	80003e0 <__aeabi_idivmod>
 8002b4c:	000b      	movs	r3, r1
 8002b4e:	001a      	movs	r2, r3
 8002b50:	4b6a      	ldr	r3, [pc, #424]	; (8002cfc <main+0x308>)
 8002b52:	785b      	ldrb	r3, [r3, #1]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d009      	beq.n	8002b6c <main+0x178>
				dispValue = (time.Hours * 100) + time.Minutes;
 8002b58:	4b68      	ldr	r3, [pc, #416]	; (8002cfc <main+0x308>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	001a      	movs	r2, r3
 8002b5e:	2364      	movs	r3, #100	; 0x64
 8002b60:	4353      	muls	r3, r2
 8002b62:	4a66      	ldr	r2, [pc, #408]	; (8002cfc <main+0x308>)
 8002b64:	7852      	ldrb	r2, [r2, #1]
 8002b66:	189a      	adds	r2, r3, r2
 8002b68:	4b63      	ldr	r3, [pc, #396]	; (8002cf8 <main+0x304>)
 8002b6a:	601a      	str	r2, [r3, #0]
			}
			if (onTime < offTime) {
 8002b6c:	4b56      	ldr	r3, [pc, #344]	; (8002cc8 <main+0x2d4>)
 8002b6e:	881a      	ldrh	r2, [r3, #0]
 8002b70:	4b56      	ldr	r3, [pc, #344]	; (8002ccc <main+0x2d8>)
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d217      	bcs.n	8002ba8 <main+0x1b4>
				if (dispValue >= onTime && dispValue < offTime) {
 8002b78:	4b53      	ldr	r3, [pc, #332]	; (8002cc8 <main+0x2d4>)
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	001a      	movs	r2, r3
 8002b7e:	4b5e      	ldr	r3, [pc, #376]	; (8002cf8 <main+0x304>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	dc0b      	bgt.n	8002b9e <main+0x1aa>
 8002b86:	4b51      	ldr	r3, [pc, #324]	; (8002ccc <main+0x2d8>)
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	001a      	movs	r2, r3
 8002b8c:	4b5a      	ldr	r3, [pc, #360]	; (8002cf8 <main+0x304>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	dd04      	ble.n	8002b9e <main+0x1aa>
					brightness = onBright;
 8002b94:	4b4e      	ldr	r3, [pc, #312]	; (8002cd0 <main+0x2dc>)
 8002b96:	881a      	ldrh	r2, [r3, #0]
 8002b98:	4b59      	ldr	r3, [pc, #356]	; (8002d00 <main+0x30c>)
 8002b9a:	801a      	strh	r2, [r3, #0]
 8002b9c:	e026      	b.n	8002bec <main+0x1f8>
				} else {
					brightness = offBright;
 8002b9e:	4b4d      	ldr	r3, [pc, #308]	; (8002cd4 <main+0x2e0>)
 8002ba0:	881a      	ldrh	r2, [r3, #0]
 8002ba2:	4b57      	ldr	r3, [pc, #348]	; (8002d00 <main+0x30c>)
 8002ba4:	801a      	strh	r2, [r3, #0]
 8002ba6:	e021      	b.n	8002bec <main+0x1f8>
				}

			} else if (onTime > offTime) {
 8002ba8:	4b47      	ldr	r3, [pc, #284]	; (8002cc8 <main+0x2d4>)
 8002baa:	881a      	ldrh	r2, [r3, #0]
 8002bac:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <main+0x2d8>)
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d917      	bls.n	8002be4 <main+0x1f0>
				if (dispValue < onTime && dispValue >= offTime) {
 8002bb4:	4b44      	ldr	r3, [pc, #272]	; (8002cc8 <main+0x2d4>)
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	001a      	movs	r2, r3
 8002bba:	4b4f      	ldr	r3, [pc, #316]	; (8002cf8 <main+0x304>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	dd0b      	ble.n	8002bda <main+0x1e6>
 8002bc2:	4b42      	ldr	r3, [pc, #264]	; (8002ccc <main+0x2d8>)
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	001a      	movs	r2, r3
 8002bc8:	4b4b      	ldr	r3, [pc, #300]	; (8002cf8 <main+0x304>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	dc04      	bgt.n	8002bda <main+0x1e6>
					brightness = offBright;
 8002bd0:	4b40      	ldr	r3, [pc, #256]	; (8002cd4 <main+0x2e0>)
 8002bd2:	881a      	ldrh	r2, [r3, #0]
 8002bd4:	4b4a      	ldr	r3, [pc, #296]	; (8002d00 <main+0x30c>)
 8002bd6:	801a      	strh	r2, [r3, #0]
 8002bd8:	e008      	b.n	8002bec <main+0x1f8>
				} else {
					brightness = onBright;
 8002bda:	4b3d      	ldr	r3, [pc, #244]	; (8002cd0 <main+0x2dc>)
 8002bdc:	881a      	ldrh	r2, [r3, #0]
 8002bde:	4b48      	ldr	r3, [pc, #288]	; (8002d00 <main+0x30c>)
 8002be0:	801a      	strh	r2, [r3, #0]
 8002be2:	e003      	b.n	8002bec <main+0x1f8>
				}
			} else {
				brightness = onBright;
 8002be4:	4b3a      	ldr	r3, [pc, #232]	; (8002cd0 <main+0x2dc>)
 8002be6:	881a      	ldrh	r2, [r3, #0]
 8002be8:	4b45      	ldr	r3, [pc, #276]	; (8002d00 <main+0x30c>)
 8002bea:	801a      	strh	r2, [r3, #0]
			}
			if (clickType == 5) {
 8002bec:	4b45      	ldr	r3, [pc, #276]	; (8002d04 <main+0x310>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	2b05      	cmp	r3, #5
 8002bf2:	d000      	beq.n	8002bf6 <main+0x202>
 8002bf4:	e74f      	b.n	8002a96 <main+0xa2>
				clickType = 0;
 8002bf6:	4b43      	ldr	r3, [pc, #268]	; (8002d04 <main+0x310>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]
				setupDig = 0;
 8002bfc:	4b42      	ldr	r3, [pc, #264]	; (8002d08 <main+0x314>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	701a      	strb	r2, [r3, #0]
				setupMode++;
 8002c02:	4b3c      	ldr	r3, [pc, #240]	; (8002cf4 <main+0x300>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	3301      	adds	r3, #1
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	4b3a      	ldr	r3, [pc, #232]	; (8002cf4 <main+0x300>)
 8002c0c:	701a      	strb	r2, [r3, #0]
 8002c0e:	e742      	b.n	8002a96 <main+0xa2>
			}
		} else if (setupMode != 5) {
 8002c10:	4b38      	ldr	r3, [pc, #224]	; (8002cf4 <main+0x300>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	2b05      	cmp	r3, #5
 8002c16:	d100      	bne.n	8002c1a <main+0x226>
 8002c18:	e73d      	b.n	8002a96 <main+0xa2>
			brightness = 50;
 8002c1a:	4b39      	ldr	r3, [pc, #228]	; (8002d00 <main+0x30c>)
 8002c1c:	2232      	movs	r2, #50	; 0x32
 8002c1e:	801a      	strh	r2, [r3, #0]
			if (clickType == 5) {
 8002c20:	4b38      	ldr	r3, [pc, #224]	; (8002d04 <main+0x310>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b05      	cmp	r3, #5
 8002c26:	d106      	bne.n	8002c36 <main+0x242>
				clickType = 0;
 8002c28:	4b36      	ldr	r3, [pc, #216]	; (8002d04 <main+0x310>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
				setupMode = 0;
 8002c2e:	4b31      	ldr	r3, [pc, #196]	; (8002cf4 <main+0x300>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]
 8002c34:	e02c      	b.n	8002c90 <main+0x29c>
			} else if (clickType == 4) {
 8002c36:	4b33      	ldr	r3, [pc, #204]	; (8002d04 <main+0x310>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	d112      	bne.n	8002c64 <main+0x270>
				clickType = 0;
 8002c3e:	4b31      	ldr	r3, [pc, #196]	; (8002d04 <main+0x310>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
				setupDig = 0;
 8002c44:	4b30      	ldr	r3, [pc, #192]	; (8002d08 <main+0x314>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	701a      	strb	r2, [r3, #0]
				setupMode = (setupMode == 1) ? 4 : setupMode - 1;
 8002c4a:	4b2a      	ldr	r3, [pc, #168]	; (8002cf4 <main+0x300>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d004      	beq.n	8002c5c <main+0x268>
 8002c52:	4b28      	ldr	r3, [pc, #160]	; (8002cf4 <main+0x300>)
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b2da      	uxtb	r2, r3
 8002c5a:	e000      	b.n	8002c5e <main+0x26a>
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	4b25      	ldr	r3, [pc, #148]	; (8002cf4 <main+0x300>)
 8002c60:	701a      	strb	r2, [r3, #0]
 8002c62:	e015      	b.n	8002c90 <main+0x29c>
			} else if (clickType == 6) {
 8002c64:	4b27      	ldr	r3, [pc, #156]	; (8002d04 <main+0x310>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b06      	cmp	r3, #6
 8002c6a:	d111      	bne.n	8002c90 <main+0x29c>
				clickType = 0;
 8002c6c:	4b25      	ldr	r3, [pc, #148]	; (8002d04 <main+0x310>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]
				setupDig = 0;
 8002c72:	4b25      	ldr	r3, [pc, #148]	; (8002d08 <main+0x314>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	701a      	strb	r2, [r3, #0]
				setupMode = (setupMode >= 4) ? 1 : setupMode + 1;
 8002c78:	4b1e      	ldr	r3, [pc, #120]	; (8002cf4 <main+0x300>)
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d804      	bhi.n	8002c8a <main+0x296>
 8002c80:	4b1c      	ldr	r3, [pc, #112]	; (8002cf4 <main+0x300>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	3301      	adds	r3, #1
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	e000      	b.n	8002c8c <main+0x298>
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <main+0x300>)
 8002c8e:	701a      	strb	r2, [r3, #0]
			}
			switch (setupMode) {
 8002c90:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <main+0x300>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b04      	cmp	r3, #4
 8002c96:	d101      	bne.n	8002c9c <main+0x2a8>
 8002c98:	f000 fd8e 	bl	80037b8 <main+0xdc4>
 8002c9c:	dd00      	ble.n	8002ca0 <main+0x2ac>
 8002c9e:	e6fa      	b.n	8002a96 <main+0xa2>
 8002ca0:	2b03      	cmp	r3, #3
 8002ca2:	d100      	bne.n	8002ca6 <main+0x2b2>
 8002ca4:	e356      	b.n	8003354 <main+0x960>
 8002ca6:	dd00      	ble.n	8002caa <main+0x2b6>
 8002ca8:	e6f5      	b.n	8002a96 <main+0xa2>
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d02e      	beq.n	8002d0c <main+0x318>
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d100      	bne.n	8002cb4 <main+0x2c0>
 8002cb2:	e269      	b.n	8003188 <main+0x794>
 8002cb4:	f000 ffc0 	bl	8003c38 <main+0x1244>
 8002cb8:	20000094 	.word	0x20000094
 8002cbc:	200001c4 	.word	0x200001c4
 8002cc0:	20000178 	.word	0x20000178
 8002cc4:	2000014c 	.word	0x2000014c
 8002cc8:	20000236 	.word	0x20000236
 8002ccc:	20000238 	.word	0x20000238
 8002cd0:	20000004 	.word	0x20000004
 8002cd4:	20000006 	.word	0x20000006
 8002cd8:	66666666 	.word	0x66666666
 8002cdc:	400a6666 	.word	0x400a6666
 8002ce0:	40b00000 	.word	0x40b00000
 8002ce4:	cccccccd 	.word	0xcccccccd
 8002ce8:	4040cccc 	.word	0x4040cccc
 8002cec:	42200000 	.word	0x42200000
 8002cf0:	20000002 	.word	0x20000002
 8002cf4:	20000231 	.word	0x20000231
 8002cf8:	20000228 	.word	0x20000228
 8002cfc:	20000210 	.word	0x20000210
 8002d00:	20000234 	.word	0x20000234
 8002d04:	20000230 	.word	0x20000230
 8002d08:	20000232 	.word	0x20000232
			case 1:
				dispValue = (time.Hours * 100) + time.Minutes;
 8002d0c:	4bb2      	ldr	r3, [pc, #712]	; (8002fd8 <main+0x5e4>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	001a      	movs	r2, r3
 8002d12:	2364      	movs	r3, #100	; 0x64
 8002d14:	4353      	muls	r3, r2
 8002d16:	4ab0      	ldr	r2, [pc, #704]	; (8002fd8 <main+0x5e4>)
 8002d18:	7852      	ldrb	r2, [r2, #1]
 8002d1a:	189a      	adds	r2, r3, r2
 8002d1c:	4baf      	ldr	r3, [pc, #700]	; (8002fdc <main+0x5e8>)
 8002d1e:	601a      	str	r2, [r3, #0]
				newDig = ((int) (dispValue / pow(10.0, setupDig)) % 10);
 8002d20:	4bae      	ldr	r3, [pc, #696]	; (8002fdc <main+0x5e8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	0018      	movs	r0, r3
 8002d26:	f7ff fa99 	bl	800225c <__aeabi_i2d>
 8002d2a:	0004      	movs	r4, r0
 8002d2c:	000d      	movs	r5, r1
 8002d2e:	4bac      	ldr	r3, [pc, #688]	; (8002fe0 <main+0x5ec>)
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	0018      	movs	r0, r3
 8002d34:	f7ff fac2 	bl	80022bc <__aeabi_ui2d>
 8002d38:	0002      	movs	r2, r0
 8002d3a:	000b      	movs	r3, r1
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	49a9      	ldr	r1, [pc, #676]	; (8002fe4 <main+0x5f0>)
 8002d40:	f005 f926 	bl	8007f90 <pow>
 8002d44:	0002      	movs	r2, r0
 8002d46:	000b      	movs	r3, r1
 8002d48:	0020      	movs	r0, r4
 8002d4a:	0029      	movs	r1, r5
 8002d4c:	f7fd fff4 	bl	8000d38 <__aeabi_ddiv>
 8002d50:	0002      	movs	r2, r0
 8002d52:	000b      	movs	r3, r1
 8002d54:	0010      	movs	r0, r2
 8002d56:	0019      	movs	r1, r3
 8002d58:	f7ff fa4a 	bl	80021f0 <__aeabi_d2iz>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	210a      	movs	r1, #10
 8002d60:	0018      	movs	r0, r3
 8002d62:	f7fd fb3d 	bl	80003e0 <__aeabi_idivmod>
 8002d66:	000b      	movs	r3, r1
 8002d68:	b2da      	uxtb	r2, r3
 8002d6a:	4b9f      	ldr	r3, [pc, #636]	; (8002fe8 <main+0x5f4>)
 8002d6c:	701a      	strb	r2, [r3, #0]
				if (clickType == 2) {
 8002d6e:	4b9f      	ldr	r3, [pc, #636]	; (8002fec <main+0x5f8>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d13b      	bne.n	8002dee <main+0x3fa>
					delayForBlink = 25000;
 8002d76:	4b9e      	ldr	r3, [pc, #632]	; (8002ff0 <main+0x5fc>)
 8002d78:	4a9e      	ldr	r2, [pc, #632]	; (8002ff4 <main+0x600>)
 8002d7a:	601a      	str	r2, [r3, #0]
					clickType = 0;
 8002d7c:	4b9b      	ldr	r3, [pc, #620]	; (8002fec <main+0x5f8>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	701a      	strb	r2, [r3, #0]
					setupDig = (setupDig + 1) % 4;
 8002d82:	4b97      	ldr	r3, [pc, #604]	; (8002fe0 <main+0x5ec>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	3301      	adds	r3, #1
 8002d88:	4a9b      	ldr	r2, [pc, #620]	; (8002ff8 <main+0x604>)
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d504      	bpl.n	8002d98 <main+0x3a4>
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	2204      	movs	r2, #4
 8002d92:	4252      	negs	r2, r2
 8002d94:	4313      	orrs	r3, r2
 8002d96:	3301      	adds	r3, #1
 8002d98:	b2da      	uxtb	r2, r3
 8002d9a:	4b91      	ldr	r3, [pc, #580]	; (8002fe0 <main+0x5ec>)
 8002d9c:	701a      	strb	r2, [r3, #0]
					newDig = ((int) (dispValue / pow(10.0, setupDig)) % 10);
 8002d9e:	4b8f      	ldr	r3, [pc, #572]	; (8002fdc <main+0x5e8>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	0018      	movs	r0, r3
 8002da4:	f7ff fa5a 	bl	800225c <__aeabi_i2d>
 8002da8:	0004      	movs	r4, r0
 8002daa:	000d      	movs	r5, r1
 8002dac:	4b8c      	ldr	r3, [pc, #560]	; (8002fe0 <main+0x5ec>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7ff fa83 	bl	80022bc <__aeabi_ui2d>
 8002db6:	0002      	movs	r2, r0
 8002db8:	000b      	movs	r3, r1
 8002dba:	2000      	movs	r0, #0
 8002dbc:	4989      	ldr	r1, [pc, #548]	; (8002fe4 <main+0x5f0>)
 8002dbe:	f005 f8e7 	bl	8007f90 <pow>
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	000b      	movs	r3, r1
 8002dc6:	0020      	movs	r0, r4
 8002dc8:	0029      	movs	r1, r5
 8002dca:	f7fd ffb5 	bl	8000d38 <__aeabi_ddiv>
 8002dce:	0002      	movs	r2, r0
 8002dd0:	000b      	movs	r3, r1
 8002dd2:	0010      	movs	r0, r2
 8002dd4:	0019      	movs	r1, r3
 8002dd6:	f7ff fa0b 	bl	80021f0 <__aeabi_d2iz>
 8002dda:	0003      	movs	r3, r0
 8002ddc:	210a      	movs	r1, #10
 8002dde:	0018      	movs	r0, r3
 8002de0:	f7fd fafe 	bl	80003e0 <__aeabi_idivmod>
 8002de4:	000b      	movs	r3, r1
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	4b7f      	ldr	r3, [pc, #508]	; (8002fe8 <main+0x5f4>)
 8002dea:	701a      	strb	r2, [r3, #0]
 8002dec:	e113      	b.n	8003016 <main+0x622>
				} else if (clickType == 1) {
 8002dee:	4b7f      	ldr	r3, [pc, #508]	; (8002fec <main+0x5f8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d000      	beq.n	8002df8 <main+0x404>
 8002df6:	e07b      	b.n	8002ef0 <main+0x4fc>
					clickType = 0;
 8002df8:	4b7c      	ldr	r3, [pc, #496]	; (8002fec <main+0x5f8>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 8002dfe:	4b78      	ldr	r3, [pc, #480]	; (8002fe0 <main+0x5ec>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10b      	bne.n	8002e1e <main+0x42a>
						newDig = (newDig + 1) % 10;
 8002e06:	4b78      	ldr	r3, [pc, #480]	; (8002fe8 <main+0x5f4>)
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	210a      	movs	r1, #10
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f7fd fae6 	bl	80003e0 <__aeabi_idivmod>
 8002e14:	000b      	movs	r3, r1
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	4b73      	ldr	r3, [pc, #460]	; (8002fe8 <main+0x5f4>)
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	e0fb      	b.n	8003016 <main+0x622>
					} else if (setupDig == 1) {
 8002e1e:	4b70      	ldr	r3, [pc, #448]	; (8002fe0 <main+0x5ec>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d10b      	bne.n	8002e3e <main+0x44a>
						newDig = (newDig + 1) % 6;
 8002e26:	4b70      	ldr	r3, [pc, #448]	; (8002fe8 <main+0x5f4>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	2106      	movs	r1, #6
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f7fd fad6 	bl	80003e0 <__aeabi_idivmod>
 8002e34:	000b      	movs	r3, r1
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	4b6b      	ldr	r3, [pc, #428]	; (8002fe8 <main+0x5f4>)
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	e0eb      	b.n	8003016 <main+0x622>
					} else if (setupDig == 2) {
 8002e3e:	4b68      	ldr	r3, [pc, #416]	; (8002fe0 <main+0x5ec>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d126      	bne.n	8002e94 <main+0x4a0>
						if (((dispValue / 1000) % 10) == 2) {
 8002e46:	4b65      	ldr	r3, [pc, #404]	; (8002fdc <main+0x5e8>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	22fa      	movs	r2, #250	; 0xfa
 8002e4c:	0091      	lsls	r1, r2, #2
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f7fd f9e0 	bl	8000214 <__divsi3>
 8002e54:	0003      	movs	r3, r0
 8002e56:	210a      	movs	r1, #10
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7fd fac1 	bl	80003e0 <__aeabi_idivmod>
 8002e5e:	000b      	movs	r3, r1
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d10b      	bne.n	8002e7c <main+0x488>
							newDig = (newDig + 1) % 5;
 8002e64:	4b60      	ldr	r3, [pc, #384]	; (8002fe8 <main+0x5f4>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	2105      	movs	r1, #5
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f7fd fab7 	bl	80003e0 <__aeabi_idivmod>
 8002e72:	000b      	movs	r3, r1
 8002e74:	b2da      	uxtb	r2, r3
 8002e76:	4b5c      	ldr	r3, [pc, #368]	; (8002fe8 <main+0x5f4>)
 8002e78:	701a      	strb	r2, [r3, #0]
 8002e7a:	e0cc      	b.n	8003016 <main+0x622>
						} else {
							newDig = (newDig + 1) % 10;
 8002e7c:	4b5a      	ldr	r3, [pc, #360]	; (8002fe8 <main+0x5f4>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	3301      	adds	r3, #1
 8002e82:	210a      	movs	r1, #10
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7fd faab 	bl	80003e0 <__aeabi_idivmod>
 8002e8a:	000b      	movs	r3, r1
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	4b56      	ldr	r3, [pc, #344]	; (8002fe8 <main+0x5f4>)
 8002e90:	701a      	strb	r2, [r3, #0]
 8002e92:	e0c0      	b.n	8003016 <main+0x622>
						}
					} else if (setupDig == 3) {
 8002e94:	4b52      	ldr	r3, [pc, #328]	; (8002fe0 <main+0x5ec>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d000      	beq.n	8002e9e <main+0x4aa>
 8002e9c:	e0bb      	b.n	8003016 <main+0x622>
						if (((dispValue / 100) % 10) > 4) {
 8002e9e:	4b4f      	ldr	r3, [pc, #316]	; (8002fdc <main+0x5e8>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2164      	movs	r1, #100	; 0x64
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f7fd f9b5 	bl	8000214 <__divsi3>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	210a      	movs	r1, #10
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f7fd fa96 	bl	80003e0 <__aeabi_idivmod>
 8002eb4:	000b      	movs	r3, r1
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	dd0e      	ble.n	8002ed8 <main+0x4e4>
							newDig = (newDig + 1) % 2;
 8002eba:	4b4b      	ldr	r3, [pc, #300]	; (8002fe8 <main+0x5f4>)
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	4a4e      	ldr	r2, [pc, #312]	; (8002ffc <main+0x608>)
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d504      	bpl.n	8002ed0 <main+0x4dc>
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	2202      	movs	r2, #2
 8002eca:	4252      	negs	r2, r2
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	3301      	adds	r3, #1
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	4b45      	ldr	r3, [pc, #276]	; (8002fe8 <main+0x5f4>)
 8002ed4:	701a      	strb	r2, [r3, #0]
 8002ed6:	e09e      	b.n	8003016 <main+0x622>
						} else {
							newDig = (newDig + 1) % 3;
 8002ed8:	4b43      	ldr	r3, [pc, #268]	; (8002fe8 <main+0x5f4>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	3301      	adds	r3, #1
 8002ede:	2103      	movs	r1, #3
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f7fd fa7d 	bl	80003e0 <__aeabi_idivmod>
 8002ee6:	000b      	movs	r3, r1
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	4b3f      	ldr	r3, [pc, #252]	; (8002fe8 <main+0x5f4>)
 8002eec:	701a      	strb	r2, [r3, #0]
 8002eee:	e092      	b.n	8003016 <main+0x622>
						}
					}
				} else if (clickType == 3) {
 8002ef0:	4b3e      	ldr	r3, [pc, #248]	; (8002fec <main+0x5f8>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d000      	beq.n	8002efa <main+0x506>
 8002ef8:	e08d      	b.n	8003016 <main+0x622>
					clickType = 0;
 8002efa:	4b3c      	ldr	r3, [pc, #240]	; (8002fec <main+0x5f8>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 8002f00:	4b37      	ldr	r3, [pc, #220]	; (8002fe0 <main+0x5ec>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10b      	bne.n	8002f20 <main+0x52c>
						newDig = (newDig + 9) % 10;
 8002f08:	4b37      	ldr	r3, [pc, #220]	; (8002fe8 <main+0x5f4>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	3309      	adds	r3, #9
 8002f0e:	210a      	movs	r1, #10
 8002f10:	0018      	movs	r0, r3
 8002f12:	f7fd fa65 	bl	80003e0 <__aeabi_idivmod>
 8002f16:	000b      	movs	r3, r1
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	4b33      	ldr	r3, [pc, #204]	; (8002fe8 <main+0x5f4>)
 8002f1c:	701a      	strb	r2, [r3, #0]
 8002f1e:	e07a      	b.n	8003016 <main+0x622>
					} else if (setupDig == 1) {
 8002f20:	4b2f      	ldr	r3, [pc, #188]	; (8002fe0 <main+0x5ec>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d10b      	bne.n	8002f40 <main+0x54c>
						newDig = (newDig + 5) % 6;
 8002f28:	4b2f      	ldr	r3, [pc, #188]	; (8002fe8 <main+0x5f4>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	3305      	adds	r3, #5
 8002f2e:	2106      	movs	r1, #6
 8002f30:	0018      	movs	r0, r3
 8002f32:	f7fd fa55 	bl	80003e0 <__aeabi_idivmod>
 8002f36:	000b      	movs	r3, r1
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	; (8002fe8 <main+0x5f4>)
 8002f3c:	701a      	strb	r2, [r3, #0]
 8002f3e:	e06a      	b.n	8003016 <main+0x622>
					} else if (setupDig == 2) {
 8002f40:	4b27      	ldr	r3, [pc, #156]	; (8002fe0 <main+0x5ec>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d126      	bne.n	8002f96 <main+0x5a2>
						if (((dispValue / 1000) % 10) == 2) {
 8002f48:	4b24      	ldr	r3, [pc, #144]	; (8002fdc <main+0x5e8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	22fa      	movs	r2, #250	; 0xfa
 8002f4e:	0091      	lsls	r1, r2, #2
 8002f50:	0018      	movs	r0, r3
 8002f52:	f7fd f95f 	bl	8000214 <__divsi3>
 8002f56:	0003      	movs	r3, r0
 8002f58:	210a      	movs	r1, #10
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f7fd fa40 	bl	80003e0 <__aeabi_idivmod>
 8002f60:	000b      	movs	r3, r1
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d10b      	bne.n	8002f7e <main+0x58a>
							newDig = (newDig + 4) % 5;
 8002f66:	4b20      	ldr	r3, [pc, #128]	; (8002fe8 <main+0x5f4>)
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	2105      	movs	r1, #5
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f7fd fa36 	bl	80003e0 <__aeabi_idivmod>
 8002f74:	000b      	movs	r3, r1
 8002f76:	b2da      	uxtb	r2, r3
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <main+0x5f4>)
 8002f7a:	701a      	strb	r2, [r3, #0]
 8002f7c:	e04b      	b.n	8003016 <main+0x622>
						} else {
							newDig = (newDig + 9) % 10;
 8002f7e:	4b1a      	ldr	r3, [pc, #104]	; (8002fe8 <main+0x5f4>)
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	3309      	adds	r3, #9
 8002f84:	210a      	movs	r1, #10
 8002f86:	0018      	movs	r0, r3
 8002f88:	f7fd fa2a 	bl	80003e0 <__aeabi_idivmod>
 8002f8c:	000b      	movs	r3, r1
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <main+0x5f4>)
 8002f92:	701a      	strb	r2, [r3, #0]
 8002f94:	e03f      	b.n	8003016 <main+0x622>
						}
					} else if (setupDig == 3) {
 8002f96:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <main+0x5ec>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d13b      	bne.n	8003016 <main+0x622>
						if (((dispValue / 100) % 10) > 4) {
 8002f9e:	4b0f      	ldr	r3, [pc, #60]	; (8002fdc <main+0x5e8>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2164      	movs	r1, #100	; 0x64
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f7fd f935 	bl	8000214 <__divsi3>
 8002faa:	0003      	movs	r3, r0
 8002fac:	210a      	movs	r1, #10
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f7fd fa16 	bl	80003e0 <__aeabi_idivmod>
 8002fb4:	000b      	movs	r3, r1
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	dd22      	ble.n	8003000 <main+0x60c>
							newDig = (newDig + 1) % 2;
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <main+0x5f4>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	4a0e      	ldr	r2, [pc, #56]	; (8002ffc <main+0x608>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d504      	bpl.n	8002fd0 <main+0x5dc>
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	2202      	movs	r2, #2
 8002fca:	4252      	negs	r2, r2
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	3301      	adds	r3, #1
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <main+0x5f4>)
 8002fd4:	701a      	strb	r2, [r3, #0]
 8002fd6:	e01e      	b.n	8003016 <main+0x622>
 8002fd8:	20000210 	.word	0x20000210
 8002fdc:	20000228 	.word	0x20000228
 8002fe0:	20000232 	.word	0x20000232
 8002fe4:	40240000 	.word	0x40240000
 8002fe8:	20000233 	.word	0x20000233
 8002fec:	20000230 	.word	0x20000230
 8002ff0:	2000023c 	.word	0x2000023c
 8002ff4:	000061a8 	.word	0x000061a8
 8002ff8:	80000003 	.word	0x80000003
 8002ffc:	80000001 	.word	0x80000001
						} else {
							newDig = (newDig + 2) % 3;
 8003000:	4bc7      	ldr	r3, [pc, #796]	; (8003320 <main+0x92c>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	3302      	adds	r3, #2
 8003006:	2103      	movs	r1, #3
 8003008:	0018      	movs	r0, r3
 800300a:	f7fd f9e9 	bl	80003e0 <__aeabi_idivmod>
 800300e:	000b      	movs	r3, r1
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4bc3      	ldr	r3, [pc, #780]	; (8003320 <main+0x92c>)
 8003014:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				if (newDig != ((int) (dispValue / pow(10.0, setupDig)) % 10)) {
 8003016:	4bc2      	ldr	r3, [pc, #776]	; (8003320 <main+0x92c>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	001e      	movs	r6, r3
 800301c:	4bc1      	ldr	r3, [pc, #772]	; (8003324 <main+0x930>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	0018      	movs	r0, r3
 8003022:	f7ff f91b 	bl	800225c <__aeabi_i2d>
 8003026:	0004      	movs	r4, r0
 8003028:	000d      	movs	r5, r1
 800302a:	4bbf      	ldr	r3, [pc, #764]	; (8003328 <main+0x934>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	0018      	movs	r0, r3
 8003030:	f7ff f944 	bl	80022bc <__aeabi_ui2d>
 8003034:	0002      	movs	r2, r0
 8003036:	000b      	movs	r3, r1
 8003038:	2000      	movs	r0, #0
 800303a:	49bc      	ldr	r1, [pc, #752]	; (800332c <main+0x938>)
 800303c:	f004 ffa8 	bl	8007f90 <pow>
 8003040:	0002      	movs	r2, r0
 8003042:	000b      	movs	r3, r1
 8003044:	0020      	movs	r0, r4
 8003046:	0029      	movs	r1, r5
 8003048:	f7fd fe76 	bl	8000d38 <__aeabi_ddiv>
 800304c:	0002      	movs	r2, r0
 800304e:	000b      	movs	r3, r1
 8003050:	0010      	movs	r0, r2
 8003052:	0019      	movs	r1, r3
 8003054:	f7ff f8cc 	bl	80021f0 <__aeabi_d2iz>
 8003058:	0003      	movs	r3, r0
 800305a:	210a      	movs	r1, #10
 800305c:	0018      	movs	r0, r3
 800305e:	f7fd f9bf 	bl	80003e0 <__aeabi_idivmod>
 8003062:	000b      	movs	r3, r1
 8003064:	429e      	cmp	r6, r3
 8003066:	d101      	bne.n	800306c <main+0x678>
 8003068:	f000 fddc 	bl	8003c24 <main+0x1230>
					delayForBlink = 0;
 800306c:	4bb0      	ldr	r3, [pc, #704]	; (8003330 <main+0x93c>)
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]
					dispValue = (dispValue
							- (((int) (dispValue / pow(10.0, setupDig)) % 10))
 8003072:	4bac      	ldr	r3, [pc, #688]	; (8003324 <main+0x930>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	0018      	movs	r0, r3
 8003078:	f7ff f8f0 	bl	800225c <__aeabi_i2d>
 800307c:	0004      	movs	r4, r0
 800307e:	000d      	movs	r5, r1
 8003080:	4ba8      	ldr	r3, [pc, #672]	; (8003324 <main+0x930>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	0018      	movs	r0, r3
 8003086:	f7ff f8e9 	bl	800225c <__aeabi_i2d>
 800308a:	6038      	str	r0, [r7, #0]
 800308c:	6079      	str	r1, [r7, #4]
 800308e:	4ba6      	ldr	r3, [pc, #664]	; (8003328 <main+0x934>)
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	0018      	movs	r0, r3
 8003094:	f7ff f912 	bl	80022bc <__aeabi_ui2d>
 8003098:	0002      	movs	r2, r0
 800309a:	000b      	movs	r3, r1
 800309c:	2000      	movs	r0, #0
 800309e:	49a3      	ldr	r1, [pc, #652]	; (800332c <main+0x938>)
 80030a0:	f004 ff76 	bl	8007f90 <pow>
 80030a4:	0002      	movs	r2, r0
 80030a6:	000b      	movs	r3, r1
 80030a8:	6838      	ldr	r0, [r7, #0]
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	f7fd fe44 	bl	8000d38 <__aeabi_ddiv>
 80030b0:	0002      	movs	r2, r0
 80030b2:	000b      	movs	r3, r1
 80030b4:	0010      	movs	r0, r2
 80030b6:	0019      	movs	r1, r3
 80030b8:	f7ff f89a 	bl	80021f0 <__aeabi_d2iz>
 80030bc:	0003      	movs	r3, r0
 80030be:	210a      	movs	r1, #10
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7fd f98d 	bl	80003e0 <__aeabi_idivmod>
 80030c6:	000b      	movs	r3, r1
									* pow(10.0, setupDig))
 80030c8:	0018      	movs	r0, r3
 80030ca:	f7ff f8c7 	bl	800225c <__aeabi_i2d>
 80030ce:	6038      	str	r0, [r7, #0]
 80030d0:	6079      	str	r1, [r7, #4]
 80030d2:	4b95      	ldr	r3, [pc, #596]	; (8003328 <main+0x934>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	0018      	movs	r0, r3
 80030d8:	f7ff f8f0 	bl	80022bc <__aeabi_ui2d>
 80030dc:	0002      	movs	r2, r0
 80030de:	000b      	movs	r3, r1
 80030e0:	2000      	movs	r0, #0
 80030e2:	4992      	ldr	r1, [pc, #584]	; (800332c <main+0x938>)
 80030e4:	f004 ff54 	bl	8007f90 <pow>
 80030e8:	0002      	movs	r2, r0
 80030ea:	000b      	movs	r3, r1
 80030ec:	6838      	ldr	r0, [r7, #0]
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	f7fe fa1c 	bl	800152c <__aeabi_dmul>
 80030f4:	0002      	movs	r2, r0
 80030f6:	000b      	movs	r3, r1
							- (((int) (dispValue / pow(10.0, setupDig)) % 10))
 80030f8:	0020      	movs	r0, r4
 80030fa:	0029      	movs	r1, r5
 80030fc:	f7fe fcd8 	bl	8001ab0 <__aeabi_dsub>
 8003100:	0002      	movs	r2, r0
 8003102:	000b      	movs	r3, r1
 8003104:	603a      	str	r2, [r7, #0]
 8003106:	607b      	str	r3, [r7, #4]
							+ (newDig * pow(10.0, setupDig));
 8003108:	4b85      	ldr	r3, [pc, #532]	; (8003320 <main+0x92c>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	0018      	movs	r0, r3
 800310e:	f7ff f8a5 	bl	800225c <__aeabi_i2d>
 8003112:	0004      	movs	r4, r0
 8003114:	000d      	movs	r5, r1
 8003116:	4b84      	ldr	r3, [pc, #528]	; (8003328 <main+0x934>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	0018      	movs	r0, r3
 800311c:	f7ff f8ce 	bl	80022bc <__aeabi_ui2d>
 8003120:	0002      	movs	r2, r0
 8003122:	000b      	movs	r3, r1
 8003124:	2000      	movs	r0, #0
 8003126:	4981      	ldr	r1, [pc, #516]	; (800332c <main+0x938>)
 8003128:	f004 ff32 	bl	8007f90 <pow>
 800312c:	0002      	movs	r2, r0
 800312e:	000b      	movs	r3, r1
 8003130:	0020      	movs	r0, r4
 8003132:	0029      	movs	r1, r5
 8003134:	f7fe f9fa 	bl	800152c <__aeabi_dmul>
 8003138:	0002      	movs	r2, r0
 800313a:	000b      	movs	r3, r1
 800313c:	6838      	ldr	r0, [r7, #0]
 800313e:	6879      	ldr	r1, [r7, #4]
 8003140:	f7fd fa9a 	bl	8000678 <__aeabi_dadd>
 8003144:	0002      	movs	r2, r0
 8003146:	000b      	movs	r3, r1
					dispValue = (dispValue
 8003148:	0010      	movs	r0, r2
 800314a:	0019      	movs	r1, r3
 800314c:	f7ff f850 	bl	80021f0 <__aeabi_d2iz>
 8003150:	0002      	movs	r2, r0
 8003152:	4b74      	ldr	r3, [pc, #464]	; (8003324 <main+0x930>)
 8003154:	601a      	str	r2, [r3, #0]
					time.Hours = dispValue / 100;
 8003156:	4b73      	ldr	r3, [pc, #460]	; (8003324 <main+0x930>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2164      	movs	r1, #100	; 0x64
 800315c:	0018      	movs	r0, r3
 800315e:	f7fd f859 	bl	8000214 <__divsi3>
 8003162:	0003      	movs	r3, r0
 8003164:	b2da      	uxtb	r2, r3
 8003166:	4b73      	ldr	r3, [pc, #460]	; (8003334 <main+0x940>)
 8003168:	701a      	strb	r2, [r3, #0]
					time.Minutes = dispValue % 100;
 800316a:	4b6e      	ldr	r3, [pc, #440]	; (8003324 <main+0x930>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2164      	movs	r1, #100	; 0x64
 8003170:	0018      	movs	r0, r3
 8003172:	f7fd f935 	bl	80003e0 <__aeabi_idivmod>
 8003176:	000b      	movs	r3, r1
 8003178:	b2da      	uxtb	r2, r3
 800317a:	4b6e      	ldr	r3, [pc, #440]	; (8003334 <main+0x940>)
 800317c:	705a      	strb	r2, [r3, #1]
					time.Seconds = 0;
 800317e:	4b6d      	ldr	r3, [pc, #436]	; (8003334 <main+0x940>)
 8003180:	2200      	movs	r2, #0
 8003182:	709a      	strb	r2, [r3, #2]
					//HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
				}

				break;
 8003184:	f000 fd4e 	bl	8003c24 <main+0x1230>
			case 2:
				dispValue = ((onBright == 100) ? 99 : onBright)
 8003188:	4b6b      	ldr	r3, [pc, #428]	; (8003338 <main+0x944>)
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	2b64      	cmp	r3, #100	; 0x64
 800318e:	d003      	beq.n	8003198 <main+0x7a4>
 8003190:	4b69      	ldr	r3, [pc, #420]	; (8003338 <main+0x944>)
 8003192:	881b      	ldrh	r3, [r3, #0]
 8003194:	001a      	movs	r2, r3
 8003196:	e000      	b.n	800319a <main+0x7a6>
 8003198:	2263      	movs	r2, #99	; 0x63
						+ (((offBright == 100) ? 99 : offBright) * 100);
 800319a:	4b68      	ldr	r3, [pc, #416]	; (800333c <main+0x948>)
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	2b64      	cmp	r3, #100	; 0x64
 80031a0:	d005      	beq.n	80031ae <main+0x7ba>
 80031a2:	4b66      	ldr	r3, [pc, #408]	; (800333c <main+0x948>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	0019      	movs	r1, r3
 80031a8:	2364      	movs	r3, #100	; 0x64
 80031aa:	434b      	muls	r3, r1
 80031ac:	e000      	b.n	80031b0 <main+0x7bc>
 80031ae:	4b64      	ldr	r3, [pc, #400]	; (8003340 <main+0x94c>)
 80031b0:	18d2      	adds	r2, r2, r3
				dispValue = ((onBright == 100) ? 99 : onBright)
 80031b2:	4b5c      	ldr	r3, [pc, #368]	; (8003324 <main+0x930>)
 80031b4:	601a      	str	r2, [r3, #0]
				if (clickType == 2) {
 80031b6:	4b63      	ldr	r3, [pc, #396]	; (8003344 <main+0x950>)
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d115      	bne.n	80031ea <main+0x7f6>
					delayForBlink = 25000;
 80031be:	4b5c      	ldr	r3, [pc, #368]	; (8003330 <main+0x93c>)
 80031c0:	4a61      	ldr	r2, [pc, #388]	; (8003348 <main+0x954>)
 80031c2:	601a      	str	r2, [r3, #0]
					clickType = 0;
 80031c4:	4b5f      	ldr	r3, [pc, #380]	; (8003344 <main+0x950>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
					setupDig = (setupDig + 1) % 2;
 80031ca:	4b57      	ldr	r3, [pc, #348]	; (8003328 <main+0x934>)
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	3301      	adds	r3, #1
 80031d0:	4a5e      	ldr	r2, [pc, #376]	; (800334c <main+0x958>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	d504      	bpl.n	80031e0 <main+0x7ec>
 80031d6:	3b01      	subs	r3, #1
 80031d8:	2202      	movs	r2, #2
 80031da:	4252      	negs	r2, r2
 80031dc:	4313      	orrs	r3, r2
 80031de:	3301      	adds	r3, #1
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	4b51      	ldr	r3, [pc, #324]	; (8003328 <main+0x934>)
 80031e4:	701a      	strb	r2, [r3, #0]
					} else {
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, offBright);
						offBright = (((offBright / 5) + 20) % 21) * 5;
					}
				}
				break;
 80031e6:	f000 fd20 	bl	8003c2a <main+0x1236>
				} else if (clickType == 1) {
 80031ea:	4b56      	ldr	r3, [pc, #344]	; (8003344 <main+0x950>)
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d147      	bne.n	8003282 <main+0x88e>
					delayForBlink = 0;
 80031f2:	4b4f      	ldr	r3, [pc, #316]	; (8003330 <main+0x93c>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]
					clickType = 0;
 80031f8:	4b52      	ldr	r3, [pc, #328]	; (8003344 <main+0x950>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 80031fe:	4b4a      	ldr	r3, [pc, #296]	; (8003328 <main+0x934>)
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11e      	bne.n	8003244 <main+0x850>
						onBright = (((onBright / 5) + 1) % 21) * 5;
 8003206:	4b4c      	ldr	r3, [pc, #304]	; (8003338 <main+0x944>)
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	2105      	movs	r1, #5
 800320c:	0018      	movs	r0, r3
 800320e:	f7fc ff77 	bl	8000100 <__udivsi3>
 8003212:	0003      	movs	r3, r0
 8003214:	b29b      	uxth	r3, r3
 8003216:	3301      	adds	r3, #1
 8003218:	2115      	movs	r1, #21
 800321a:	0018      	movs	r0, r3
 800321c:	f7fd f8e0 	bl	80003e0 <__aeabi_idivmod>
 8003220:	000b      	movs	r3, r1
 8003222:	b29b      	uxth	r3, r3
 8003224:	1c1a      	adds	r2, r3, #0
 8003226:	0092      	lsls	r2, r2, #2
 8003228:	18d3      	adds	r3, r2, r3
 800322a:	b29a      	uxth	r2, r3
 800322c:	4b42      	ldr	r3, [pc, #264]	; (8003338 <main+0x944>)
 800322e:	801a      	strh	r2, [r3, #0]
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, onBright);
 8003230:	4b41      	ldr	r3, [pc, #260]	; (8003338 <main+0x944>)
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	001a      	movs	r2, r3
 8003236:	4b46      	ldr	r3, [pc, #280]	; (8003350 <main+0x95c>)
 8003238:	2102      	movs	r1, #2
 800323a:	0018      	movs	r0, r3
 800323c:	f003 fe68 	bl	8006f10 <HAL_RTCEx_BKUPWrite>
				break;
 8003240:	f000 fcf3 	bl	8003c2a <main+0x1236>
						offBright = (((offBright / 5) + 1) % 21) * 5;
 8003244:	4b3d      	ldr	r3, [pc, #244]	; (800333c <main+0x948>)
 8003246:	881b      	ldrh	r3, [r3, #0]
 8003248:	2105      	movs	r1, #5
 800324a:	0018      	movs	r0, r3
 800324c:	f7fc ff58 	bl	8000100 <__udivsi3>
 8003250:	0003      	movs	r3, r0
 8003252:	b29b      	uxth	r3, r3
 8003254:	3301      	adds	r3, #1
 8003256:	2115      	movs	r1, #21
 8003258:	0018      	movs	r0, r3
 800325a:	f7fd f8c1 	bl	80003e0 <__aeabi_idivmod>
 800325e:	000b      	movs	r3, r1
 8003260:	b29b      	uxth	r3, r3
 8003262:	1c1a      	adds	r2, r3, #0
 8003264:	0092      	lsls	r2, r2, #2
 8003266:	18d3      	adds	r3, r2, r3
 8003268:	b29a      	uxth	r2, r3
 800326a:	4b34      	ldr	r3, [pc, #208]	; (800333c <main+0x948>)
 800326c:	801a      	strh	r2, [r3, #0]
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, offBright);
 800326e:	4b33      	ldr	r3, [pc, #204]	; (800333c <main+0x948>)
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	001a      	movs	r2, r3
 8003274:	4b36      	ldr	r3, [pc, #216]	; (8003350 <main+0x95c>)
 8003276:	2103      	movs	r1, #3
 8003278:	0018      	movs	r0, r3
 800327a:	f003 fe49 	bl	8006f10 <HAL_RTCEx_BKUPWrite>
				break;
 800327e:	f000 fcd4 	bl	8003c2a <main+0x1236>
				} else if (clickType == 3) {
 8003282:	4b30      	ldr	r3, [pc, #192]	; (8003344 <main+0x950>)
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	2b03      	cmp	r3, #3
 8003288:	d001      	beq.n	800328e <main+0x89a>
 800328a:	f000 fcce 	bl	8003c2a <main+0x1236>
					delayForBlink = 0;
 800328e:	4b28      	ldr	r3, [pc, #160]	; (8003330 <main+0x93c>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
					clickType = 0;
 8003294:	4b2b      	ldr	r3, [pc, #172]	; (8003344 <main+0x950>)
 8003296:	2200      	movs	r2, #0
 8003298:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 800329a:	4b23      	ldr	r3, [pc, #140]	; (8003328 <main+0x934>)
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d11e      	bne.n	80032e0 <main+0x8ec>
						onBright = (((onBright / 5) + 20) % 21) * 5;
 80032a2:	4b25      	ldr	r3, [pc, #148]	; (8003338 <main+0x944>)
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	2105      	movs	r1, #5
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7fc ff29 	bl	8000100 <__udivsi3>
 80032ae:	0003      	movs	r3, r0
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	3314      	adds	r3, #20
 80032b4:	2115      	movs	r1, #21
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7fd f892 	bl	80003e0 <__aeabi_idivmod>
 80032bc:	000b      	movs	r3, r1
 80032be:	b29b      	uxth	r3, r3
 80032c0:	1c1a      	adds	r2, r3, #0
 80032c2:	0092      	lsls	r2, r2, #2
 80032c4:	18d3      	adds	r3, r2, r3
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	4b1b      	ldr	r3, [pc, #108]	; (8003338 <main+0x944>)
 80032ca:	801a      	strh	r2, [r3, #0]
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, onBright);
 80032cc:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <main+0x944>)
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	001a      	movs	r2, r3
 80032d2:	4b1f      	ldr	r3, [pc, #124]	; (8003350 <main+0x95c>)
 80032d4:	2102      	movs	r1, #2
 80032d6:	0018      	movs	r0, r3
 80032d8:	f003 fe1a 	bl	8006f10 <HAL_RTCEx_BKUPWrite>
				break;
 80032dc:	f000 fca5 	bl	8003c2a <main+0x1236>
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, offBright);
 80032e0:	4b16      	ldr	r3, [pc, #88]	; (800333c <main+0x948>)
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	001a      	movs	r2, r3
 80032e6:	4b1a      	ldr	r3, [pc, #104]	; (8003350 <main+0x95c>)
 80032e8:	2103      	movs	r1, #3
 80032ea:	0018      	movs	r0, r3
 80032ec:	f003 fe10 	bl	8006f10 <HAL_RTCEx_BKUPWrite>
						offBright = (((offBright / 5) + 20) % 21) * 5;
 80032f0:	4b12      	ldr	r3, [pc, #72]	; (800333c <main+0x948>)
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	2105      	movs	r1, #5
 80032f6:	0018      	movs	r0, r3
 80032f8:	f7fc ff02 	bl	8000100 <__udivsi3>
 80032fc:	0003      	movs	r3, r0
 80032fe:	b29b      	uxth	r3, r3
 8003300:	3314      	adds	r3, #20
 8003302:	2115      	movs	r1, #21
 8003304:	0018      	movs	r0, r3
 8003306:	f7fd f86b 	bl	80003e0 <__aeabi_idivmod>
 800330a:	000b      	movs	r3, r1
 800330c:	b29b      	uxth	r3, r3
 800330e:	1c1a      	adds	r2, r3, #0
 8003310:	0092      	lsls	r2, r2, #2
 8003312:	18d3      	adds	r3, r2, r3
 8003314:	b29a      	uxth	r2, r3
 8003316:	4b09      	ldr	r3, [pc, #36]	; (800333c <main+0x948>)
 8003318:	801a      	strh	r2, [r3, #0]
				break;
 800331a:	f000 fc86 	bl	8003c2a <main+0x1236>
 800331e:	46c0      	nop			; (mov r8, r8)
 8003320:	20000233 	.word	0x20000233
 8003324:	20000228 	.word	0x20000228
 8003328:	20000232 	.word	0x20000232
 800332c:	40240000 	.word	0x40240000
 8003330:	2000023c 	.word	0x2000023c
 8003334:	20000210 	.word	0x20000210
 8003338:	20000004 	.word	0x20000004
 800333c:	20000006 	.word	0x20000006
 8003340:	000026ac 	.word	0x000026ac
 8003344:	20000230 	.word	0x20000230
 8003348:	000061a8 	.word	0x000061a8
 800334c:	80000001 	.word	0x80000001
 8003350:	2000014c 	.word	0x2000014c
			case 3:
				dispValue = onTime;
 8003354:	4bb4      	ldr	r3, [pc, #720]	; (8003628 <main+0xc34>)
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	001a      	movs	r2, r3
 800335a:	4bb4      	ldr	r3, [pc, #720]	; (800362c <main+0xc38>)
 800335c:	601a      	str	r2, [r3, #0]
				newDig = ((int) (onTime / pow(10.0, setupDig)) % 10);
 800335e:	4bb2      	ldr	r3, [pc, #712]	; (8003628 <main+0xc34>)
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	0018      	movs	r0, r3
 8003364:	f7fe ff7a 	bl	800225c <__aeabi_i2d>
 8003368:	0004      	movs	r4, r0
 800336a:	000d      	movs	r5, r1
 800336c:	4bb0      	ldr	r3, [pc, #704]	; (8003630 <main+0xc3c>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	0018      	movs	r0, r3
 8003372:	f7fe ffa3 	bl	80022bc <__aeabi_ui2d>
 8003376:	0002      	movs	r2, r0
 8003378:	000b      	movs	r3, r1
 800337a:	2000      	movs	r0, #0
 800337c:	49ad      	ldr	r1, [pc, #692]	; (8003634 <main+0xc40>)
 800337e:	f004 fe07 	bl	8007f90 <pow>
 8003382:	0002      	movs	r2, r0
 8003384:	000b      	movs	r3, r1
 8003386:	0020      	movs	r0, r4
 8003388:	0029      	movs	r1, r5
 800338a:	f7fd fcd5 	bl	8000d38 <__aeabi_ddiv>
 800338e:	0002      	movs	r2, r0
 8003390:	000b      	movs	r3, r1
 8003392:	0010      	movs	r0, r2
 8003394:	0019      	movs	r1, r3
 8003396:	f7fe ff2b 	bl	80021f0 <__aeabi_d2iz>
 800339a:	0003      	movs	r3, r0
 800339c:	210a      	movs	r1, #10
 800339e:	0018      	movs	r0, r3
 80033a0:	f7fd f81e 	bl	80003e0 <__aeabi_idivmod>
 80033a4:	000b      	movs	r3, r1
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	4ba3      	ldr	r3, [pc, #652]	; (8003638 <main+0xc44>)
 80033aa:	701a      	strb	r2, [r3, #0]
				if (clickType == 2) {
 80033ac:	4ba3      	ldr	r3, [pc, #652]	; (800363c <main+0xc48>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d13b      	bne.n	800342c <main+0xa38>
					delayForBlink = 25000;
 80033b4:	4ba2      	ldr	r3, [pc, #648]	; (8003640 <main+0xc4c>)
 80033b6:	4aa3      	ldr	r2, [pc, #652]	; (8003644 <main+0xc50>)
 80033b8:	601a      	str	r2, [r3, #0]
					clickType = 0;
 80033ba:	4ba0      	ldr	r3, [pc, #640]	; (800363c <main+0xc48>)
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
					setupDig = (setupDig + 1) % 4;
 80033c0:	4b9b      	ldr	r3, [pc, #620]	; (8003630 <main+0xc3c>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	3301      	adds	r3, #1
 80033c6:	4aa0      	ldr	r2, [pc, #640]	; (8003648 <main+0xc54>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	d504      	bpl.n	80033d6 <main+0x9e2>
 80033cc:	3b01      	subs	r3, #1
 80033ce:	2204      	movs	r2, #4
 80033d0:	4252      	negs	r2, r2
 80033d2:	4313      	orrs	r3, r2
 80033d4:	3301      	adds	r3, #1
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	4b95      	ldr	r3, [pc, #596]	; (8003630 <main+0xc3c>)
 80033da:	701a      	strb	r2, [r3, #0]
					newDig = ((int) (onTime / pow(10.0, setupDig)) % 10);
 80033dc:	4b92      	ldr	r3, [pc, #584]	; (8003628 <main+0xc34>)
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	0018      	movs	r0, r3
 80033e2:	f7fe ff3b 	bl	800225c <__aeabi_i2d>
 80033e6:	0004      	movs	r4, r0
 80033e8:	000d      	movs	r5, r1
 80033ea:	4b91      	ldr	r3, [pc, #580]	; (8003630 <main+0xc3c>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	0018      	movs	r0, r3
 80033f0:	f7fe ff64 	bl	80022bc <__aeabi_ui2d>
 80033f4:	0002      	movs	r2, r0
 80033f6:	000b      	movs	r3, r1
 80033f8:	2000      	movs	r0, #0
 80033fa:	498e      	ldr	r1, [pc, #568]	; (8003634 <main+0xc40>)
 80033fc:	f004 fdc8 	bl	8007f90 <pow>
 8003400:	0002      	movs	r2, r0
 8003402:	000b      	movs	r3, r1
 8003404:	0020      	movs	r0, r4
 8003406:	0029      	movs	r1, r5
 8003408:	f7fd fc96 	bl	8000d38 <__aeabi_ddiv>
 800340c:	0002      	movs	r2, r0
 800340e:	000b      	movs	r3, r1
 8003410:	0010      	movs	r0, r2
 8003412:	0019      	movs	r1, r3
 8003414:	f7fe feec 	bl	80021f0 <__aeabi_d2iz>
 8003418:	0003      	movs	r3, r0
 800341a:	210a      	movs	r1, #10
 800341c:	0018      	movs	r0, r3
 800341e:	f7fc ffdf 	bl	80003e0 <__aeabi_idivmod>
 8003422:	000b      	movs	r3, r1
 8003424:	b2da      	uxtb	r2, r3
 8003426:	4b84      	ldr	r3, [pc, #528]	; (8003638 <main+0xc44>)
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	e11c      	b.n	8003666 <main+0xc72>
				} else if (clickType == 1) {
 800342c:	4b83      	ldr	r3, [pc, #524]	; (800363c <main+0xc48>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d000      	beq.n	8003436 <main+0xa42>
 8003434:	e07f      	b.n	8003536 <main+0xb42>
					clickType = 0;
 8003436:	4b81      	ldr	r3, [pc, #516]	; (800363c <main+0xc48>)
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 800343c:	4b7c      	ldr	r3, [pc, #496]	; (8003630 <main+0xc3c>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10b      	bne.n	800345c <main+0xa68>
						newDig = (newDig + 1) % 10;
 8003444:	4b7c      	ldr	r3, [pc, #496]	; (8003638 <main+0xc44>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	3301      	adds	r3, #1
 800344a:	210a      	movs	r1, #10
 800344c:	0018      	movs	r0, r3
 800344e:	f7fc ffc7 	bl	80003e0 <__aeabi_idivmod>
 8003452:	000b      	movs	r3, r1
 8003454:	b2da      	uxtb	r2, r3
 8003456:	4b78      	ldr	r3, [pc, #480]	; (8003638 <main+0xc44>)
 8003458:	701a      	strb	r2, [r3, #0]
 800345a:	e104      	b.n	8003666 <main+0xc72>
					} else if (setupDig == 1) {
 800345c:	4b74      	ldr	r3, [pc, #464]	; (8003630 <main+0xc3c>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d10b      	bne.n	800347c <main+0xa88>
						newDig = (newDig + 1) % 6;
 8003464:	4b74      	ldr	r3, [pc, #464]	; (8003638 <main+0xc44>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	2106      	movs	r1, #6
 800346c:	0018      	movs	r0, r3
 800346e:	f7fc ffb7 	bl	80003e0 <__aeabi_idivmod>
 8003472:	000b      	movs	r3, r1
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4b70      	ldr	r3, [pc, #448]	; (8003638 <main+0xc44>)
 8003478:	701a      	strb	r2, [r3, #0]
 800347a:	e0f4      	b.n	8003666 <main+0xc72>
					} else if (setupDig == 2) {
 800347c:	4b6c      	ldr	r3, [pc, #432]	; (8003630 <main+0xc3c>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b02      	cmp	r3, #2
 8003482:	d128      	bne.n	80034d6 <main+0xae2>
						if (((onTime / 1000) % 10) == 2) {
 8003484:	4b68      	ldr	r3, [pc, #416]	; (8003628 <main+0xc34>)
 8003486:	881b      	ldrh	r3, [r3, #0]
 8003488:	22fa      	movs	r2, #250	; 0xfa
 800348a:	0091      	lsls	r1, r2, #2
 800348c:	0018      	movs	r0, r3
 800348e:	f7fc fe37 	bl	8000100 <__udivsi3>
 8003492:	0003      	movs	r3, r0
 8003494:	b29b      	uxth	r3, r3
 8003496:	210a      	movs	r1, #10
 8003498:	0018      	movs	r0, r3
 800349a:	f7fc feb7 	bl	800020c <__aeabi_uidivmod>
 800349e:	000b      	movs	r3, r1
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d10b      	bne.n	80034be <main+0xaca>
							newDig = (newDig + 1) % 5;
 80034a6:	4b64      	ldr	r3, [pc, #400]	; (8003638 <main+0xc44>)
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	3301      	adds	r3, #1
 80034ac:	2105      	movs	r1, #5
 80034ae:	0018      	movs	r0, r3
 80034b0:	f7fc ff96 	bl	80003e0 <__aeabi_idivmod>
 80034b4:	000b      	movs	r3, r1
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	4b5f      	ldr	r3, [pc, #380]	; (8003638 <main+0xc44>)
 80034ba:	701a      	strb	r2, [r3, #0]
 80034bc:	e0d3      	b.n	8003666 <main+0xc72>
						} else {
							newDig = (newDig + 1) % 10;
 80034be:	4b5e      	ldr	r3, [pc, #376]	; (8003638 <main+0xc44>)
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	3301      	adds	r3, #1
 80034c4:	210a      	movs	r1, #10
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7fc ff8a 	bl	80003e0 <__aeabi_idivmod>
 80034cc:	000b      	movs	r3, r1
 80034ce:	b2da      	uxtb	r2, r3
 80034d0:	4b59      	ldr	r3, [pc, #356]	; (8003638 <main+0xc44>)
 80034d2:	701a      	strb	r2, [r3, #0]
 80034d4:	e0c7      	b.n	8003666 <main+0xc72>
						}
					} else if (setupDig == 3) {
 80034d6:	4b56      	ldr	r3, [pc, #344]	; (8003630 <main+0xc3c>)
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d000      	beq.n	80034e0 <main+0xaec>
 80034de:	e0c2      	b.n	8003666 <main+0xc72>
						if (((onTime / 100) % 10) > 4) {
 80034e0:	4b51      	ldr	r3, [pc, #324]	; (8003628 <main+0xc34>)
 80034e2:	881b      	ldrh	r3, [r3, #0]
 80034e4:	2164      	movs	r1, #100	; 0x64
 80034e6:	0018      	movs	r0, r3
 80034e8:	f7fc fe0a 	bl	8000100 <__udivsi3>
 80034ec:	0003      	movs	r3, r0
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	210a      	movs	r1, #10
 80034f2:	0018      	movs	r0, r3
 80034f4:	f7fc fe8a 	bl	800020c <__aeabi_uidivmod>
 80034f8:	000b      	movs	r3, r1
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d90e      	bls.n	800351e <main+0xb2a>
							newDig = (newDig + 1) % 2;
 8003500:	4b4d      	ldr	r3, [pc, #308]	; (8003638 <main+0xc44>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	3301      	adds	r3, #1
 8003506:	4a51      	ldr	r2, [pc, #324]	; (800364c <main+0xc58>)
 8003508:	4013      	ands	r3, r2
 800350a:	d504      	bpl.n	8003516 <main+0xb22>
 800350c:	3b01      	subs	r3, #1
 800350e:	2202      	movs	r2, #2
 8003510:	4252      	negs	r2, r2
 8003512:	4313      	orrs	r3, r2
 8003514:	3301      	adds	r3, #1
 8003516:	b2da      	uxtb	r2, r3
 8003518:	4b47      	ldr	r3, [pc, #284]	; (8003638 <main+0xc44>)
 800351a:	701a      	strb	r2, [r3, #0]
 800351c:	e0a3      	b.n	8003666 <main+0xc72>
						} else {
							newDig = (newDig + 1) % 3;
 800351e:	4b46      	ldr	r3, [pc, #280]	; (8003638 <main+0xc44>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	3301      	adds	r3, #1
 8003524:	2103      	movs	r1, #3
 8003526:	0018      	movs	r0, r3
 8003528:	f7fc ff5a 	bl	80003e0 <__aeabi_idivmod>
 800352c:	000b      	movs	r3, r1
 800352e:	b2da      	uxtb	r2, r3
 8003530:	4b41      	ldr	r3, [pc, #260]	; (8003638 <main+0xc44>)
 8003532:	701a      	strb	r2, [r3, #0]
 8003534:	e097      	b.n	8003666 <main+0xc72>
						}
					}
				} else if (clickType == 3) {
 8003536:	4b41      	ldr	r3, [pc, #260]	; (800363c <main+0xc48>)
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	2b03      	cmp	r3, #3
 800353c:	d000      	beq.n	8003540 <main+0xb4c>
 800353e:	e092      	b.n	8003666 <main+0xc72>
					clickType = 0;
 8003540:	4b3e      	ldr	r3, [pc, #248]	; (800363c <main+0xc48>)
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 8003546:	4b3a      	ldr	r3, [pc, #232]	; (8003630 <main+0xc3c>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10b      	bne.n	8003566 <main+0xb72>
						newDig = (newDig + 9) % 10;
 800354e:	4b3a      	ldr	r3, [pc, #232]	; (8003638 <main+0xc44>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	3309      	adds	r3, #9
 8003554:	210a      	movs	r1, #10
 8003556:	0018      	movs	r0, r3
 8003558:	f7fc ff42 	bl	80003e0 <__aeabi_idivmod>
 800355c:	000b      	movs	r3, r1
 800355e:	b2da      	uxtb	r2, r3
 8003560:	4b35      	ldr	r3, [pc, #212]	; (8003638 <main+0xc44>)
 8003562:	701a      	strb	r2, [r3, #0]
 8003564:	e07f      	b.n	8003666 <main+0xc72>
					} else if (setupDig == 1) {
 8003566:	4b32      	ldr	r3, [pc, #200]	; (8003630 <main+0xc3c>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d10b      	bne.n	8003586 <main+0xb92>
						newDig = (newDig + 5) % 6;
 800356e:	4b32      	ldr	r3, [pc, #200]	; (8003638 <main+0xc44>)
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	3305      	adds	r3, #5
 8003574:	2106      	movs	r1, #6
 8003576:	0018      	movs	r0, r3
 8003578:	f7fc ff32 	bl	80003e0 <__aeabi_idivmod>
 800357c:	000b      	movs	r3, r1
 800357e:	b2da      	uxtb	r2, r3
 8003580:	4b2d      	ldr	r3, [pc, #180]	; (8003638 <main+0xc44>)
 8003582:	701a      	strb	r2, [r3, #0]
 8003584:	e06f      	b.n	8003666 <main+0xc72>
					} else if (setupDig == 2) {
 8003586:	4b2a      	ldr	r3, [pc, #168]	; (8003630 <main+0xc3c>)
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b02      	cmp	r3, #2
 800358c:	d128      	bne.n	80035e0 <main+0xbec>
						if (((onTime / 1000) % 10) == 2) {
 800358e:	4b26      	ldr	r3, [pc, #152]	; (8003628 <main+0xc34>)
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	22fa      	movs	r2, #250	; 0xfa
 8003594:	0091      	lsls	r1, r2, #2
 8003596:	0018      	movs	r0, r3
 8003598:	f7fc fdb2 	bl	8000100 <__udivsi3>
 800359c:	0003      	movs	r3, r0
 800359e:	b29b      	uxth	r3, r3
 80035a0:	210a      	movs	r1, #10
 80035a2:	0018      	movs	r0, r3
 80035a4:	f7fc fe32 	bl	800020c <__aeabi_uidivmod>
 80035a8:	000b      	movs	r3, r1
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d10b      	bne.n	80035c8 <main+0xbd4>
							newDig = (newDig + 4) % 5;
 80035b0:	4b21      	ldr	r3, [pc, #132]	; (8003638 <main+0xc44>)
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	3304      	adds	r3, #4
 80035b6:	2105      	movs	r1, #5
 80035b8:	0018      	movs	r0, r3
 80035ba:	f7fc ff11 	bl	80003e0 <__aeabi_idivmod>
 80035be:	000b      	movs	r3, r1
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <main+0xc44>)
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	e04e      	b.n	8003666 <main+0xc72>
						} else {
							newDig = (newDig + 9) % 10;
 80035c8:	4b1b      	ldr	r3, [pc, #108]	; (8003638 <main+0xc44>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	3309      	adds	r3, #9
 80035ce:	210a      	movs	r1, #10
 80035d0:	0018      	movs	r0, r3
 80035d2:	f7fc ff05 	bl	80003e0 <__aeabi_idivmod>
 80035d6:	000b      	movs	r3, r1
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	4b17      	ldr	r3, [pc, #92]	; (8003638 <main+0xc44>)
 80035dc:	701a      	strb	r2, [r3, #0]
 80035de:	e042      	b.n	8003666 <main+0xc72>
						}
					} else if (setupDig == 3) {
 80035e0:	4b13      	ldr	r3, [pc, #76]	; (8003630 <main+0xc3c>)
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b03      	cmp	r3, #3
 80035e6:	d13e      	bne.n	8003666 <main+0xc72>
						if (((onTime / 100) % 10) > 4) {
 80035e8:	4b0f      	ldr	r3, [pc, #60]	; (8003628 <main+0xc34>)
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	2164      	movs	r1, #100	; 0x64
 80035ee:	0018      	movs	r0, r3
 80035f0:	f7fc fd86 	bl	8000100 <__udivsi3>
 80035f4:	0003      	movs	r3, r0
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	210a      	movs	r1, #10
 80035fa:	0018      	movs	r0, r3
 80035fc:	f7fc fe06 	bl	800020c <__aeabi_uidivmod>
 8003600:	000b      	movs	r3, r1
 8003602:	b29b      	uxth	r3, r3
 8003604:	2b04      	cmp	r3, #4
 8003606:	d923      	bls.n	8003650 <main+0xc5c>
							newDig = (newDig + 1) % 2;
 8003608:	4b0b      	ldr	r3, [pc, #44]	; (8003638 <main+0xc44>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	3301      	adds	r3, #1
 800360e:	4a0f      	ldr	r2, [pc, #60]	; (800364c <main+0xc58>)
 8003610:	4013      	ands	r3, r2
 8003612:	d504      	bpl.n	800361e <main+0xc2a>
 8003614:	3b01      	subs	r3, #1
 8003616:	2202      	movs	r2, #2
 8003618:	4252      	negs	r2, r2
 800361a:	4313      	orrs	r3, r2
 800361c:	3301      	adds	r3, #1
 800361e:	b2da      	uxtb	r2, r3
 8003620:	4b05      	ldr	r3, [pc, #20]	; (8003638 <main+0xc44>)
 8003622:	701a      	strb	r2, [r3, #0]
 8003624:	e01f      	b.n	8003666 <main+0xc72>
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	20000236 	.word	0x20000236
 800362c:	20000228 	.word	0x20000228
 8003630:	20000232 	.word	0x20000232
 8003634:	40240000 	.word	0x40240000
 8003638:	20000233 	.word	0x20000233
 800363c:	20000230 	.word	0x20000230
 8003640:	2000023c 	.word	0x2000023c
 8003644:	000061a8 	.word	0x000061a8
 8003648:	80000003 	.word	0x80000003
 800364c:	80000001 	.word	0x80000001
						} else {
							newDig = (newDig + 2) % 3;
 8003650:	4bde      	ldr	r3, [pc, #888]	; (80039cc <main+0xfd8>)
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	3302      	adds	r3, #2
 8003656:	2103      	movs	r1, #3
 8003658:	0018      	movs	r0, r3
 800365a:	f7fc fec1 	bl	80003e0 <__aeabi_idivmod>
 800365e:	000b      	movs	r3, r1
 8003660:	b2da      	uxtb	r2, r3
 8003662:	4bda      	ldr	r3, [pc, #872]	; (80039cc <main+0xfd8>)
 8003664:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				if (newDig != ((int) (onTime / pow(10.0, setupDig)) % 10)) {
 8003666:	4bd9      	ldr	r3, [pc, #868]	; (80039cc <main+0xfd8>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	001e      	movs	r6, r3
 800366c:	4bd8      	ldr	r3, [pc, #864]	; (80039d0 <main+0xfdc>)
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	0018      	movs	r0, r3
 8003672:	f7fe fdf3 	bl	800225c <__aeabi_i2d>
 8003676:	0004      	movs	r4, r0
 8003678:	000d      	movs	r5, r1
 800367a:	4bd6      	ldr	r3, [pc, #856]	; (80039d4 <main+0xfe0>)
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	0018      	movs	r0, r3
 8003680:	f7fe fe1c 	bl	80022bc <__aeabi_ui2d>
 8003684:	0002      	movs	r2, r0
 8003686:	000b      	movs	r3, r1
 8003688:	2000      	movs	r0, #0
 800368a:	49d3      	ldr	r1, [pc, #844]	; (80039d8 <main+0xfe4>)
 800368c:	f004 fc80 	bl	8007f90 <pow>
 8003690:	0002      	movs	r2, r0
 8003692:	000b      	movs	r3, r1
 8003694:	0020      	movs	r0, r4
 8003696:	0029      	movs	r1, r5
 8003698:	f7fd fb4e 	bl	8000d38 <__aeabi_ddiv>
 800369c:	0002      	movs	r2, r0
 800369e:	000b      	movs	r3, r1
 80036a0:	0010      	movs	r0, r2
 80036a2:	0019      	movs	r1, r3
 80036a4:	f7fe fda4 	bl	80021f0 <__aeabi_d2iz>
 80036a8:	0003      	movs	r3, r0
 80036aa:	210a      	movs	r1, #10
 80036ac:	0018      	movs	r0, r3
 80036ae:	f7fc fe97 	bl	80003e0 <__aeabi_idivmod>
 80036b2:	000b      	movs	r3, r1
 80036b4:	429e      	cmp	r6, r3
 80036b6:	d100      	bne.n	80036ba <main+0xcc6>
 80036b8:	e2ba      	b.n	8003c30 <main+0x123c>
					delayForBlink = 0;
 80036ba:	4bc8      	ldr	r3, [pc, #800]	; (80039dc <main+0xfe8>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
					onTime = (onTime
							- (((int) (onTime / pow(10.0, setupDig)) % 10))
 80036c0:	4bc3      	ldr	r3, [pc, #780]	; (80039d0 <main+0xfdc>)
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	0018      	movs	r0, r3
 80036c6:	f7fe fdc9 	bl	800225c <__aeabi_i2d>
 80036ca:	0004      	movs	r4, r0
 80036cc:	000d      	movs	r5, r1
 80036ce:	4bc0      	ldr	r3, [pc, #768]	; (80039d0 <main+0xfdc>)
 80036d0:	881b      	ldrh	r3, [r3, #0]
 80036d2:	0018      	movs	r0, r3
 80036d4:	f7fe fdc2 	bl	800225c <__aeabi_i2d>
 80036d8:	6038      	str	r0, [r7, #0]
 80036da:	6079      	str	r1, [r7, #4]
 80036dc:	4bbd      	ldr	r3, [pc, #756]	; (80039d4 <main+0xfe0>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	0018      	movs	r0, r3
 80036e2:	f7fe fdeb 	bl	80022bc <__aeabi_ui2d>
 80036e6:	0002      	movs	r2, r0
 80036e8:	000b      	movs	r3, r1
 80036ea:	2000      	movs	r0, #0
 80036ec:	49ba      	ldr	r1, [pc, #744]	; (80039d8 <main+0xfe4>)
 80036ee:	f004 fc4f 	bl	8007f90 <pow>
 80036f2:	0002      	movs	r2, r0
 80036f4:	000b      	movs	r3, r1
 80036f6:	6838      	ldr	r0, [r7, #0]
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	f7fd fb1d 	bl	8000d38 <__aeabi_ddiv>
 80036fe:	0002      	movs	r2, r0
 8003700:	000b      	movs	r3, r1
 8003702:	0010      	movs	r0, r2
 8003704:	0019      	movs	r1, r3
 8003706:	f7fe fd73 	bl	80021f0 <__aeabi_d2iz>
 800370a:	0003      	movs	r3, r0
 800370c:	210a      	movs	r1, #10
 800370e:	0018      	movs	r0, r3
 8003710:	f7fc fe66 	bl	80003e0 <__aeabi_idivmod>
 8003714:	000b      	movs	r3, r1
									* pow(10.0, setupDig))
 8003716:	0018      	movs	r0, r3
 8003718:	f7fe fda0 	bl	800225c <__aeabi_i2d>
 800371c:	6038      	str	r0, [r7, #0]
 800371e:	6079      	str	r1, [r7, #4]
 8003720:	4bac      	ldr	r3, [pc, #688]	; (80039d4 <main+0xfe0>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	0018      	movs	r0, r3
 8003726:	f7fe fdc9 	bl	80022bc <__aeabi_ui2d>
 800372a:	0002      	movs	r2, r0
 800372c:	000b      	movs	r3, r1
 800372e:	2000      	movs	r0, #0
 8003730:	49a9      	ldr	r1, [pc, #676]	; (80039d8 <main+0xfe4>)
 8003732:	f004 fc2d 	bl	8007f90 <pow>
 8003736:	0002      	movs	r2, r0
 8003738:	000b      	movs	r3, r1
 800373a:	6838      	ldr	r0, [r7, #0]
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	f7fd fef5 	bl	800152c <__aeabi_dmul>
 8003742:	0002      	movs	r2, r0
 8003744:	000b      	movs	r3, r1
							- (((int) (onTime / pow(10.0, setupDig)) % 10))
 8003746:	0020      	movs	r0, r4
 8003748:	0029      	movs	r1, r5
 800374a:	f7fe f9b1 	bl	8001ab0 <__aeabi_dsub>
 800374e:	0002      	movs	r2, r0
 8003750:	000b      	movs	r3, r1
 8003752:	603a      	str	r2, [r7, #0]
 8003754:	607b      	str	r3, [r7, #4]
							+ (newDig * pow(10.0, setupDig));
 8003756:	4b9d      	ldr	r3, [pc, #628]	; (80039cc <main+0xfd8>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	0018      	movs	r0, r3
 800375c:	f7fe fd7e 	bl	800225c <__aeabi_i2d>
 8003760:	0004      	movs	r4, r0
 8003762:	000d      	movs	r5, r1
 8003764:	4b9b      	ldr	r3, [pc, #620]	; (80039d4 <main+0xfe0>)
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	0018      	movs	r0, r3
 800376a:	f7fe fda7 	bl	80022bc <__aeabi_ui2d>
 800376e:	0002      	movs	r2, r0
 8003770:	000b      	movs	r3, r1
 8003772:	2000      	movs	r0, #0
 8003774:	4998      	ldr	r1, [pc, #608]	; (80039d8 <main+0xfe4>)
 8003776:	f004 fc0b 	bl	8007f90 <pow>
 800377a:	0002      	movs	r2, r0
 800377c:	000b      	movs	r3, r1
 800377e:	0020      	movs	r0, r4
 8003780:	0029      	movs	r1, r5
 8003782:	f7fd fed3 	bl	800152c <__aeabi_dmul>
 8003786:	0002      	movs	r2, r0
 8003788:	000b      	movs	r3, r1
 800378a:	6838      	ldr	r0, [r7, #0]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	f7fc ff73 	bl	8000678 <__aeabi_dadd>
 8003792:	0002      	movs	r2, r0
 8003794:	000b      	movs	r3, r1
					onTime = (onTime
 8003796:	0010      	movs	r0, r2
 8003798:	0019      	movs	r1, r3
 800379a:	f7fc fe9f 	bl	80004dc <__aeabi_d2uiz>
 800379e:	0003      	movs	r3, r0
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	4b8b      	ldr	r3, [pc, #556]	; (80039d0 <main+0xfdc>)
 80037a4:	801a      	strh	r2, [r3, #0]
					HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, onTime);
 80037a6:	4b8a      	ldr	r3, [pc, #552]	; (80039d0 <main+0xfdc>)
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	001a      	movs	r2, r3
 80037ac:	4b8c      	ldr	r3, [pc, #560]	; (80039e0 <main+0xfec>)
 80037ae:	2100      	movs	r1, #0
 80037b0:	0018      	movs	r0, r3
 80037b2:	f003 fbad 	bl	8006f10 <HAL_RTCEx_BKUPWrite>
				}

				break;
 80037b6:	e23b      	b.n	8003c30 <main+0x123c>
			case 4:
				dispValue = offTime;
 80037b8:	4b8a      	ldr	r3, [pc, #552]	; (80039e4 <main+0xff0>)
 80037ba:	881b      	ldrh	r3, [r3, #0]
 80037bc:	001a      	movs	r2, r3
 80037be:	4b8a      	ldr	r3, [pc, #552]	; (80039e8 <main+0xff4>)
 80037c0:	601a      	str	r2, [r3, #0]
				newDig = ((int) (offTime / pow(10.0, setupDig)) % 10);
 80037c2:	4b88      	ldr	r3, [pc, #544]	; (80039e4 <main+0xff0>)
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	0018      	movs	r0, r3
 80037c8:	f7fe fd48 	bl	800225c <__aeabi_i2d>
 80037cc:	0004      	movs	r4, r0
 80037ce:	000d      	movs	r5, r1
 80037d0:	4b80      	ldr	r3, [pc, #512]	; (80039d4 <main+0xfe0>)
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	0018      	movs	r0, r3
 80037d6:	f7fe fd71 	bl	80022bc <__aeabi_ui2d>
 80037da:	0002      	movs	r2, r0
 80037dc:	000b      	movs	r3, r1
 80037de:	2000      	movs	r0, #0
 80037e0:	497d      	ldr	r1, [pc, #500]	; (80039d8 <main+0xfe4>)
 80037e2:	f004 fbd5 	bl	8007f90 <pow>
 80037e6:	0002      	movs	r2, r0
 80037e8:	000b      	movs	r3, r1
 80037ea:	0020      	movs	r0, r4
 80037ec:	0029      	movs	r1, r5
 80037ee:	f7fd faa3 	bl	8000d38 <__aeabi_ddiv>
 80037f2:	0002      	movs	r2, r0
 80037f4:	000b      	movs	r3, r1
 80037f6:	0010      	movs	r0, r2
 80037f8:	0019      	movs	r1, r3
 80037fa:	f7fe fcf9 	bl	80021f0 <__aeabi_d2iz>
 80037fe:	0003      	movs	r3, r0
 8003800:	210a      	movs	r1, #10
 8003802:	0018      	movs	r0, r3
 8003804:	f7fc fdec 	bl	80003e0 <__aeabi_idivmod>
 8003808:	000b      	movs	r3, r1
 800380a:	b2da      	uxtb	r2, r3
 800380c:	4b6f      	ldr	r3, [pc, #444]	; (80039cc <main+0xfd8>)
 800380e:	701a      	strb	r2, [r3, #0]
				if (clickType == 2) {
 8003810:	4b76      	ldr	r3, [pc, #472]	; (80039ec <main+0xff8>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d13b      	bne.n	8003890 <main+0xe9c>
					delayForBlink = 25000;
 8003818:	4b70      	ldr	r3, [pc, #448]	; (80039dc <main+0xfe8>)
 800381a:	4a75      	ldr	r2, [pc, #468]	; (80039f0 <main+0xffc>)
 800381c:	601a      	str	r2, [r3, #0]
					clickType = 0;
 800381e:	4b73      	ldr	r3, [pc, #460]	; (80039ec <main+0xff8>)
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
					setupDig = (setupDig + 1) % 4;
 8003824:	4b6b      	ldr	r3, [pc, #428]	; (80039d4 <main+0xfe0>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	3301      	adds	r3, #1
 800382a:	4a72      	ldr	r2, [pc, #456]	; (80039f4 <main+0x1000>)
 800382c:	4013      	ands	r3, r2
 800382e:	d504      	bpl.n	800383a <main+0xe46>
 8003830:	3b01      	subs	r3, #1
 8003832:	2204      	movs	r2, #4
 8003834:	4252      	negs	r2, r2
 8003836:	4313      	orrs	r3, r2
 8003838:	3301      	adds	r3, #1
 800383a:	b2da      	uxtb	r2, r3
 800383c:	4b65      	ldr	r3, [pc, #404]	; (80039d4 <main+0xfe0>)
 800383e:	701a      	strb	r2, [r3, #0]
					newDig = ((int) (offTime / pow(10.0, setupDig)) % 10);
 8003840:	4b68      	ldr	r3, [pc, #416]	; (80039e4 <main+0xff0>)
 8003842:	881b      	ldrh	r3, [r3, #0]
 8003844:	0018      	movs	r0, r3
 8003846:	f7fe fd09 	bl	800225c <__aeabi_i2d>
 800384a:	0004      	movs	r4, r0
 800384c:	000d      	movs	r5, r1
 800384e:	4b61      	ldr	r3, [pc, #388]	; (80039d4 <main+0xfe0>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	0018      	movs	r0, r3
 8003854:	f7fe fd32 	bl	80022bc <__aeabi_ui2d>
 8003858:	0002      	movs	r2, r0
 800385a:	000b      	movs	r3, r1
 800385c:	2000      	movs	r0, #0
 800385e:	495e      	ldr	r1, [pc, #376]	; (80039d8 <main+0xfe4>)
 8003860:	f004 fb96 	bl	8007f90 <pow>
 8003864:	0002      	movs	r2, r0
 8003866:	000b      	movs	r3, r1
 8003868:	0020      	movs	r0, r4
 800386a:	0029      	movs	r1, r5
 800386c:	f7fd fa64 	bl	8000d38 <__aeabi_ddiv>
 8003870:	0002      	movs	r2, r0
 8003872:	000b      	movs	r3, r1
 8003874:	0010      	movs	r0, r2
 8003876:	0019      	movs	r1, r3
 8003878:	f7fe fcba 	bl	80021f0 <__aeabi_d2iz>
 800387c:	0003      	movs	r3, r0
 800387e:	210a      	movs	r1, #10
 8003880:	0018      	movs	r0, r3
 8003882:	f7fc fdad 	bl	80003e0 <__aeabi_idivmod>
 8003886:	000b      	movs	r3, r1
 8003888:	b2da      	uxtb	r2, r3
 800388a:	4b50      	ldr	r3, [pc, #320]	; (80039cc <main+0xfd8>)
 800388c:	701a      	strb	r2, [r3, #0]
 800388e:	e120      	b.n	8003ad2 <main+0x10de>
				} else if (clickType == 1) {
 8003890:	4b56      	ldr	r3, [pc, #344]	; (80039ec <main+0xff8>)
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d000      	beq.n	800389a <main+0xea6>
 8003898:	e07f      	b.n	800399a <main+0xfa6>
					clickType = 0;
 800389a:	4b54      	ldr	r3, [pc, #336]	; (80039ec <main+0xff8>)
 800389c:	2200      	movs	r2, #0
 800389e:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 80038a0:	4b4c      	ldr	r3, [pc, #304]	; (80039d4 <main+0xfe0>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10b      	bne.n	80038c0 <main+0xecc>
						newDig = (newDig + 1) % 10;
 80038a8:	4b48      	ldr	r3, [pc, #288]	; (80039cc <main+0xfd8>)
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	3301      	adds	r3, #1
 80038ae:	210a      	movs	r1, #10
 80038b0:	0018      	movs	r0, r3
 80038b2:	f7fc fd95 	bl	80003e0 <__aeabi_idivmod>
 80038b6:	000b      	movs	r3, r1
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	4b44      	ldr	r3, [pc, #272]	; (80039cc <main+0xfd8>)
 80038bc:	701a      	strb	r2, [r3, #0]
 80038be:	e108      	b.n	8003ad2 <main+0x10de>
					} else if (setupDig == 1) {
 80038c0:	4b44      	ldr	r3, [pc, #272]	; (80039d4 <main+0xfe0>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d10b      	bne.n	80038e0 <main+0xeec>
						newDig = (newDig + 1) % 6;
 80038c8:	4b40      	ldr	r3, [pc, #256]	; (80039cc <main+0xfd8>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	3301      	adds	r3, #1
 80038ce:	2106      	movs	r1, #6
 80038d0:	0018      	movs	r0, r3
 80038d2:	f7fc fd85 	bl	80003e0 <__aeabi_idivmod>
 80038d6:	000b      	movs	r3, r1
 80038d8:	b2da      	uxtb	r2, r3
 80038da:	4b3c      	ldr	r3, [pc, #240]	; (80039cc <main+0xfd8>)
 80038dc:	701a      	strb	r2, [r3, #0]
 80038de:	e0f8      	b.n	8003ad2 <main+0x10de>
					} else if (setupDig == 2) {
 80038e0:	4b3c      	ldr	r3, [pc, #240]	; (80039d4 <main+0xfe0>)
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d128      	bne.n	800393a <main+0xf46>
						if (((offTime / 1000) % 10) == 2) {
 80038e8:	4b3e      	ldr	r3, [pc, #248]	; (80039e4 <main+0xff0>)
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	22fa      	movs	r2, #250	; 0xfa
 80038ee:	0091      	lsls	r1, r2, #2
 80038f0:	0018      	movs	r0, r3
 80038f2:	f7fc fc05 	bl	8000100 <__udivsi3>
 80038f6:	0003      	movs	r3, r0
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	210a      	movs	r1, #10
 80038fc:	0018      	movs	r0, r3
 80038fe:	f7fc fc85 	bl	800020c <__aeabi_uidivmod>
 8003902:	000b      	movs	r3, r1
 8003904:	b29b      	uxth	r3, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d10b      	bne.n	8003922 <main+0xf2e>
							newDig = (newDig + 1) % 5;
 800390a:	4b30      	ldr	r3, [pc, #192]	; (80039cc <main+0xfd8>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	3301      	adds	r3, #1
 8003910:	2105      	movs	r1, #5
 8003912:	0018      	movs	r0, r3
 8003914:	f7fc fd64 	bl	80003e0 <__aeabi_idivmod>
 8003918:	000b      	movs	r3, r1
 800391a:	b2da      	uxtb	r2, r3
 800391c:	4b2b      	ldr	r3, [pc, #172]	; (80039cc <main+0xfd8>)
 800391e:	701a      	strb	r2, [r3, #0]
 8003920:	e0d7      	b.n	8003ad2 <main+0x10de>
						} else {
							newDig = (newDig + 1) % 10;
 8003922:	4b2a      	ldr	r3, [pc, #168]	; (80039cc <main+0xfd8>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	3301      	adds	r3, #1
 8003928:	210a      	movs	r1, #10
 800392a:	0018      	movs	r0, r3
 800392c:	f7fc fd58 	bl	80003e0 <__aeabi_idivmod>
 8003930:	000b      	movs	r3, r1
 8003932:	b2da      	uxtb	r2, r3
 8003934:	4b25      	ldr	r3, [pc, #148]	; (80039cc <main+0xfd8>)
 8003936:	701a      	strb	r2, [r3, #0]
 8003938:	e0cb      	b.n	8003ad2 <main+0x10de>
						}
					} else if (setupDig == 3) {
 800393a:	4b26      	ldr	r3, [pc, #152]	; (80039d4 <main+0xfe0>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d000      	beq.n	8003944 <main+0xf50>
 8003942:	e0c6      	b.n	8003ad2 <main+0x10de>
						if (((offTime / 100) % 10) > 4) {
 8003944:	4b27      	ldr	r3, [pc, #156]	; (80039e4 <main+0xff0>)
 8003946:	881b      	ldrh	r3, [r3, #0]
 8003948:	2164      	movs	r1, #100	; 0x64
 800394a:	0018      	movs	r0, r3
 800394c:	f7fc fbd8 	bl	8000100 <__udivsi3>
 8003950:	0003      	movs	r3, r0
 8003952:	b29b      	uxth	r3, r3
 8003954:	210a      	movs	r1, #10
 8003956:	0018      	movs	r0, r3
 8003958:	f7fc fc58 	bl	800020c <__aeabi_uidivmod>
 800395c:	000b      	movs	r3, r1
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b04      	cmp	r3, #4
 8003962:	d90e      	bls.n	8003982 <main+0xf8e>
							newDig = (newDig + 1) % 2;
 8003964:	4b19      	ldr	r3, [pc, #100]	; (80039cc <main+0xfd8>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	3301      	adds	r3, #1
 800396a:	4a23      	ldr	r2, [pc, #140]	; (80039f8 <main+0x1004>)
 800396c:	4013      	ands	r3, r2
 800396e:	d504      	bpl.n	800397a <main+0xf86>
 8003970:	3b01      	subs	r3, #1
 8003972:	2202      	movs	r2, #2
 8003974:	4252      	negs	r2, r2
 8003976:	4313      	orrs	r3, r2
 8003978:	3301      	adds	r3, #1
 800397a:	b2da      	uxtb	r2, r3
 800397c:	4b13      	ldr	r3, [pc, #76]	; (80039cc <main+0xfd8>)
 800397e:	701a      	strb	r2, [r3, #0]
 8003980:	e0a7      	b.n	8003ad2 <main+0x10de>
						} else {
							newDig = (newDig + 1) % 3;
 8003982:	4b12      	ldr	r3, [pc, #72]	; (80039cc <main+0xfd8>)
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	3301      	adds	r3, #1
 8003988:	2103      	movs	r1, #3
 800398a:	0018      	movs	r0, r3
 800398c:	f7fc fd28 	bl	80003e0 <__aeabi_idivmod>
 8003990:	000b      	movs	r3, r1
 8003992:	b2da      	uxtb	r2, r3
 8003994:	4b0d      	ldr	r3, [pc, #52]	; (80039cc <main+0xfd8>)
 8003996:	701a      	strb	r2, [r3, #0]
 8003998:	e09b      	b.n	8003ad2 <main+0x10de>
						}
					}
				} else if (clickType == 3) {
 800399a:	4b14      	ldr	r3, [pc, #80]	; (80039ec <main+0xff8>)
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	2b03      	cmp	r3, #3
 80039a0:	d000      	beq.n	80039a4 <main+0xfb0>
 80039a2:	e096      	b.n	8003ad2 <main+0x10de>
					clickType = 0;
 80039a4:	4b11      	ldr	r3, [pc, #68]	; (80039ec <main+0xff8>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	701a      	strb	r2, [r3, #0]
					if (setupDig == 0) {
 80039aa:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <main+0xfe0>)
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d124      	bne.n	80039fc <main+0x1008>
						newDig = (newDig + 9) % 10;
 80039b2:	4b06      	ldr	r3, [pc, #24]	; (80039cc <main+0xfd8>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	3309      	adds	r3, #9
 80039b8:	210a      	movs	r1, #10
 80039ba:	0018      	movs	r0, r3
 80039bc:	f7fc fd10 	bl	80003e0 <__aeabi_idivmod>
 80039c0:	000b      	movs	r3, r1
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	4b01      	ldr	r3, [pc, #4]	; (80039cc <main+0xfd8>)
 80039c6:	701a      	strb	r2, [r3, #0]
 80039c8:	e083      	b.n	8003ad2 <main+0x10de>
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	20000233 	.word	0x20000233
 80039d0:	20000236 	.word	0x20000236
 80039d4:	20000232 	.word	0x20000232
 80039d8:	40240000 	.word	0x40240000
 80039dc:	2000023c 	.word	0x2000023c
 80039e0:	2000014c 	.word	0x2000014c
 80039e4:	20000238 	.word	0x20000238
 80039e8:	20000228 	.word	0x20000228
 80039ec:	20000230 	.word	0x20000230
 80039f0:	000061a8 	.word	0x000061a8
 80039f4:	80000003 	.word	0x80000003
 80039f8:	80000001 	.word	0x80000001
					} else if (setupDig == 1) {
 80039fc:	4b8f      	ldr	r3, [pc, #572]	; (8003c3c <main+0x1248>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d10b      	bne.n	8003a1c <main+0x1028>
						newDig = (newDig + 5) % 6;
 8003a04:	4b8e      	ldr	r3, [pc, #568]	; (8003c40 <main+0x124c>)
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	3305      	adds	r3, #5
 8003a0a:	2106      	movs	r1, #6
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f7fc fce7 	bl	80003e0 <__aeabi_idivmod>
 8003a12:	000b      	movs	r3, r1
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	4b8a      	ldr	r3, [pc, #552]	; (8003c40 <main+0x124c>)
 8003a18:	701a      	strb	r2, [r3, #0]
 8003a1a:	e05a      	b.n	8003ad2 <main+0x10de>
					} else if (setupDig == 2) {
 8003a1c:	4b87      	ldr	r3, [pc, #540]	; (8003c3c <main+0x1248>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d128      	bne.n	8003a76 <main+0x1082>
						if (((offTime / 1000) % 10) == 2) {
 8003a24:	4b87      	ldr	r3, [pc, #540]	; (8003c44 <main+0x1250>)
 8003a26:	881b      	ldrh	r3, [r3, #0]
 8003a28:	22fa      	movs	r2, #250	; 0xfa
 8003a2a:	0091      	lsls	r1, r2, #2
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f7fc fb67 	bl	8000100 <__udivsi3>
 8003a32:	0003      	movs	r3, r0
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	210a      	movs	r1, #10
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f7fc fbe7 	bl	800020c <__aeabi_uidivmod>
 8003a3e:	000b      	movs	r3, r1
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d10b      	bne.n	8003a5e <main+0x106a>
							newDig = (newDig + 4) % 5;
 8003a46:	4b7e      	ldr	r3, [pc, #504]	; (8003c40 <main+0x124c>)
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	2105      	movs	r1, #5
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f7fc fcc6 	bl	80003e0 <__aeabi_idivmod>
 8003a54:	000b      	movs	r3, r1
 8003a56:	b2da      	uxtb	r2, r3
 8003a58:	4b79      	ldr	r3, [pc, #484]	; (8003c40 <main+0x124c>)
 8003a5a:	701a      	strb	r2, [r3, #0]
 8003a5c:	e039      	b.n	8003ad2 <main+0x10de>
						} else {
							newDig = (newDig + 9) % 10;
 8003a5e:	4b78      	ldr	r3, [pc, #480]	; (8003c40 <main+0x124c>)
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	3309      	adds	r3, #9
 8003a64:	210a      	movs	r1, #10
 8003a66:	0018      	movs	r0, r3
 8003a68:	f7fc fcba 	bl	80003e0 <__aeabi_idivmod>
 8003a6c:	000b      	movs	r3, r1
 8003a6e:	b2da      	uxtb	r2, r3
 8003a70:	4b73      	ldr	r3, [pc, #460]	; (8003c40 <main+0x124c>)
 8003a72:	701a      	strb	r2, [r3, #0]
 8003a74:	e02d      	b.n	8003ad2 <main+0x10de>
						}
					} else if (setupDig == 3) {
 8003a76:	4b71      	ldr	r3, [pc, #452]	; (8003c3c <main+0x1248>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d129      	bne.n	8003ad2 <main+0x10de>
						if (((offTime / 100) % 10) > 4) {
 8003a7e:	4b71      	ldr	r3, [pc, #452]	; (8003c44 <main+0x1250>)
 8003a80:	881b      	ldrh	r3, [r3, #0]
 8003a82:	2164      	movs	r1, #100	; 0x64
 8003a84:	0018      	movs	r0, r3
 8003a86:	f7fc fb3b 	bl	8000100 <__udivsi3>
 8003a8a:	0003      	movs	r3, r0
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	210a      	movs	r1, #10
 8003a90:	0018      	movs	r0, r3
 8003a92:	f7fc fbbb 	bl	800020c <__aeabi_uidivmod>
 8003a96:	000b      	movs	r3, r1
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	2b04      	cmp	r3, #4
 8003a9c:	d90e      	bls.n	8003abc <main+0x10c8>
							newDig = (newDig + 1) % 2;
 8003a9e:	4b68      	ldr	r3, [pc, #416]	; (8003c40 <main+0x124c>)
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	4a68      	ldr	r2, [pc, #416]	; (8003c48 <main+0x1254>)
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d504      	bpl.n	8003ab4 <main+0x10c0>
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	2202      	movs	r2, #2
 8003aae:	4252      	negs	r2, r2
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	4b62      	ldr	r3, [pc, #392]	; (8003c40 <main+0x124c>)
 8003ab8:	701a      	strb	r2, [r3, #0]
 8003aba:	e00a      	b.n	8003ad2 <main+0x10de>
						} else {
							newDig = (newDig + 2) % 3;
 8003abc:	4b60      	ldr	r3, [pc, #384]	; (8003c40 <main+0x124c>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	3302      	adds	r3, #2
 8003ac2:	2103      	movs	r1, #3
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f7fc fc8b 	bl	80003e0 <__aeabi_idivmod>
 8003aca:	000b      	movs	r3, r1
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	4b5c      	ldr	r3, [pc, #368]	; (8003c40 <main+0x124c>)
 8003ad0:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				if (newDig != ((int) (offTime / pow(10.0, setupDig)) % 10)) {
 8003ad2:	4b5b      	ldr	r3, [pc, #364]	; (8003c40 <main+0x124c>)
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	001e      	movs	r6, r3
 8003ad8:	4b5a      	ldr	r3, [pc, #360]	; (8003c44 <main+0x1250>)
 8003ada:	881b      	ldrh	r3, [r3, #0]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f7fe fbbd 	bl	800225c <__aeabi_i2d>
 8003ae2:	0004      	movs	r4, r0
 8003ae4:	000d      	movs	r5, r1
 8003ae6:	4b55      	ldr	r3, [pc, #340]	; (8003c3c <main+0x1248>)
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	0018      	movs	r0, r3
 8003aec:	f7fe fbe6 	bl	80022bc <__aeabi_ui2d>
 8003af0:	0002      	movs	r2, r0
 8003af2:	000b      	movs	r3, r1
 8003af4:	2000      	movs	r0, #0
 8003af6:	4955      	ldr	r1, [pc, #340]	; (8003c4c <main+0x1258>)
 8003af8:	f004 fa4a 	bl	8007f90 <pow>
 8003afc:	0002      	movs	r2, r0
 8003afe:	000b      	movs	r3, r1
 8003b00:	0020      	movs	r0, r4
 8003b02:	0029      	movs	r1, r5
 8003b04:	f7fd f918 	bl	8000d38 <__aeabi_ddiv>
 8003b08:	0002      	movs	r2, r0
 8003b0a:	000b      	movs	r3, r1
 8003b0c:	0010      	movs	r0, r2
 8003b0e:	0019      	movs	r1, r3
 8003b10:	f7fe fb6e 	bl	80021f0 <__aeabi_d2iz>
 8003b14:	0003      	movs	r3, r0
 8003b16:	210a      	movs	r1, #10
 8003b18:	0018      	movs	r0, r3
 8003b1a:	f7fc fc61 	bl	80003e0 <__aeabi_idivmod>
 8003b1e:	000b      	movs	r3, r1
 8003b20:	429e      	cmp	r6, r3
 8003b22:	d100      	bne.n	8003b26 <main+0x1132>
 8003b24:	e087      	b.n	8003c36 <main+0x1242>
					delayForBlink = 0;
 8003b26:	4b4a      	ldr	r3, [pc, #296]	; (8003c50 <main+0x125c>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
					offTime = (offTime
							- (((int) (offTime / pow(10.0, setupDig)) % 10))
 8003b2c:	4b45      	ldr	r3, [pc, #276]	; (8003c44 <main+0x1250>)
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7fe fb93 	bl	800225c <__aeabi_i2d>
 8003b36:	0004      	movs	r4, r0
 8003b38:	000d      	movs	r5, r1
 8003b3a:	4b42      	ldr	r3, [pc, #264]	; (8003c44 <main+0x1250>)
 8003b3c:	881b      	ldrh	r3, [r3, #0]
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f7fe fb8c 	bl	800225c <__aeabi_i2d>
 8003b44:	6038      	str	r0, [r7, #0]
 8003b46:	6079      	str	r1, [r7, #4]
 8003b48:	4b3c      	ldr	r3, [pc, #240]	; (8003c3c <main+0x1248>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f7fe fbb5 	bl	80022bc <__aeabi_ui2d>
 8003b52:	0002      	movs	r2, r0
 8003b54:	000b      	movs	r3, r1
 8003b56:	2000      	movs	r0, #0
 8003b58:	493c      	ldr	r1, [pc, #240]	; (8003c4c <main+0x1258>)
 8003b5a:	f004 fa19 	bl	8007f90 <pow>
 8003b5e:	0002      	movs	r2, r0
 8003b60:	000b      	movs	r3, r1
 8003b62:	6838      	ldr	r0, [r7, #0]
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	f7fd f8e7 	bl	8000d38 <__aeabi_ddiv>
 8003b6a:	0002      	movs	r2, r0
 8003b6c:	000b      	movs	r3, r1
 8003b6e:	0010      	movs	r0, r2
 8003b70:	0019      	movs	r1, r3
 8003b72:	f7fe fb3d 	bl	80021f0 <__aeabi_d2iz>
 8003b76:	0003      	movs	r3, r0
 8003b78:	210a      	movs	r1, #10
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f7fc fc30 	bl	80003e0 <__aeabi_idivmod>
 8003b80:	000b      	movs	r3, r1
									* pow(10.0, setupDig))
 8003b82:	0018      	movs	r0, r3
 8003b84:	f7fe fb6a 	bl	800225c <__aeabi_i2d>
 8003b88:	6038      	str	r0, [r7, #0]
 8003b8a:	6079      	str	r1, [r7, #4]
 8003b8c:	4b2b      	ldr	r3, [pc, #172]	; (8003c3c <main+0x1248>)
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	0018      	movs	r0, r3
 8003b92:	f7fe fb93 	bl	80022bc <__aeabi_ui2d>
 8003b96:	0002      	movs	r2, r0
 8003b98:	000b      	movs	r3, r1
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	492b      	ldr	r1, [pc, #172]	; (8003c4c <main+0x1258>)
 8003b9e:	f004 f9f7 	bl	8007f90 <pow>
 8003ba2:	0002      	movs	r2, r0
 8003ba4:	000b      	movs	r3, r1
 8003ba6:	6838      	ldr	r0, [r7, #0]
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	f7fd fcbf 	bl	800152c <__aeabi_dmul>
 8003bae:	0002      	movs	r2, r0
 8003bb0:	000b      	movs	r3, r1
							- (((int) (offTime / pow(10.0, setupDig)) % 10))
 8003bb2:	0020      	movs	r0, r4
 8003bb4:	0029      	movs	r1, r5
 8003bb6:	f7fd ff7b 	bl	8001ab0 <__aeabi_dsub>
 8003bba:	0002      	movs	r2, r0
 8003bbc:	000b      	movs	r3, r1
 8003bbe:	603a      	str	r2, [r7, #0]
 8003bc0:	607b      	str	r3, [r7, #4]
							+ (newDig * pow(10.0, setupDig));
 8003bc2:	4b1f      	ldr	r3, [pc, #124]	; (8003c40 <main+0x124c>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f7fe fb48 	bl	800225c <__aeabi_i2d>
 8003bcc:	0004      	movs	r4, r0
 8003bce:	000d      	movs	r5, r1
 8003bd0:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <main+0x1248>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	f7fe fb71 	bl	80022bc <__aeabi_ui2d>
 8003bda:	0002      	movs	r2, r0
 8003bdc:	000b      	movs	r3, r1
 8003bde:	2000      	movs	r0, #0
 8003be0:	491a      	ldr	r1, [pc, #104]	; (8003c4c <main+0x1258>)
 8003be2:	f004 f9d5 	bl	8007f90 <pow>
 8003be6:	0002      	movs	r2, r0
 8003be8:	000b      	movs	r3, r1
 8003bea:	0020      	movs	r0, r4
 8003bec:	0029      	movs	r1, r5
 8003bee:	f7fd fc9d 	bl	800152c <__aeabi_dmul>
 8003bf2:	0002      	movs	r2, r0
 8003bf4:	000b      	movs	r3, r1
 8003bf6:	6838      	ldr	r0, [r7, #0]
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	f7fc fd3d 	bl	8000678 <__aeabi_dadd>
 8003bfe:	0002      	movs	r2, r0
 8003c00:	000b      	movs	r3, r1
					offTime = (offTime
 8003c02:	0010      	movs	r0, r2
 8003c04:	0019      	movs	r1, r3
 8003c06:	f7fc fc69 	bl	80004dc <__aeabi_d2uiz>
 8003c0a:	0003      	movs	r3, r0
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	4b0d      	ldr	r3, [pc, #52]	; (8003c44 <main+0x1250>)
 8003c10:	801a      	strh	r2, [r3, #0]
					HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, offTime);
 8003c12:	4b0c      	ldr	r3, [pc, #48]	; (8003c44 <main+0x1250>)
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	001a      	movs	r2, r3
 8003c18:	4b0e      	ldr	r3, [pc, #56]	; (8003c54 <main+0x1260>)
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f003 f977 	bl	8006f10 <HAL_RTCEx_BKUPWrite>
				}

				break;
 8003c22:	e008      	b.n	8003c36 <main+0x1242>
				break;
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	f7fe ff36 	bl	8002a96 <main+0xa2>
				break;
 8003c2a:	46c0      	nop			; (mov r8, r8)
 8003c2c:	f7fe ff33 	bl	8002a96 <main+0xa2>
				break;
 8003c30:	46c0      	nop			; (mov r8, r8)
 8003c32:	f7fe ff30 	bl	8002a96 <main+0xa2>
				break;
 8003c36:	46c0      	nop			; (mov r8, r8)
	while (1) {
 8003c38:	f7fe ff2d 	bl	8002a96 <main+0xa2>
 8003c3c:	20000232 	.word	0x20000232
 8003c40:	20000233 	.word	0x20000233
 8003c44:	20000238 	.word	0x20000238
 8003c48:	80000001 	.word	0x80000001
 8003c4c:	40240000 	.word	0x40240000
 8003c50:	2000023c 	.word	0x2000023c
 8003c54:	2000014c 	.word	0x2000014c

08003c58 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003c58:	b590      	push	{r4, r7, lr}
 8003c5a:	b093      	sub	sp, #76	; 0x4c
 8003c5c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003c5e:	2414      	movs	r4, #20
 8003c60:	193b      	adds	r3, r7, r4
 8003c62:	0018      	movs	r0, r3
 8003c64:	2334      	movs	r3, #52	; 0x34
 8003c66:	001a      	movs	r2, r3
 8003c68:	2100      	movs	r1, #0
 8003c6a:	f004 f95f 	bl	8007f2c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003c6e:	1d3b      	adds	r3, r7, #4
 8003c70:	0018      	movs	r0, r3
 8003c72:	2310      	movs	r3, #16
 8003c74:	001a      	movs	r2, r3
 8003c76:	2100      	movs	r1, #0
 8003c78:	f004 f958 	bl	8007f2c <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c7c:	2380      	movs	r3, #128	; 0x80
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	0018      	movs	r0, r3
 8003c82:	f002 f9f5 	bl	8006070 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8003c86:	193b      	adds	r3, r7, r4
 8003c88:	220a      	movs	r2, #10
 8003c8a:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003c8c:	193b      	adds	r3, r7, r4
 8003c8e:	2280      	movs	r2, #128	; 0x80
 8003c90:	0052      	lsls	r2, r2, #1
 8003c92:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003c94:	0021      	movs	r1, r4
 8003c96:	187b      	adds	r3, r7, r1
 8003c98:	2200      	movs	r2, #0
 8003c9a:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c9c:	187b      	adds	r3, r7, r1
 8003c9e:	2240      	movs	r2, #64	; 0x40
 8003ca0:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003ca2:	187b      	adds	r3, r7, r1
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ca8:	187b      	adds	r3, r7, r1
 8003caa:	2202      	movs	r2, #2
 8003cac:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003cae:	187b      	adds	r3, r7, r1
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003cb4:	187b      	adds	r3, r7, r1
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLN = 8;
 8003cba:	187b      	adds	r3, r7, r1
 8003cbc:	2208      	movs	r2, #8
 8003cbe:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003cc0:	187b      	adds	r3, r7, r1
 8003cc2:	2280      	movs	r2, #128	; 0x80
 8003cc4:	0292      	lsls	r2, r2, #10
 8003cc6:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8003cc8:	187b      	adds	r3, r7, r1
 8003cca:	22c0      	movs	r2, #192	; 0xc0
 8003ccc:	05d2      	lsls	r2, r2, #23
 8003cce:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003cd0:	187b      	adds	r3, r7, r1
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f002 fa0c 	bl	80060f0 <HAL_RCC_OscConfig>
 8003cd8:	1e03      	subs	r3, r0, #0
 8003cda:	d001      	beq.n	8003ce0 <SystemClock_Config+0x88>
		Error_Handler();
 8003cdc:	f000 fa18 	bl	8004110 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003ce0:	1d3b      	adds	r3, r7, #4
 8003ce2:	2207      	movs	r2, #7
 8003ce4:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ce6:	1d3b      	adds	r3, r7, #4
 8003ce8:	2202      	movs	r2, #2
 8003cea:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cec:	1d3b      	adds	r3, r7, #4
 8003cee:	2200      	movs	r2, #0
 8003cf0:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003cf2:	1d3b      	adds	r3, r7, #4
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8003cf8:	1d3b      	adds	r3, r7, #4
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f002 fd07 	bl	8006710 <HAL_RCC_ClockConfig>
 8003d02:	1e03      	subs	r3, r0, #0
 8003d04:	d001      	beq.n	8003d0a <SystemClock_Config+0xb2>
		Error_Handler();
 8003d06:	f000 fa03 	bl	8004110 <Error_Handler>
	}
}
 8003d0a:	46c0      	nop			; (mov r8, r8)
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b013      	add	sp, #76	; 0x4c
 8003d10:	bd90      	pop	{r4, r7, pc}
	...

08003d14 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8003d1a:	1d3b      	adds	r3, r7, #4
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	230c      	movs	r3, #12
 8003d20:	001a      	movs	r2, r3
 8003d22:	2100      	movs	r1, #0
 8003d24:	f004 f902 	bl	8007f2c <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8003d28:	4b2d      	ldr	r3, [pc, #180]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d2a:	4a2e      	ldr	r2, [pc, #184]	; (8003de4 <MX_ADC1_Init+0xd0>)
 8003d2c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003d2e:	4b2c      	ldr	r3, [pc, #176]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d30:	2280      	movs	r2, #128	; 0x80
 8003d32:	05d2      	lsls	r2, r2, #23
 8003d34:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003d36:	4b2a      	ldr	r3, [pc, #168]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d3c:	4b28      	ldr	r3, [pc, #160]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003d42:	4b27      	ldr	r3, [pc, #156]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d48:	4b25      	ldr	r3, [pc, #148]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d4a:	2204      	movs	r2, #4
 8003d4c:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d4e:	4b24      	ldr	r3, [pc, #144]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003d54:	4b22      	ldr	r3, [pc, #136]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8003d5a:	4b21      	ldr	r3, [pc, #132]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 1;
 8003d60:	4b1f      	ldr	r3, [pc, #124]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d66:	4b1e      	ldr	r3, [pc, #120]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d68:	2220      	movs	r2, #32
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	5499      	strb	r1, [r3, r2]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d6e:	4b1c      	ldr	r3, [pc, #112]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	625a      	str	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d74:	4b1a      	ldr	r3, [pc, #104]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8003d7a:	4b19      	ldr	r3, [pc, #100]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d7c:	222c      	movs	r2, #44	; 0x2c
 8003d7e:	2100      	movs	r1, #0
 8003d80:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003d82:	4b17      	ldr	r3, [pc, #92]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003d88:	4b15      	ldr	r3, [pc, #84]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8003d8e:	4b14      	ldr	r3, [pc, #80]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	639a      	str	r2, [r3, #56]	; 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8003d94:	4b12      	ldr	r3, [pc, #72]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d96:	223c      	movs	r2, #60	; 0x3c
 8003d98:	2100      	movs	r1, #0
 8003d9a:	5499      	strb	r1, [r3, r2]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003d9c:	4b10      	ldr	r3, [pc, #64]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	64da      	str	r2, [r3, #76]	; 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8003da2:	4b0f      	ldr	r3, [pc, #60]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003da4:	0018      	movs	r0, r3
 8003da6:	f000 fd8d 	bl	80048c4 <HAL_ADC_Init>
 8003daa:	1e03      	subs	r3, r0, #0
 8003dac:	d001      	beq.n	8003db2 <MX_ADC1_Init+0x9e>
		Error_Handler();
 8003dae:	f000 f9af 	bl	8004110 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 8003db2:	1d3b      	adds	r3, r7, #4
 8003db4:	4a0c      	ldr	r2, [pc, #48]	; (8003de8 <MX_ADC1_Init+0xd4>)
 8003db6:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8003db8:	1d3b      	adds	r3, r7, #4
 8003dba:	2200      	movs	r2, #0
 8003dbc:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003dbe:	1d3b      	adds	r3, r7, #4
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003dc4:	1d3a      	adds	r2, r7, #4
 8003dc6:	4b06      	ldr	r3, [pc, #24]	; (8003de0 <MX_ADC1_Init+0xcc>)
 8003dc8:	0011      	movs	r1, r2
 8003dca:	0018      	movs	r0, r3
 8003dcc:	f001 f810 	bl	8004df0 <HAL_ADC_ConfigChannel>
 8003dd0:	1e03      	subs	r3, r0, #0
 8003dd2:	d001      	beq.n	8003dd8 <MX_ADC1_Init+0xc4>
		Error_Handler();
 8003dd4:	f000 f99c 	bl	8004110 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8003dd8:	46c0      	nop			; (mov r8, r8)
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	b004      	add	sp, #16
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	20000094 	.word	0x20000094
 8003de4:	40012400 	.word	0x40012400
 8003de8:	20000100 	.word	0x20000100

08003dec <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8003df0:	4b1b      	ldr	r3, [pc, #108]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003df2:	4a1c      	ldr	r2, [pc, #112]	; (8003e64 <MX_I2C1_Init+0x78>)
 8003df4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00300F38;
 8003df6:	4b1a      	ldr	r3, [pc, #104]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003df8:	4a1b      	ldr	r2, [pc, #108]	; (8003e68 <MX_I2C1_Init+0x7c>)
 8003dfa:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8003dfc:	4b18      	ldr	r3, [pc, #96]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e02:	4b17      	ldr	r3, [pc, #92]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e04:	2201      	movs	r2, #1
 8003e06:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e08:	4b15      	ldr	r3, [pc, #84]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8003e0e:	4b14      	ldr	r3, [pc, #80]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003e14:	4b12      	ldr	r3, [pc, #72]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e1a:	4b11      	ldr	r3, [pc, #68]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003e20:	4b0f      	ldr	r3, [pc, #60]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8003e26:	4b0e      	ldr	r3, [pc, #56]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e28:	0018      	movs	r0, r3
 8003e2a:	f001 fe99 	bl	8005b60 <HAL_I2C_Init>
 8003e2e:	1e03      	subs	r3, r0, #0
 8003e30:	d001      	beq.n	8003e36 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8003e32:	f000 f96d 	bl	8004110 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8003e36:	4b0a      	ldr	r3, [pc, #40]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e38:	2100      	movs	r1, #0
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f002 f880 	bl	8005f40 <HAL_I2CEx_ConfigAnalogFilter>
 8003e40:	1e03      	subs	r3, r0, #0
 8003e42:	d001      	beq.n	8003e48 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8003e44:	f000 f964 	bl	8004110 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8003e48:	4b05      	ldr	r3, [pc, #20]	; (8003e60 <MX_I2C1_Init+0x74>)
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	f002 f8c3 	bl	8005fd8 <HAL_I2CEx_ConfigDigitalFilter>
 8003e52:	1e03      	subs	r3, r0, #0
 8003e54:	d001      	beq.n	8003e5a <MX_I2C1_Init+0x6e>
		Error_Handler();
 8003e56:	f000 f95b 	bl	8004110 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	200000f8 	.word	0x200000f8
 8003e64:	40005400 	.word	0x40005400
 8003e68:	00300f38 	.word	0x00300f38

08003e6c <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8003e70:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e72:	4a14      	ldr	r2, [pc, #80]	; (8003ec4 <MX_RTC_Init+0x58>)
 8003e74:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003e76:	4b12      	ldr	r3, [pc, #72]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	609a      	str	r2, [r3, #8]
	hrtc.Init.AsynchPrediv = 127;
 8003e7c:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e7e:	227f      	movs	r2, #127	; 0x7f
 8003e80:	60da      	str	r2, [r3, #12]
	hrtc.Init.SynchPrediv = 255;
 8003e82:	4b0f      	ldr	r3, [pc, #60]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e84:	22ff      	movs	r2, #255	; 0xff
 8003e86:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003e88:	4b0d      	ldr	r3, [pc, #52]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003e8e:	4b0c      	ldr	r3, [pc, #48]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003e94:	4b0a      	ldr	r3, [pc, #40]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003e9a:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003e9c:	2280      	movs	r2, #128	; 0x80
 8003e9e:	05d2      	lsls	r2, r2, #23
 8003ea0:	621a      	str	r2, [r3, #32]
	hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003ea2:	4b07      	ldr	r3, [pc, #28]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8003ea8:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <MX_RTC_Init+0x54>)
 8003eaa:	0018      	movs	r0, r3
 8003eac:	f002 fee0 	bl	8006c70 <HAL_RTC_Init>
 8003eb0:	1e03      	subs	r3, r0, #0
 8003eb2:	d001      	beq.n	8003eb8 <MX_RTC_Init+0x4c>
		Error_Handler();
 8003eb4:	f000 f92c 	bl	8004110 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8003eb8:	46c0      	nop			; (mov r8, r8)
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	46c0      	nop			; (mov r8, r8)
 8003ec0:	2000014c 	.word	0x2000014c
 8003ec4:	40002800 	.word	0x40002800

08003ec8 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	; 0x28
 8003ecc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003ece:	231c      	movs	r3, #28
 8003ed0:	18fb      	adds	r3, r7, r3
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	230c      	movs	r3, #12
 8003ed6:	001a      	movs	r2, r3
 8003ed8:	2100      	movs	r1, #0
 8003eda:	f004 f827 	bl	8007f2c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003ede:	003b      	movs	r3, r7
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	231c      	movs	r3, #28
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	f004 f820 	bl	8007f2c <memset>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8003eec:	4b24      	ldr	r3, [pc, #144]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003eee:	4a25      	ldr	r2, [pc, #148]	; (8003f84 <MX_TIM3_Init+0xbc>)
 8003ef0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8003ef2:	4b23      	ldr	r3, [pc, #140]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ef8:	4b21      	ldr	r3, [pc, #132]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 427;
 8003efe:	4b20      	ldr	r3, [pc, #128]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f00:	22ac      	movs	r2, #172	; 0xac
 8003f02:	32ff      	adds	r2, #255	; 0xff
 8003f04:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f06:	4b1e      	ldr	r3, [pc, #120]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f0c:	4b1c      	ldr	r3, [pc, #112]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8003f12:	4b1b      	ldr	r3, [pc, #108]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f14:	0018      	movs	r0, r3
 8003f16:	f003 f8d9 	bl	80070cc <HAL_TIM_PWM_Init>
 8003f1a:	1e03      	subs	r3, r0, #0
 8003f1c:	d001      	beq.n	8003f22 <MX_TIM3_Init+0x5a>
		Error_Handler();
 8003f1e:	f000 f8f7 	bl	8004110 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f22:	211c      	movs	r1, #28
 8003f24:	187b      	adds	r3, r7, r1
 8003f26:	2200      	movs	r2, #0
 8003f28:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f2a:	187b      	adds	r3, r7, r1
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8003f30:	187a      	adds	r2, r7, r1
 8003f32:	4b13      	ldr	r3, [pc, #76]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f34:	0011      	movs	r1, r2
 8003f36:	0018      	movs	r0, r3
 8003f38:	f003 ff7e 	bl	8007e38 <HAL_TIMEx_MasterConfigSynchronization>
 8003f3c:	1e03      	subs	r3, r0, #0
 8003f3e:	d001      	beq.n	8003f44 <MX_TIM3_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8003f40:	f000 f8e6 	bl	8004110 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f44:	003b      	movs	r3, r7
 8003f46:	2260      	movs	r2, #96	; 0x60
 8003f48:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 8003f4a:	003b      	movs	r3, r7
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f50:	003b      	movs	r3, r7
 8003f52:	2200      	movs	r2, #0
 8003f54:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f56:	003b      	movs	r3, r7
 8003f58:	2200      	movs	r2, #0
 8003f5a:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8003f5c:	0039      	movs	r1, r7
 8003f5e:	4b08      	ldr	r3, [pc, #32]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	0018      	movs	r0, r3
 8003f64:	f003 fb14 	bl	8007590 <HAL_TIM_PWM_ConfigChannel>
 8003f68:	1e03      	subs	r3, r0, #0
 8003f6a:	d001      	beq.n	8003f70 <MX_TIM3_Init+0xa8>
			!= HAL_OK) {
		Error_Handler();
 8003f6c:	f000 f8d0 	bl	8004110 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8003f70:	4b03      	ldr	r3, [pc, #12]	; (8003f80 <MX_TIM3_Init+0xb8>)
 8003f72:	0018      	movs	r0, r3
 8003f74:	f000 fa20 	bl	80043b8 <HAL_TIM_MspPostInit>

}
 8003f78:	46c0      	nop			; (mov r8, r8)
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b00a      	add	sp, #40	; 0x28
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20000178 	.word	0x20000178
 8003f84:	40000400 	.word	0x40000400

08003f88 <MX_TIM14_Init>:
/**
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void) {
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 8003f8c:	4b0e      	ldr	r3, [pc, #56]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003f8e:	4a0f      	ldr	r2, [pc, #60]	; (8003fcc <MX_TIM14_Init+0x44>)
 8003f90:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 31;
 8003f92:	4b0d      	ldr	r3, [pc, #52]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003f94:	221f      	movs	r2, #31
 8003f96:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f98:	4b0b      	ldr	r3, [pc, #44]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 9;
 8003f9e:	4b0a      	ldr	r3, [pc, #40]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003fa0:	2209      	movs	r2, #9
 8003fa2:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fa4:	4b08      	ldr	r3, [pc, #32]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003faa:	4b07      	ldr	r3, [pc, #28]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 8003fb0:	4b05      	ldr	r3, [pc, #20]	; (8003fc8 <MX_TIM14_Init+0x40>)
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f002 ffe4 	bl	8006f80 <HAL_TIM_Base_Init>
 8003fb8:	1e03      	subs	r3, r0, #0
 8003fba:	d001      	beq.n	8003fc0 <MX_TIM14_Init+0x38>
		Error_Handler();
 8003fbc:	f000 f8a8 	bl	8004110 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 8003fc0:	46c0      	nop			; (mov r8, r8)
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	46c0      	nop			; (mov r8, r8)
 8003fc8:	200001c4 	.word	0x200001c4
 8003fcc:	40002000 	.word	0x40002000

08003fd0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003fd0:	b590      	push	{r4, r7, lr}
 8003fd2:	b08b      	sub	sp, #44	; 0x2c
 8003fd4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003fd6:	2414      	movs	r4, #20
 8003fd8:	193b      	adds	r3, r7, r4
 8003fda:	0018      	movs	r0, r3
 8003fdc:	2314      	movs	r3, #20
 8003fde:	001a      	movs	r2, r3
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	f003 ffa3 	bl	8007f2c <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe6:	4b44      	ldr	r3, [pc, #272]	; (80040f8 <MX_GPIO_Init+0x128>)
 8003fe8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fea:	4b43      	ldr	r3, [pc, #268]	; (80040f8 <MX_GPIO_Init+0x128>)
 8003fec:	2101      	movs	r1, #1
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ff2:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <MX_GPIO_Init+0x128>)
 8003ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
 8003ffc:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003ffe:	4b3e      	ldr	r3, [pc, #248]	; (80040f8 <MX_GPIO_Init+0x128>)
 8004000:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004002:	4b3d      	ldr	r3, [pc, #244]	; (80040f8 <MX_GPIO_Init+0x128>)
 8004004:	2102      	movs	r1, #2
 8004006:	430a      	orrs	r2, r1
 8004008:	635a      	str	r2, [r3, #52]	; 0x34
 800400a:	4b3b      	ldr	r3, [pc, #236]	; (80040f8 <MX_GPIO_Init+0x128>)
 800400c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400e:	2202      	movs	r2, #2
 8004010:	4013      	ands	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004016:	4b38      	ldr	r3, [pc, #224]	; (80040f8 <MX_GPIO_Init+0x128>)
 8004018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800401a:	4b37      	ldr	r3, [pc, #220]	; (80040f8 <MX_GPIO_Init+0x128>)
 800401c:	2104      	movs	r1, #4
 800401e:	430a      	orrs	r2, r1
 8004020:	635a      	str	r2, [r3, #52]	; 0x34
 8004022:	4b35      	ldr	r3, [pc, #212]	; (80040f8 <MX_GPIO_Init+0x128>)
 8004024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004026:	2204      	movs	r2, #4
 8004028:	4013      	ands	r3, r2
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800402e:	4b32      	ldr	r3, [pc, #200]	; (80040f8 <MX_GPIO_Init+0x128>)
 8004030:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004032:	4b31      	ldr	r3, [pc, #196]	; (80040f8 <MX_GPIO_Init+0x128>)
 8004034:	2108      	movs	r1, #8
 8004036:	430a      	orrs	r2, r1
 8004038:	635a      	str	r2, [r3, #52]	; 0x34
 800403a:	4b2f      	ldr	r3, [pc, #188]	; (80040f8 <MX_GPIO_Init+0x128>)
 800403c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800403e:	2208      	movs	r2, #8
 8004040:	4013      	ands	r3, r2
 8004042:	607b      	str	r3, [r7, #4]
 8004044:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8004046:	492d      	ldr	r1, [pc, #180]	; (80040fc <MX_GPIO_Init+0x12c>)
 8004048:	23a0      	movs	r3, #160	; 0xa0
 800404a:	05db      	lsls	r3, r3, #23
 800404c:	2200      	movs	r2, #0
 800404e:	0018      	movs	r0, r3
 8004050:	f001 fd3f 	bl	8005ad2 <HAL_GPIO_WritePin>
			SA_Pin | SB_Pin | SC_Pin | SD_Pin | SE_Pin | SF_Pin | SG_Pin
					| SDP_Pin | D0_Pin | D1_Pin | D2_Pin | D3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : SA_Pin SB_Pin D0_Pin D1_Pin */
	GPIO_InitStruct.Pin = SA_Pin | SB_Pin | D0_Pin | D1_Pin;
 8004054:	193b      	adds	r3, r7, r4
 8004056:	4a2a      	ldr	r2, [pc, #168]	; (8004100 <MX_GPIO_Init+0x130>)
 8004058:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800405a:	193b      	adds	r3, r7, r4
 800405c:	2201      	movs	r2, #1
 800405e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004060:	193b      	adds	r3, r7, r4
 8004062:	2202      	movs	r2, #2
 8004064:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004066:	193b      	adds	r3, r7, r4
 8004068:	2203      	movs	r2, #3
 800406a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800406c:	193a      	adds	r2, r7, r4
 800406e:	23a0      	movs	r3, #160	; 0xa0
 8004070:	05db      	lsls	r3, r3, #23
 8004072:	0011      	movs	r1, r2
 8004074:	0018      	movs	r0, r3
 8004076:	f001 fbab 	bl	80057d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : SC_Pin SD_Pin SE_Pin SF_Pin
	 SG_Pin SDP_Pin D2_Pin D3_Pin */
	GPIO_InitStruct.Pin = SC_Pin | SD_Pin | SE_Pin | SF_Pin | SG_Pin | SDP_Pin
 800407a:	193b      	adds	r3, r7, r4
 800407c:	4a21      	ldr	r2, [pc, #132]	; (8004104 <MX_GPIO_Init+0x134>)
 800407e:	601a      	str	r2, [r3, #0]
			| D2_Pin | D3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004080:	193b      	adds	r3, r7, r4
 8004082:	2201      	movs	r2, #1
 8004084:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	193b      	adds	r3, r7, r4
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800408c:	193b      	adds	r3, r7, r4
 800408e:	2200      	movs	r2, #0
 8004090:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004092:	193a      	adds	r2, r7, r4
 8004094:	23a0      	movs	r3, #160	; 0xa0
 8004096:	05db      	lsls	r3, r3, #23
 8004098:	0011      	movs	r1, r2
 800409a:	0018      	movs	r0, r3
 800409c:	f001 fb98 	bl	80057d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW0_Pin SW1_Pin SW2_Pin */
	GPIO_InitStruct.Pin = SW0_Pin | SW1_Pin | SW2_Pin;
 80040a0:	0021      	movs	r1, r4
 80040a2:	187b      	adds	r3, r7, r1
 80040a4:	2207      	movs	r2, #7
 80040a6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80040a8:	187b      	adds	r3, r7, r1
 80040aa:	22c4      	movs	r2, #196	; 0xc4
 80040ac:	0392      	lsls	r2, r2, #14
 80040ae:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b0:	187b      	adds	r3, r7, r1
 80040b2:	2200      	movs	r2, #0
 80040b4:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040b6:	187b      	adds	r3, r7, r1
 80040b8:	4a13      	ldr	r2, [pc, #76]	; (8004108 <MX_GPIO_Init+0x138>)
 80040ba:	0019      	movs	r1, r3
 80040bc:	0010      	movs	r0, r2
 80040be:	f001 fb87 	bl	80057d0 <HAL_GPIO_Init>

	/**/
	__HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PA9);
 80040c2:	4b12      	ldr	r3, [pc, #72]	; (800410c <MX_GPIO_Init+0x13c>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	4b11      	ldr	r3, [pc, #68]	; (800410c <MX_GPIO_Init+0x13c>)
 80040c8:	2180      	movs	r1, #128	; 0x80
 80040ca:	03c9      	lsls	r1, r1, #15
 80040cc:	430a      	orrs	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 80040d0:	2200      	movs	r2, #0
 80040d2:	2103      	movs	r1, #3
 80040d4:	2005      	movs	r0, #5
 80040d6:	f001 fb49 	bl	800576c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80040da:	2005      	movs	r0, #5
 80040dc:	f001 fb5b 	bl	8005796 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 80040e0:	2200      	movs	r2, #0
 80040e2:	2103      	movs	r1, #3
 80040e4:	2006      	movs	r0, #6
 80040e6:	f001 fb41 	bl	800576c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80040ea:	2006      	movs	r0, #6
 80040ec:	f001 fb53 	bl	8005796 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80040f0:	46c0      	nop			; (mov r8, r8)
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b00b      	add	sp, #44	; 0x2c
 80040f6:	bd90      	pop	{r4, r7, pc}
 80040f8:	40021000 	.word	0x40021000
 80040fc:	00000fff 	.word	0x00000fff
 8004100:	00000303 	.word	0x00000303
 8004104:	00000cfc 	.word	0x00000cfc
 8004108:	50000c00 	.word	0x50000c00
 800410c:	40010000 	.word	0x40010000

08004110 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004114:	b672      	cpsid	i
}
 8004116:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004118:	e7fe      	b.n	8004118 <Error_Handler+0x8>
	...

0800411c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004122:	4b0f      	ldr	r3, [pc, #60]	; (8004160 <HAL_MspInit+0x44>)
 8004124:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004126:	4b0e      	ldr	r3, [pc, #56]	; (8004160 <HAL_MspInit+0x44>)
 8004128:	2101      	movs	r1, #1
 800412a:	430a      	orrs	r2, r1
 800412c:	641a      	str	r2, [r3, #64]	; 0x40
 800412e:	4b0c      	ldr	r3, [pc, #48]	; (8004160 <HAL_MspInit+0x44>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	2201      	movs	r2, #1
 8004134:	4013      	ands	r3, r2
 8004136:	607b      	str	r3, [r7, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800413a:	4b09      	ldr	r3, [pc, #36]	; (8004160 <HAL_MspInit+0x44>)
 800413c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800413e:	4b08      	ldr	r3, [pc, #32]	; (8004160 <HAL_MspInit+0x44>)
 8004140:	2180      	movs	r1, #128	; 0x80
 8004142:	0549      	lsls	r1, r1, #21
 8004144:	430a      	orrs	r2, r1
 8004146:	63da      	str	r2, [r3, #60]	; 0x3c
 8004148:	4b05      	ldr	r3, [pc, #20]	; (8004160 <HAL_MspInit+0x44>)
 800414a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800414c:	2380      	movs	r3, #128	; 0x80
 800414e:	055b      	lsls	r3, r3, #21
 8004150:	4013      	ands	r3, r2
 8004152:	603b      	str	r3, [r7, #0]
 8004154:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	46bd      	mov	sp, r7
 800415a:	b002      	add	sp, #8
 800415c:	bd80      	pop	{r7, pc}
 800415e:	46c0      	nop			; (mov r8, r8)
 8004160:	40021000 	.word	0x40021000

08004164 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004164:	b590      	push	{r4, r7, lr}
 8004166:	b08b      	sub	sp, #44	; 0x2c
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800416c:	2414      	movs	r4, #20
 800416e:	193b      	adds	r3, r7, r4
 8004170:	0018      	movs	r0, r3
 8004172:	2314      	movs	r3, #20
 8004174:	001a      	movs	r2, r3
 8004176:	2100      	movs	r1, #0
 8004178:	f003 fed8 	bl	8007f2c <memset>
  if(hadc->Instance==ADC1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a17      	ldr	r2, [pc, #92]	; (80041e0 <HAL_ADC_MspInit+0x7c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d128      	bne.n	80041d8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004186:	4b17      	ldr	r3, [pc, #92]	; (80041e4 <HAL_ADC_MspInit+0x80>)
 8004188:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800418a:	4b16      	ldr	r3, [pc, #88]	; (80041e4 <HAL_ADC_MspInit+0x80>)
 800418c:	2180      	movs	r1, #128	; 0x80
 800418e:	0349      	lsls	r1, r1, #13
 8004190:	430a      	orrs	r2, r1
 8004192:	641a      	str	r2, [r3, #64]	; 0x40
 8004194:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <HAL_ADC_MspInit+0x80>)
 8004196:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004198:	2380      	movs	r3, #128	; 0x80
 800419a:	035b      	lsls	r3, r3, #13
 800419c:	4013      	ands	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
 80041a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a2:	4b10      	ldr	r3, [pc, #64]	; (80041e4 <HAL_ADC_MspInit+0x80>)
 80041a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041a6:	4b0f      	ldr	r3, [pc, #60]	; (80041e4 <HAL_ADC_MspInit+0x80>)
 80041a8:	2102      	movs	r1, #2
 80041aa:	430a      	orrs	r2, r1
 80041ac:	635a      	str	r2, [r3, #52]	; 0x34
 80041ae:	4b0d      	ldr	r3, [pc, #52]	; (80041e4 <HAL_ADC_MspInit+0x80>)
 80041b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b2:	2202      	movs	r2, #2
 80041b4:	4013      	ands	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80041ba:	193b      	adds	r3, r7, r4
 80041bc:	2201      	movs	r2, #1
 80041be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041c0:	193b      	adds	r3, r7, r4
 80041c2:	2203      	movs	r2, #3
 80041c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c6:	193b      	adds	r3, r7, r4
 80041c8:	2200      	movs	r2, #0
 80041ca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041cc:	193b      	adds	r3, r7, r4
 80041ce:	4a06      	ldr	r2, [pc, #24]	; (80041e8 <HAL_ADC_MspInit+0x84>)
 80041d0:	0019      	movs	r1, r3
 80041d2:	0010      	movs	r0, r2
 80041d4:	f001 fafc 	bl	80057d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80041d8:	46c0      	nop			; (mov r8, r8)
 80041da:	46bd      	mov	sp, r7
 80041dc:	b00b      	add	sp, #44	; 0x2c
 80041de:	bd90      	pop	{r4, r7, pc}
 80041e0:	40012400 	.word	0x40012400
 80041e4:	40021000 	.word	0x40021000
 80041e8:	50000400 	.word	0x50000400

080041ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041ec:	b590      	push	{r4, r7, lr}
 80041ee:	b091      	sub	sp, #68	; 0x44
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041f4:	232c      	movs	r3, #44	; 0x2c
 80041f6:	18fb      	adds	r3, r7, r3
 80041f8:	0018      	movs	r0, r3
 80041fa:	2314      	movs	r3, #20
 80041fc:	001a      	movs	r2, r3
 80041fe:	2100      	movs	r1, #0
 8004200:	f003 fe94 	bl	8007f2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004204:	2414      	movs	r4, #20
 8004206:	193b      	adds	r3, r7, r4
 8004208:	0018      	movs	r0, r3
 800420a:	2318      	movs	r3, #24
 800420c:	001a      	movs	r2, r3
 800420e:	2100      	movs	r1, #0
 8004210:	f003 fe8c 	bl	8007f2c <memset>
  if(hi2c->Instance==I2C1)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a22      	ldr	r2, [pc, #136]	; (80042a4 <HAL_I2C_MspInit+0xb8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d13d      	bne.n	800429a <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800421e:	193b      	adds	r3, r7, r4
 8004220:	2220      	movs	r2, #32
 8004222:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004224:	193b      	adds	r3, r7, r4
 8004226:	2200      	movs	r2, #0
 8004228:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800422a:	193b      	adds	r3, r7, r4
 800422c:	0018      	movs	r0, r3
 800422e:	f002 fbf9 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 8004232:	1e03      	subs	r3, r0, #0
 8004234:	d001      	beq.n	800423a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004236:	f7ff ff6b 	bl	8004110 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800423a:	4b1b      	ldr	r3, [pc, #108]	; (80042a8 <HAL_I2C_MspInit+0xbc>)
 800423c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800423e:	4b1a      	ldr	r3, [pc, #104]	; (80042a8 <HAL_I2C_MspInit+0xbc>)
 8004240:	2102      	movs	r1, #2
 8004242:	430a      	orrs	r2, r1
 8004244:	635a      	str	r2, [r3, #52]	; 0x34
 8004246:	4b18      	ldr	r3, [pc, #96]	; (80042a8 <HAL_I2C_MspInit+0xbc>)
 8004248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800424a:	2202      	movs	r2, #2
 800424c:	4013      	ands	r3, r2
 800424e:	613b      	str	r3, [r7, #16]
 8004250:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004252:	212c      	movs	r1, #44	; 0x2c
 8004254:	187b      	adds	r3, r7, r1
 8004256:	22c0      	movs	r2, #192	; 0xc0
 8004258:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800425a:	187b      	adds	r3, r7, r1
 800425c:	2212      	movs	r2, #18
 800425e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004260:	187b      	adds	r3, r7, r1
 8004262:	2200      	movs	r2, #0
 8004264:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004266:	187b      	adds	r3, r7, r1
 8004268:	2200      	movs	r2, #0
 800426a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800426c:	187b      	adds	r3, r7, r1
 800426e:	2206      	movs	r2, #6
 8004270:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004272:	187b      	adds	r3, r7, r1
 8004274:	4a0d      	ldr	r2, [pc, #52]	; (80042ac <HAL_I2C_MspInit+0xc0>)
 8004276:	0019      	movs	r1, r3
 8004278:	0010      	movs	r0, r2
 800427a:	f001 faa9 	bl	80057d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800427e:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <HAL_I2C_MspInit+0xbc>)
 8004280:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004282:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <HAL_I2C_MspInit+0xbc>)
 8004284:	2180      	movs	r1, #128	; 0x80
 8004286:	0389      	lsls	r1, r1, #14
 8004288:	430a      	orrs	r2, r1
 800428a:	63da      	str	r2, [r3, #60]	; 0x3c
 800428c:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <HAL_I2C_MspInit+0xbc>)
 800428e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004290:	2380      	movs	r3, #128	; 0x80
 8004292:	039b      	lsls	r3, r3, #14
 8004294:	4013      	ands	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	46bd      	mov	sp, r7
 800429e:	b011      	add	sp, #68	; 0x44
 80042a0:	bd90      	pop	{r4, r7, pc}
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	40005400 	.word	0x40005400
 80042a8:	40021000 	.word	0x40021000
 80042ac:	50000400 	.word	0x50000400

080042b0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80042b0:	b590      	push	{r4, r7, lr}
 80042b2:	b08b      	sub	sp, #44	; 0x2c
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042b8:	2410      	movs	r4, #16
 80042ba:	193b      	adds	r3, r7, r4
 80042bc:	0018      	movs	r0, r3
 80042be:	2318      	movs	r3, #24
 80042c0:	001a      	movs	r2, r3
 80042c2:	2100      	movs	r1, #0
 80042c4:	f003 fe32 	bl	8007f2c <memset>
  if(hrtc->Instance==RTC)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a15      	ldr	r2, [pc, #84]	; (8004324 <HAL_RTC_MspInit+0x74>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d124      	bne.n	800431c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80042d2:	193b      	adds	r3, r7, r4
 80042d4:	2280      	movs	r2, #128	; 0x80
 80042d6:	0292      	lsls	r2, r2, #10
 80042d8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80042da:	193b      	adds	r3, r7, r4
 80042dc:	2280      	movs	r2, #128	; 0x80
 80042de:	0092      	lsls	r2, r2, #2
 80042e0:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042e2:	193b      	adds	r3, r7, r4
 80042e4:	0018      	movs	r0, r3
 80042e6:	f002 fb9d 	bl	8006a24 <HAL_RCCEx_PeriphCLKConfig>
 80042ea:	1e03      	subs	r3, r0, #0
 80042ec:	d001      	beq.n	80042f2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80042ee:	f7ff ff0f 	bl	8004110 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80042f2:	4b0d      	ldr	r3, [pc, #52]	; (8004328 <HAL_RTC_MspInit+0x78>)
 80042f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80042f6:	4b0c      	ldr	r3, [pc, #48]	; (8004328 <HAL_RTC_MspInit+0x78>)
 80042f8:	2180      	movs	r1, #128	; 0x80
 80042fa:	0209      	lsls	r1, r1, #8
 80042fc:	430a      	orrs	r2, r1
 80042fe:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004300:	4b09      	ldr	r3, [pc, #36]	; (8004328 <HAL_RTC_MspInit+0x78>)
 8004302:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004304:	4b08      	ldr	r3, [pc, #32]	; (8004328 <HAL_RTC_MspInit+0x78>)
 8004306:	2180      	movs	r1, #128	; 0x80
 8004308:	00c9      	lsls	r1, r1, #3
 800430a:	430a      	orrs	r2, r1
 800430c:	63da      	str	r2, [r3, #60]	; 0x3c
 800430e:	4b06      	ldr	r3, [pc, #24]	; (8004328 <HAL_RTC_MspInit+0x78>)
 8004310:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004312:	2380      	movs	r3, #128	; 0x80
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	4013      	ands	r3, r2
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800431c:	46c0      	nop			; (mov r8, r8)
 800431e:	46bd      	mov	sp, r7
 8004320:	b00b      	add	sp, #44	; 0x2c
 8004322:	bd90      	pop	{r4, r7, pc}
 8004324:	40002800 	.word	0x40002800
 8004328:	40021000 	.word	0x40021000

0800432c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a09      	ldr	r2, [pc, #36]	; (8004360 <HAL_TIM_PWM_MspInit+0x34>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d10b      	bne.n	8004356 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800433e:	4b09      	ldr	r3, [pc, #36]	; (8004364 <HAL_TIM_PWM_MspInit+0x38>)
 8004340:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004342:	4b08      	ldr	r3, [pc, #32]	; (8004364 <HAL_TIM_PWM_MspInit+0x38>)
 8004344:	2102      	movs	r1, #2
 8004346:	430a      	orrs	r2, r1
 8004348:	63da      	str	r2, [r3, #60]	; 0x3c
 800434a:	4b06      	ldr	r3, [pc, #24]	; (8004364 <HAL_TIM_PWM_MspInit+0x38>)
 800434c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800434e:	2202      	movs	r2, #2
 8004350:	4013      	ands	r3, r2
 8004352:	60fb      	str	r3, [r7, #12]
 8004354:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004356:	46c0      	nop			; (mov r8, r8)
 8004358:	46bd      	mov	sp, r7
 800435a:	b004      	add	sp, #16
 800435c:	bd80      	pop	{r7, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	40000400 	.word	0x40000400
 8004364:	40021000 	.word	0x40021000

08004368 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a0e      	ldr	r2, [pc, #56]	; (80043b0 <HAL_TIM_Base_MspInit+0x48>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d115      	bne.n	80043a6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800437a:	4b0e      	ldr	r3, [pc, #56]	; (80043b4 <HAL_TIM_Base_MspInit+0x4c>)
 800437c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800437e:	4b0d      	ldr	r3, [pc, #52]	; (80043b4 <HAL_TIM_Base_MspInit+0x4c>)
 8004380:	2180      	movs	r1, #128	; 0x80
 8004382:	0209      	lsls	r1, r1, #8
 8004384:	430a      	orrs	r2, r1
 8004386:	641a      	str	r2, [r3, #64]	; 0x40
 8004388:	4b0a      	ldr	r3, [pc, #40]	; (80043b4 <HAL_TIM_Base_MspInit+0x4c>)
 800438a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800438c:	2380      	movs	r3, #128	; 0x80
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	4013      	ands	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 2, 0);
 8004396:	2200      	movs	r2, #0
 8004398:	2102      	movs	r1, #2
 800439a:	2013      	movs	r0, #19
 800439c:	f001 f9e6 	bl	800576c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80043a0:	2013      	movs	r0, #19
 80043a2:	f001 f9f8 	bl	8005796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80043a6:	46c0      	nop			; (mov r8, r8)
 80043a8:	46bd      	mov	sp, r7
 80043aa:	b004      	add	sp, #16
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	40002000 	.word	0x40002000
 80043b4:	40021000 	.word	0x40021000

080043b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80043b8:	b590      	push	{r4, r7, lr}
 80043ba:	b089      	sub	sp, #36	; 0x24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c0:	240c      	movs	r4, #12
 80043c2:	193b      	adds	r3, r7, r4
 80043c4:	0018      	movs	r0, r3
 80043c6:	2314      	movs	r3, #20
 80043c8:	001a      	movs	r2, r3
 80043ca:	2100      	movs	r1, #0
 80043cc:	f003 fdae 	bl	8007f2c <memset>
  if(htim->Instance==TIM3)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a14      	ldr	r2, [pc, #80]	; (8004428 <HAL_TIM_MspPostInit+0x70>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d121      	bne.n	800441e <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043da:	4b14      	ldr	r3, [pc, #80]	; (800442c <HAL_TIM_MspPostInit+0x74>)
 80043dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043de:	4b13      	ldr	r3, [pc, #76]	; (800442c <HAL_TIM_MspPostInit+0x74>)
 80043e0:	2104      	movs	r1, #4
 80043e2:	430a      	orrs	r2, r1
 80043e4:	635a      	str	r2, [r3, #52]	; 0x34
 80043e6:	4b11      	ldr	r3, [pc, #68]	; (800442c <HAL_TIM_MspPostInit+0x74>)
 80043e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ea:	2204      	movs	r2, #4
 80043ec:	4013      	ands	r3, r2
 80043ee:	60bb      	str	r3, [r7, #8]
 80043f0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80043f2:	0021      	movs	r1, r4
 80043f4:	187b      	adds	r3, r7, r1
 80043f6:	2240      	movs	r2, #64	; 0x40
 80043f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fa:	187b      	adds	r3, r7, r1
 80043fc:	2202      	movs	r2, #2
 80043fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004400:	187b      	adds	r3, r7, r1
 8004402:	2200      	movs	r2, #0
 8004404:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004406:	187b      	adds	r3, r7, r1
 8004408:	2200      	movs	r2, #0
 800440a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800440c:	187b      	adds	r3, r7, r1
 800440e:	2201      	movs	r2, #1
 8004410:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004412:	187b      	adds	r3, r7, r1
 8004414:	4a06      	ldr	r2, [pc, #24]	; (8004430 <HAL_TIM_MspPostInit+0x78>)
 8004416:	0019      	movs	r1, r3
 8004418:	0010      	movs	r0, r2
 800441a:	f001 f9d9 	bl	80057d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	46bd      	mov	sp, r7
 8004422:	b009      	add	sp, #36	; 0x24
 8004424:	bd90      	pop	{r4, r7, pc}
 8004426:	46c0      	nop			; (mov r8, r8)
 8004428:	40000400 	.word	0x40000400
 800442c:	40021000 	.word	0x40021000
 8004430:	50000800 	.word	0x50000800

08004434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8004438:	e7fe      	b.n	8004438 <NMI_Handler+0x4>

0800443a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800443e:	e7fe      	b.n	800443e <HardFault_Handler+0x4>

08004440 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004444:	46c0      	nop			; (mov r8, r8)
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	customTick();
 8004458:	f7fe f82a 	bl	80024b0 <customTick>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800445c:	f000 f8be 	bl	80045dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004460:	46c0      	nop			; (mov r8, r8)
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW0_Pin);
 800446a:	2001      	movs	r0, #1
 800446c:	f001 fb4e 	bl	8005b0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 8004470:	2002      	movs	r0, #2
 8004472:	f001 fb4b 	bl	8005b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 8004480:	2004      	movs	r0, #4
 8004482:	f001 fb43 	bl	8005b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	TIM14_Callback();
 8004490:	f7fe f8aa 	bl	80025e8 <TIM14_Callback>
  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004494:	4b03      	ldr	r3, [pc, #12]	; (80044a4 <TIM14_IRQHandler+0x18>)
 8004496:	0018      	movs	r0, r3
 8004498:	f002 ff48 	bl	800732c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800449c:	46c0      	nop			; (mov r8, r8)
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	46c0      	nop			; (mov r8, r8)
 80044a4:	200001c4 	.word	0x200001c4

080044a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
			  ldr   r0, =_estack
 80044b4:	480d      	ldr	r0, [pc, #52]	; (80044ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80044b6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80044b8:	f7ff fff6 	bl	80044a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80044bc:	480c      	ldr	r0, [pc, #48]	; (80044f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80044be:	490d      	ldr	r1, [pc, #52]	; (80044f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80044c0:	4a0d      	ldr	r2, [pc, #52]	; (80044f8 <LoopForever+0xe>)
  movs r3, #0
 80044c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044c4:	e002      	b.n	80044cc <LoopCopyDataInit>

080044c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044ca:	3304      	adds	r3, #4

080044cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044d0:	d3f9      	bcc.n	80044c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044d2:	4a0a      	ldr	r2, [pc, #40]	; (80044fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80044d4:	4c0a      	ldr	r4, [pc, #40]	; (8004500 <LoopForever+0x16>)
  movs r3, #0
 80044d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044d8:	e001      	b.n	80044de <LoopFillZerobss>

080044da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044dc:	3204      	adds	r2, #4

080044de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044e0:	d3fb      	bcc.n	80044da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80044e2:	f003 fd31 	bl	8007f48 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80044e6:	f7fe fa85 	bl	80029f4 <main>

080044ea <LoopForever>:

LoopForever:
  b LoopForever
 80044ea:	e7fe      	b.n	80044ea <LoopForever>
			  ldr   r0, =_estack
 80044ec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80044f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044f4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80044f8:	08008f30 	.word	0x08008f30
  ldr r2, =_sbss
 80044fc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004500:	20000380 	.word	0x20000380

08004504 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004504:	e7fe      	b.n	8004504 <ADC1_IRQHandler>
	...

08004508 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800450e:	1dfb      	adds	r3, r7, #7
 8004510:	2200      	movs	r2, #0
 8004512:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <HAL_Init+0x3c>)
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	4b0a      	ldr	r3, [pc, #40]	; (8004544 <HAL_Init+0x3c>)
 800451a:	2180      	movs	r1, #128	; 0x80
 800451c:	0049      	lsls	r1, r1, #1
 800451e:	430a      	orrs	r2, r1
 8004520:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004522:	2000      	movs	r0, #0
 8004524:	f000 f810 	bl	8004548 <HAL_InitTick>
 8004528:	1e03      	subs	r3, r0, #0
 800452a:	d003      	beq.n	8004534 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800452c:	1dfb      	adds	r3, r7, #7
 800452e:	2201      	movs	r2, #1
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	e001      	b.n	8004538 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004534:	f7ff fdf2 	bl	800411c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004538:	1dfb      	adds	r3, r7, #7
 800453a:	781b      	ldrb	r3, [r3, #0]
}
 800453c:	0018      	movs	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	b002      	add	sp, #8
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40022000 	.word	0x40022000

08004548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004548:	b590      	push	{r4, r7, lr}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004550:	230f      	movs	r3, #15
 8004552:	18fb      	adds	r3, r7, r3
 8004554:	2200      	movs	r2, #0
 8004556:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004558:	4b1d      	ldr	r3, [pc, #116]	; (80045d0 <HAL_InitTick+0x88>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d02b      	beq.n	80045b8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004560:	4b1c      	ldr	r3, [pc, #112]	; (80045d4 <HAL_InitTick+0x8c>)
 8004562:	681c      	ldr	r4, [r3, #0]
 8004564:	4b1a      	ldr	r3, [pc, #104]	; (80045d0 <HAL_InitTick+0x88>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	0019      	movs	r1, r3
 800456a:	23fa      	movs	r3, #250	; 0xfa
 800456c:	0098      	lsls	r0, r3, #2
 800456e:	f7fb fdc7 	bl	8000100 <__udivsi3>
 8004572:	0003      	movs	r3, r0
 8004574:	0019      	movs	r1, r3
 8004576:	0020      	movs	r0, r4
 8004578:	f7fb fdc2 	bl	8000100 <__udivsi3>
 800457c:	0003      	movs	r3, r0
 800457e:	0018      	movs	r0, r3
 8004580:	f001 f919 	bl	80057b6 <HAL_SYSTICK_Config>
 8004584:	1e03      	subs	r3, r0, #0
 8004586:	d112      	bne.n	80045ae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b03      	cmp	r3, #3
 800458c:	d80a      	bhi.n	80045a4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	2301      	movs	r3, #1
 8004592:	425b      	negs	r3, r3
 8004594:	2200      	movs	r2, #0
 8004596:	0018      	movs	r0, r3
 8004598:	f001 f8e8 	bl	800576c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800459c:	4b0e      	ldr	r3, [pc, #56]	; (80045d8 <HAL_InitTick+0x90>)
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	601a      	str	r2, [r3, #0]
 80045a2:	e00d      	b.n	80045c0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80045a4:	230f      	movs	r3, #15
 80045a6:	18fb      	adds	r3, r7, r3
 80045a8:	2201      	movs	r2, #1
 80045aa:	701a      	strb	r2, [r3, #0]
 80045ac:	e008      	b.n	80045c0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80045ae:	230f      	movs	r3, #15
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	2201      	movs	r2, #1
 80045b4:	701a      	strb	r2, [r3, #0]
 80045b6:	e003      	b.n	80045c0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80045b8:	230f      	movs	r3, #15
 80045ba:	18fb      	adds	r3, r7, r3
 80045bc:	2201      	movs	r2, #1
 80045be:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80045c0:	230f      	movs	r3, #15
 80045c2:	18fb      	adds	r3, r7, r3
 80045c4:	781b      	ldrb	r3, [r3, #0]
}
 80045c6:	0018      	movs	r0, r3
 80045c8:	46bd      	mov	sp, r7
 80045ca:	b005      	add	sp, #20
 80045cc:	bd90      	pop	{r4, r7, pc}
 80045ce:	46c0      	nop			; (mov r8, r8)
 80045d0:	20000010 	.word	0x20000010
 80045d4:	20000008 	.word	0x20000008
 80045d8:	2000000c 	.word	0x2000000c

080045dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80045e0:	4b05      	ldr	r3, [pc, #20]	; (80045f8 <HAL_IncTick+0x1c>)
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	001a      	movs	r2, r3
 80045e6:	4b05      	ldr	r3, [pc, #20]	; (80045fc <HAL_IncTick+0x20>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	18d2      	adds	r2, r2, r3
 80045ec:	4b03      	ldr	r3, [pc, #12]	; (80045fc <HAL_IncTick+0x20>)
 80045ee:	601a      	str	r2, [r3, #0]
}
 80045f0:	46c0      	nop			; (mov r8, r8)
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	20000010 	.word	0x20000010
 80045fc:	20000244 	.word	0x20000244

08004600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
  return uwTick;
 8004604:	4b02      	ldr	r3, [pc, #8]	; (8004610 <HAL_GetTick+0x10>)
 8004606:	681b      	ldr	r3, [r3, #0]
}
 8004608:	0018      	movs	r0, r3
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	20000244 	.word	0x20000244

08004614 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a05      	ldr	r2, [pc, #20]	; (8004638 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004624:	401a      	ands	r2, r3
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	601a      	str	r2, [r3, #0]
}
 800462e:	46c0      	nop			; (mov r8, r8)
 8004630:	46bd      	mov	sp, r7
 8004632:	b002      	add	sp, #8
 8004634:	bd80      	pop	{r7, pc}
 8004636:	46c0      	nop			; (mov r8, r8)
 8004638:	fe3fffff 	.word	0xfe3fffff

0800463c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	23e0      	movs	r3, #224	; 0xe0
 800464a:	045b      	lsls	r3, r3, #17
 800464c:	4013      	ands	r3, r2
}
 800464e:	0018      	movs	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	b002      	add	sp, #8
 8004654:	bd80      	pop	{r7, pc}

08004656 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	2104      	movs	r1, #4
 800466a:	400a      	ands	r2, r1
 800466c:	2107      	movs	r1, #7
 800466e:	4091      	lsls	r1, r2
 8004670:	000a      	movs	r2, r1
 8004672:	43d2      	mvns	r2, r2
 8004674:	401a      	ands	r2, r3
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2104      	movs	r1, #4
 800467a:	400b      	ands	r3, r1
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4099      	lsls	r1, r3
 8004680:	000b      	movs	r3, r1
 8004682:	431a      	orrs	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004688:	46c0      	nop			; (mov r8, r8)
 800468a:	46bd      	mov	sp, r7
 800468c:	b004      	add	sp, #16
 800468e:	bd80      	pop	{r7, pc}

08004690 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	2104      	movs	r1, #4
 80046a2:	400a      	ands	r2, r1
 80046a4:	2107      	movs	r1, #7
 80046a6:	4091      	lsls	r1, r2
 80046a8:	000a      	movs	r2, r1
 80046aa:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	2104      	movs	r1, #4
 80046b0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80046b2:	40da      	lsrs	r2, r3
 80046b4:	0013      	movs	r3, r2
}
 80046b6:	0018      	movs	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	b002      	add	sp, #8
 80046bc:	bd80      	pop	{r7, pc}

080046be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b082      	sub	sp, #8
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	23c0      	movs	r3, #192	; 0xc0
 80046cc:	011b      	lsls	r3, r3, #4
 80046ce:	4013      	ands	r3, r2
 80046d0:	d101      	bne.n	80046d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	0018      	movs	r0, r3
 80046da:	46bd      	mov	sp, r7
 80046dc:	b002      	add	sp, #8
 80046de:	bd80      	pop	{r7, pc}

080046e0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	211f      	movs	r1, #31
 80046f4:	400a      	ands	r2, r1
 80046f6:	210f      	movs	r1, #15
 80046f8:	4091      	lsls	r1, r2
 80046fa:	000a      	movs	r2, r1
 80046fc:	43d2      	mvns	r2, r2
 80046fe:	401a      	ands	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	0e9b      	lsrs	r3, r3, #26
 8004704:	210f      	movs	r1, #15
 8004706:	4019      	ands	r1, r3
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	201f      	movs	r0, #31
 800470c:	4003      	ands	r3, r0
 800470e:	4099      	lsls	r1, r3
 8004710:	000b      	movs	r3, r1
 8004712:	431a      	orrs	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004718:	46c0      	nop			; (mov r8, r8)
 800471a:	46bd      	mov	sp, r7
 800471c:	b004      	add	sp, #16
 800471e:	bd80      	pop	{r7, pc}

08004720 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	035b      	lsls	r3, r3, #13
 8004732:	0b5b      	lsrs	r3, r3, #13
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	629a      	str	r2, [r3, #40]	; 0x28
}
 800473a:	46c0      	nop			; (mov r8, r8)
 800473c:	46bd      	mov	sp, r7
 800473e:	b002      	add	sp, #8
 8004740:	bd80      	pop	{r7, pc}

08004742 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	0352      	lsls	r2, r2, #13
 8004754:	0b52      	lsrs	r2, r2, #13
 8004756:	43d2      	mvns	r2, r2
 8004758:	401a      	ands	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800475e:	46c0      	nop			; (mov r8, r8)
 8004760:	46bd      	mov	sp, r7
 8004762:	b002      	add	sp, #8
 8004764:	bd80      	pop	{r7, pc}
	...

08004768 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	0212      	lsls	r2, r2, #8
 800477c:	43d2      	mvns	r2, r2
 800477e:	401a      	ands	r2, r3
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	021b      	lsls	r3, r3, #8
 8004784:	6879      	ldr	r1, [r7, #4]
 8004786:	400b      	ands	r3, r1
 8004788:	4904      	ldr	r1, [pc, #16]	; (800479c <LL_ADC_SetChannelSamplingTime+0x34>)
 800478a:	400b      	ands	r3, r1
 800478c:	431a      	orrs	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	46bd      	mov	sp, r7
 8004796:	b004      	add	sp, #16
 8004798:	bd80      	pop	{r7, pc}
 800479a:	46c0      	nop			; (mov r8, r8)
 800479c:	07ffff00 	.word	0x07ffff00

080047a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	4a05      	ldr	r2, [pc, #20]	; (80047c4 <LL_ADC_EnableInternalRegulator+0x24>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	2280      	movs	r2, #128	; 0x80
 80047b2:	0552      	lsls	r2, r2, #21
 80047b4:	431a      	orrs	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80047ba:	46c0      	nop			; (mov r8, r8)
 80047bc:	46bd      	mov	sp, r7
 80047be:	b002      	add	sp, #8
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	6fffffe8 	.word	0x6fffffe8

080047c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	2380      	movs	r3, #128	; 0x80
 80047d6:	055b      	lsls	r3, r3, #21
 80047d8:	401a      	ands	r2, r3
 80047da:	2380      	movs	r3, #128	; 0x80
 80047dc:	055b      	lsls	r3, r3, #21
 80047de:	429a      	cmp	r2, r3
 80047e0:	d101      	bne.n	80047e6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	0018      	movs	r0, r3
 80047ea:	46bd      	mov	sp, r7
 80047ec:	b002      	add	sp, #8
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	4a04      	ldr	r2, [pc, #16]	; (8004810 <LL_ADC_Enable+0x20>)
 80047fe:	4013      	ands	r3, r2
 8004800:	2201      	movs	r2, #1
 8004802:	431a      	orrs	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004808:	46c0      	nop			; (mov r8, r8)
 800480a:	46bd      	mov	sp, r7
 800480c:	b002      	add	sp, #8
 800480e:	bd80      	pop	{r7, pc}
 8004810:	7fffffe8 	.word	0x7fffffe8

08004814 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	4a04      	ldr	r2, [pc, #16]	; (8004834 <LL_ADC_Disable+0x20>)
 8004822:	4013      	ands	r3, r2
 8004824:	2202      	movs	r2, #2
 8004826:	431a      	orrs	r2, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800482c:	46c0      	nop			; (mov r8, r8)
 800482e:	46bd      	mov	sp, r7
 8004830:	b002      	add	sp, #8
 8004832:	bd80      	pop	{r7, pc}
 8004834:	7fffffe8 	.word	0x7fffffe8

08004838 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	2201      	movs	r2, #1
 8004846:	4013      	ands	r3, r2
 8004848:	2b01      	cmp	r3, #1
 800484a:	d101      	bne.n	8004850 <LL_ADC_IsEnabled+0x18>
 800484c:	2301      	movs	r3, #1
 800484e:	e000      	b.n	8004852 <LL_ADC_IsEnabled+0x1a>
 8004850:	2300      	movs	r3, #0
}
 8004852:	0018      	movs	r0, r3
 8004854:	46bd      	mov	sp, r7
 8004856:	b002      	add	sp, #8
 8004858:	bd80      	pop	{r7, pc}

0800485a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b082      	sub	sp, #8
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	2202      	movs	r2, #2
 8004868:	4013      	ands	r3, r2
 800486a:	2b02      	cmp	r3, #2
 800486c:	d101      	bne.n	8004872 <LL_ADC_IsDisableOngoing+0x18>
 800486e:	2301      	movs	r3, #1
 8004870:	e000      	b.n	8004874 <LL_ADC_IsDisableOngoing+0x1a>
 8004872:	2300      	movs	r3, #0
}
 8004874:	0018      	movs	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	b002      	add	sp, #8
 800487a:	bd80      	pop	{r7, pc}

0800487c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	4a04      	ldr	r2, [pc, #16]	; (800489c <LL_ADC_REG_StartConversion+0x20>)
 800488a:	4013      	ands	r3, r2
 800488c:	2204      	movs	r2, #4
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004894:	46c0      	nop			; (mov r8, r8)
 8004896:	46bd      	mov	sp, r7
 8004898:	b002      	add	sp, #8
 800489a:	bd80      	pop	{r7, pc}
 800489c:	7fffffe8 	.word	0x7fffffe8

080048a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2204      	movs	r2, #4
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d101      	bne.n	80048b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80048b4:	2301      	movs	r3, #1
 80048b6:	e000      	b.n	80048ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	0018      	movs	r0, r3
 80048bc:	46bd      	mov	sp, r7
 80048be:	b002      	add	sp, #8
 80048c0:	bd80      	pop	{r7, pc}
	...

080048c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048cc:	231f      	movs	r3, #31
 80048ce:	18fb      	adds	r3, r7, r3
 80048d0:	2200      	movs	r2, #0
 80048d2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80048d8:	2300      	movs	r3, #0
 80048da:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80048dc:	2300      	movs	r3, #0
 80048de:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e17f      	b.n	8004bea <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10a      	bne.n	8004908 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	0018      	movs	r0, r3
 80048f6:	f7ff fc35 	bl	8004164 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2254      	movs	r2, #84	; 0x54
 8004904:	2100      	movs	r1, #0
 8004906:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	0018      	movs	r0, r3
 800490e:	f7ff ff5b 	bl	80047c8 <LL_ADC_IsInternalRegulatorEnabled>
 8004912:	1e03      	subs	r3, r0, #0
 8004914:	d115      	bne.n	8004942 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	0018      	movs	r0, r3
 800491c:	f7ff ff40 	bl	80047a0 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004920:	4bb4      	ldr	r3, [pc, #720]	; (8004bf4 <HAL_ADC_Init+0x330>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	49b4      	ldr	r1, [pc, #720]	; (8004bf8 <HAL_ADC_Init+0x334>)
 8004926:	0018      	movs	r0, r3
 8004928:	f7fb fbea 	bl	8000100 <__udivsi3>
 800492c:	0003      	movs	r3, r0
 800492e:	3301      	adds	r3, #1
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004934:	e002      	b.n	800493c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3b01      	subs	r3, #1
 800493a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1f9      	bne.n	8004936 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	0018      	movs	r0, r3
 8004948:	f7ff ff3e 	bl	80047c8 <LL_ADC_IsInternalRegulatorEnabled>
 800494c:	1e03      	subs	r3, r0, #0
 800494e:	d10f      	bne.n	8004970 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004954:	2210      	movs	r2, #16
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	2201      	movs	r2, #1
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004968:	231f      	movs	r3, #31
 800496a:	18fb      	adds	r3, r7, r3
 800496c:	2201      	movs	r2, #1
 800496e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	0018      	movs	r0, r3
 8004976:	f7ff ff93 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 800497a:	0003      	movs	r3, r0
 800497c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004982:	2210      	movs	r2, #16
 8004984:	4013      	ands	r3, r2
 8004986:	d000      	beq.n	800498a <HAL_ADC_Init+0xc6>
 8004988:	e122      	b.n	8004bd0 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d000      	beq.n	8004992 <HAL_ADC_Init+0xce>
 8004990:	e11e      	b.n	8004bd0 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004996:	4a99      	ldr	r2, [pc, #612]	; (8004bfc <HAL_ADC_Init+0x338>)
 8004998:	4013      	ands	r3, r2
 800499a:	2202      	movs	r2, #2
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	0018      	movs	r0, r3
 80049a8:	f7ff ff46 	bl	8004838 <LL_ADC_IsEnabled>
 80049ac:	1e03      	subs	r3, r0, #0
 80049ae:	d000      	beq.n	80049b2 <HAL_ADC_Init+0xee>
 80049b0:	e0ad      	b.n	8004b0e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	7e1b      	ldrb	r3, [r3, #24]
 80049ba:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80049bc:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	7e5b      	ldrb	r3, [r3, #25]
 80049c2:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80049c4:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	7e9b      	ldrb	r3, [r3, #26]
 80049ca:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80049cc:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d002      	beq.n	80049dc <HAL_ADC_Init+0x118>
 80049d6:	2380      	movs	r3, #128	; 0x80
 80049d8:	015b      	lsls	r3, r3, #5
 80049da:	e000      	b.n	80049de <HAL_ADC_Init+0x11a>
 80049dc:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80049de:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80049e4:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	da04      	bge.n	80049f8 <HAL_ADC_Init+0x134>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	085b      	lsrs	r3, r3, #1
 80049f6:	e001      	b.n	80049fc <HAL_ADC_Init+0x138>
 80049f8:	2380      	movs	r3, #128	; 0x80
 80049fa:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80049fc:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	212c      	movs	r1, #44	; 0x2c
 8004a02:	5c5b      	ldrb	r3, [r3, r1]
 8004a04:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004a06:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2220      	movs	r2, #32
 8004a12:	5c9b      	ldrb	r3, [r3, r2]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d115      	bne.n	8004a44 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	7e9b      	ldrb	r3, [r3, #26]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d105      	bne.n	8004a2c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	2280      	movs	r2, #128	; 0x80
 8004a24:	0252      	lsls	r2, r2, #9
 8004a26:	4313      	orrs	r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
 8004a2a:	e00b      	b.n	8004a44 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a30:	2220      	movs	r2, #32
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	431a      	orrs	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a50:	23e0      	movs	r3, #224	; 0xe0
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	4a65      	ldr	r2, [pc, #404]	; (8004c00 <HAL_ADC_Init+0x33c>)
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	0019      	movs	r1, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	430a      	orrs	r2, r1
 8004a76:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	0f9b      	lsrs	r3, r3, #30
 8004a7e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004a84:	4313      	orrs	r3, r2
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	223c      	movs	r2, #60	; 0x3c
 8004a90:	5c9b      	ldrb	r3, [r3, r2]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d111      	bne.n	8004aba <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	0f9b      	lsrs	r3, r3, #30
 8004a9c:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004aa2:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004aa8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8004aae:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	4a50      	ldr	r2, [pc, #320]	; (8004c04 <HAL_ADC_Init+0x340>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	0019      	movs	r1, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	23c0      	movs	r3, #192	; 0xc0
 8004ad6:	061b      	lsls	r3, r3, #24
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d018      	beq.n	8004b0e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004ae0:	2380      	movs	r3, #128	; 0x80
 8004ae2:	05db      	lsls	r3, r3, #23
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d012      	beq.n	8004b0e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004aec:	2380      	movs	r3, #128	; 0x80
 8004aee:	061b      	lsls	r3, r3, #24
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d00c      	beq.n	8004b0e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004af4:	4b44      	ldr	r3, [pc, #272]	; (8004c08 <HAL_ADC_Init+0x344>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a44      	ldr	r2, [pc, #272]	; (8004c0c <HAL_ADC_Init+0x348>)
 8004afa:	4013      	ands	r3, r2
 8004afc:	0019      	movs	r1, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	23f0      	movs	r3, #240	; 0xf0
 8004b04:	039b      	lsls	r3, r3, #14
 8004b06:	401a      	ands	r2, r3
 8004b08:	4b3f      	ldr	r3, [pc, #252]	; (8004c08 <HAL_ADC_Init+0x344>)
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6818      	ldr	r0, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b16:	001a      	movs	r2, r3
 8004b18:	2100      	movs	r1, #0
 8004b1a:	f7ff fd9c 	bl	8004656 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b26:	493a      	ldr	r1, [pc, #232]	; (8004c10 <HAL_ADC_Init+0x34c>)
 8004b28:	001a      	movs	r2, r3
 8004b2a:	f7ff fd94 	bl	8004656 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2110      	movs	r1, #16
 8004b42:	4249      	negs	r1, r1
 8004b44:	430a      	orrs	r2, r1
 8004b46:	629a      	str	r2, [r3, #40]	; 0x28
 8004b48:	e018      	b.n	8004b7c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	691a      	ldr	r2, [r3, #16]
 8004b4e:	2380      	movs	r3, #128	; 0x80
 8004b50:	039b      	lsls	r3, r3, #14
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d112      	bne.n	8004b7c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	69db      	ldr	r3, [r3, #28]
 8004b60:	3b01      	subs	r3, #1
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	221c      	movs	r2, #28
 8004b66:	4013      	ands	r3, r2
 8004b68:	2210      	movs	r2, #16
 8004b6a:	4252      	negs	r2, r2
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	0011      	movs	r1, r2
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2100      	movs	r1, #0
 8004b82:	0018      	movs	r0, r3
 8004b84:	f7ff fd84 	bl	8004690 <LL_ADC_GetSamplingTimeCommonChannels>
 8004b88:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d10b      	bne.n	8004baa <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b9c:	2203      	movs	r2, #3
 8004b9e:	4393      	bics	r3, r2
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004ba8:	e01c      	b.n	8004be4 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bae:	2212      	movs	r2, #18
 8004bb0:	4393      	bics	r3, r2
 8004bb2:	2210      	movs	r2, #16
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8004bc6:	231f      	movs	r3, #31
 8004bc8:	18fb      	adds	r3, r7, r3
 8004bca:	2201      	movs	r2, #1
 8004bcc:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004bce:	e009      	b.n	8004be4 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd4:	2210      	movs	r2, #16
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004bdc:	231f      	movs	r3, #31
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	2201      	movs	r2, #1
 8004be2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004be4:	231f      	movs	r3, #31
 8004be6:	18fb      	adds	r3, r7, r3
 8004be8:	781b      	ldrb	r3, [r3, #0]
}
 8004bea:	0018      	movs	r0, r3
 8004bec:	46bd      	mov	sp, r7
 8004bee:	b008      	add	sp, #32
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	46c0      	nop			; (mov r8, r8)
 8004bf4:	20000008 	.word	0x20000008
 8004bf8:	00030d40 	.word	0x00030d40
 8004bfc:	fffffefd 	.word	0xfffffefd
 8004c00:	fffe0201 	.word	0xfffe0201
 8004c04:	1ffffc02 	.word	0x1ffffc02
 8004c08:	40012708 	.word	0x40012708
 8004c0c:	ffc3ffff 	.word	0xffc3ffff
 8004c10:	07ffff04 	.word	0x07ffff04

08004c14 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004c14:	b5b0      	push	{r4, r5, r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	0018      	movs	r0, r3
 8004c22:	f7ff fe3d 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8004c26:	1e03      	subs	r3, r0, #0
 8004c28:	d135      	bne.n	8004c96 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2254      	movs	r2, #84	; 0x54
 8004c2e:	5c9b      	ldrb	r3, [r3, r2]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_ADC_Start+0x24>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e035      	b.n	8004ca4 <HAL_ADC_Start+0x90>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2254      	movs	r2, #84	; 0x54
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004c40:	250f      	movs	r5, #15
 8004c42:	197c      	adds	r4, r7, r5
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	0018      	movs	r0, r3
 8004c48:	f000 faaa 	bl	80051a0 <ADC_Enable>
 8004c4c:	0003      	movs	r3, r0
 8004c4e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004c50:	197b      	adds	r3, r7, r5
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d119      	bne.n	8004c8c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5c:	4a13      	ldr	r2, [pc, #76]	; (8004cac <HAL_ADC_Start+0x98>)
 8004c5e:	4013      	ands	r3, r2
 8004c60:	2280      	movs	r2, #128	; 0x80
 8004c62:	0052      	lsls	r2, r2, #1
 8004c64:	431a      	orrs	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	221c      	movs	r2, #28
 8004c76:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2254      	movs	r2, #84	; 0x54
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	0018      	movs	r0, r3
 8004c86:	f7ff fdf9 	bl	800487c <LL_ADC_REG_StartConversion>
 8004c8a:	e008      	b.n	8004c9e <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2254      	movs	r2, #84	; 0x54
 8004c90:	2100      	movs	r1, #0
 8004c92:	5499      	strb	r1, [r3, r2]
 8004c94:	e003      	b.n	8004c9e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004c96:	230f      	movs	r3, #15
 8004c98:	18fb      	adds	r3, r7, r3
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004c9e:	230f      	movs	r3, #15
 8004ca0:	18fb      	adds	r3, r7, r3
 8004ca2:	781b      	ldrb	r3, [r3, #0]
}
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	b004      	add	sp, #16
 8004caa:	bdb0      	pop	{r4, r5, r7, pc}
 8004cac:	fffff0fe 	.word	0xfffff0fe

08004cb0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	2b08      	cmp	r3, #8
 8004cc0:	d102      	bne.n	8004cc8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8004cc2:	2308      	movs	r3, #8
 8004cc4:	60fb      	str	r3, [r7, #12]
 8004cc6:	e00f      	b.n	8004ce8 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	d007      	beq.n	8004ce4 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd8:	2220      	movs	r2, #32
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e072      	b.n	8004dca <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8004ce4:	2304      	movs	r3, #4
 8004ce6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004ce8:	f7ff fc8a 	bl	8004600 <HAL_GetTick>
 8004cec:	0003      	movs	r3, r0
 8004cee:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004cf0:	e01f      	b.n	8004d32 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	d01c      	beq.n	8004d32 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004cf8:	f7ff fc82 	bl	8004600 <HAL_GetTick>
 8004cfc:	0002      	movs	r2, r0
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d302      	bcc.n	8004d0e <HAL_ADC_PollForConversion+0x5e>
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d111      	bne.n	8004d32 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4013      	ands	r3, r2
 8004d18:	d10b      	bne.n	8004d32 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1e:	2204      	movs	r2, #4
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2254      	movs	r2, #84	; 0x54
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e04b      	b.n	8004dca <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	d0d9      	beq.n	8004cf2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d42:	2280      	movs	r2, #128	; 0x80
 8004d44:	0092      	lsls	r2, r2, #2
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	0018      	movs	r0, r3
 8004d52:	f7ff fcb4 	bl	80046be <LL_ADC_REG_IsTriggerSourceSWStart>
 8004d56:	1e03      	subs	r3, r0, #0
 8004d58:	d02e      	beq.n	8004db8 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	7e9b      	ldrb	r3, [r3, #26]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d12a      	bne.n	8004db8 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2208      	movs	r2, #8
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	2b08      	cmp	r3, #8
 8004d6e:	d123      	bne.n	8004db8 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	0018      	movs	r0, r3
 8004d76:	f7ff fd93 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8004d7a:	1e03      	subs	r3, r0, #0
 8004d7c:	d110      	bne.n	8004da0 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	210c      	movs	r1, #12
 8004d8a:	438a      	bics	r2, r1
 8004d8c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d92:	4a10      	ldr	r2, [pc, #64]	; (8004dd4 <HAL_ADC_PollForConversion+0x124>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	2201      	movs	r2, #1
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	659a      	str	r2, [r3, #88]	; 0x58
 8004d9e:	e00b      	b.n	8004db8 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da4:	2220      	movs	r2, #32
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004db0:	2201      	movs	r2, #1
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	7e1b      	ldrb	r3, [r3, #24]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d103      	bne.n	8004dc8 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	220c      	movs	r2, #12
 8004dc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	0018      	movs	r0, r3
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b004      	add	sp, #16
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	fffffefe 	.word	0xfffffefe

08004dd8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004de6:	0018      	movs	r0, r3
 8004de8:	46bd      	mov	sp, r7
 8004dea:	b002      	add	sp, #8
 8004dec:	bd80      	pop	{r7, pc}
	...

08004df0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dfa:	2317      	movs	r3, #23
 8004dfc:	18fb      	adds	r3, r7, r3
 8004dfe:	2200      	movs	r2, #0
 8004e00:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004e02:	2300      	movs	r3, #0
 8004e04:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2254      	movs	r2, #84	; 0x54
 8004e0a:	5c9b      	ldrb	r3, [r3, r2]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d101      	bne.n	8004e14 <HAL_ADC_ConfigChannel+0x24>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e1c0      	b.n	8005196 <HAL_ADC_ConfigChannel+0x3a6>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2254      	movs	r2, #84	; 0x54
 8004e18:	2101      	movs	r1, #1
 8004e1a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	0018      	movs	r0, r3
 8004e22:	f7ff fd3d 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8004e26:	1e03      	subs	r3, r0, #0
 8004e28:	d000      	beq.n	8004e2c <HAL_ADC_ConfigChannel+0x3c>
 8004e2a:	e1a3      	b.n	8005174 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d100      	bne.n	8004e36 <HAL_ADC_ConfigChannel+0x46>
 8004e34:	e143      	b.n	80050be <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	2380      	movs	r3, #128	; 0x80
 8004e3c:	061b      	lsls	r3, r3, #24
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d004      	beq.n	8004e4c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004e46:	4ac1      	ldr	r2, [pc, #772]	; (800514c <HAL_ADC_ConfigChannel+0x35c>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d108      	bne.n	8004e5e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	0019      	movs	r1, r3
 8004e56:	0010      	movs	r0, r2
 8004e58:	f7ff fc62 	bl	8004720 <LL_ADC_REG_SetSequencerChAdd>
 8004e5c:	e0c9      	b.n	8004ff2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	211f      	movs	r1, #31
 8004e68:	400b      	ands	r3, r1
 8004e6a:	210f      	movs	r1, #15
 8004e6c:	4099      	lsls	r1, r3
 8004e6e:	000b      	movs	r3, r1
 8004e70:	43db      	mvns	r3, r3
 8004e72:	4013      	ands	r3, r2
 8004e74:	0019      	movs	r1, r3
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	035b      	lsls	r3, r3, #13
 8004e7c:	0b5b      	lsrs	r3, r3, #13
 8004e7e:	d105      	bne.n	8004e8c <HAL_ADC_ConfigChannel+0x9c>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	0e9b      	lsrs	r3, r3, #26
 8004e86:	221f      	movs	r2, #31
 8004e88:	4013      	ands	r3, r2
 8004e8a:	e098      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2201      	movs	r2, #1
 8004e92:	4013      	ands	r3, r2
 8004e94:	d000      	beq.n	8004e98 <HAL_ADC_ConfigChannel+0xa8>
 8004e96:	e091      	b.n	8004fbc <HAL_ADC_ConfigChannel+0x1cc>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d000      	beq.n	8004ea4 <HAL_ADC_ConfigChannel+0xb4>
 8004ea2:	e089      	b.n	8004fb8 <HAL_ADC_ConfigChannel+0x1c8>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2204      	movs	r2, #4
 8004eaa:	4013      	ands	r3, r2
 8004eac:	d000      	beq.n	8004eb0 <HAL_ADC_ConfigChannel+0xc0>
 8004eae:	e081      	b.n	8004fb4 <HAL_ADC_ConfigChannel+0x1c4>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2208      	movs	r2, #8
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	d000      	beq.n	8004ebc <HAL_ADC_ConfigChannel+0xcc>
 8004eba:	e079      	b.n	8004fb0 <HAL_ADC_ConfigChannel+0x1c0>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2210      	movs	r2, #16
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d000      	beq.n	8004ec8 <HAL_ADC_ConfigChannel+0xd8>
 8004ec6:	e071      	b.n	8004fac <HAL_ADC_ConfigChannel+0x1bc>
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2220      	movs	r2, #32
 8004ece:	4013      	ands	r3, r2
 8004ed0:	d000      	beq.n	8004ed4 <HAL_ADC_ConfigChannel+0xe4>
 8004ed2:	e069      	b.n	8004fa8 <HAL_ADC_ConfigChannel+0x1b8>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2240      	movs	r2, #64	; 0x40
 8004eda:	4013      	ands	r3, r2
 8004edc:	d000      	beq.n	8004ee0 <HAL_ADC_ConfigChannel+0xf0>
 8004ede:	e061      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x1b4>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2280      	movs	r2, #128	; 0x80
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d000      	beq.n	8004eec <HAL_ADC_ConfigChannel+0xfc>
 8004eea:	e059      	b.n	8004fa0 <HAL_ADC_ConfigChannel+0x1b0>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	2380      	movs	r3, #128	; 0x80
 8004ef2:	005b      	lsls	r3, r3, #1
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d151      	bne.n	8004f9c <HAL_ADC_ConfigChannel+0x1ac>
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	2380      	movs	r3, #128	; 0x80
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4013      	ands	r3, r2
 8004f02:	d149      	bne.n	8004f98 <HAL_ADC_ConfigChannel+0x1a8>
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	2380      	movs	r3, #128	; 0x80
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	d141      	bne.n	8004f94 <HAL_ADC_ConfigChannel+0x1a4>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	2380      	movs	r3, #128	; 0x80
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	4013      	ands	r3, r2
 8004f1a:	d139      	bne.n	8004f90 <HAL_ADC_ConfigChannel+0x1a0>
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	2380      	movs	r3, #128	; 0x80
 8004f22:	015b      	lsls	r3, r3, #5
 8004f24:	4013      	ands	r3, r2
 8004f26:	d131      	bne.n	8004f8c <HAL_ADC_ConfigChannel+0x19c>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	2380      	movs	r3, #128	; 0x80
 8004f2e:	019b      	lsls	r3, r3, #6
 8004f30:	4013      	ands	r3, r2
 8004f32:	d129      	bne.n	8004f88 <HAL_ADC_ConfigChannel+0x198>
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	2380      	movs	r3, #128	; 0x80
 8004f3a:	01db      	lsls	r3, r3, #7
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	d121      	bne.n	8004f84 <HAL_ADC_ConfigChannel+0x194>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	2380      	movs	r3, #128	; 0x80
 8004f46:	021b      	lsls	r3, r3, #8
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d119      	bne.n	8004f80 <HAL_ADC_ConfigChannel+0x190>
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	2380      	movs	r3, #128	; 0x80
 8004f52:	025b      	lsls	r3, r3, #9
 8004f54:	4013      	ands	r3, r2
 8004f56:	d111      	bne.n	8004f7c <HAL_ADC_ConfigChannel+0x18c>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	2380      	movs	r3, #128	; 0x80
 8004f5e:	029b      	lsls	r3, r3, #10
 8004f60:	4013      	ands	r3, r2
 8004f62:	d109      	bne.n	8004f78 <HAL_ADC_ConfigChannel+0x188>
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	2380      	movs	r3, #128	; 0x80
 8004f6a:	02db      	lsls	r3, r3, #11
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d001      	beq.n	8004f74 <HAL_ADC_ConfigChannel+0x184>
 8004f70:	2312      	movs	r3, #18
 8004f72:	e024      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f74:	2300      	movs	r3, #0
 8004f76:	e022      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f78:	2311      	movs	r3, #17
 8004f7a:	e020      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f7c:	2310      	movs	r3, #16
 8004f7e:	e01e      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f80:	230f      	movs	r3, #15
 8004f82:	e01c      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f84:	230e      	movs	r3, #14
 8004f86:	e01a      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f88:	230d      	movs	r3, #13
 8004f8a:	e018      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f8c:	230c      	movs	r3, #12
 8004f8e:	e016      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f90:	230b      	movs	r3, #11
 8004f92:	e014      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f94:	230a      	movs	r3, #10
 8004f96:	e012      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f98:	2309      	movs	r3, #9
 8004f9a:	e010      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004f9c:	2308      	movs	r3, #8
 8004f9e:	e00e      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fa0:	2307      	movs	r3, #7
 8004fa2:	e00c      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fa4:	2306      	movs	r3, #6
 8004fa6:	e00a      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fa8:	2305      	movs	r3, #5
 8004faa:	e008      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fac:	2304      	movs	r3, #4
 8004fae:	e006      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e004      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	e002      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e000      	b.n	8004fbe <HAL_ADC_ConfigChannel+0x1ce>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	6852      	ldr	r2, [r2, #4]
 8004fc2:	201f      	movs	r0, #31
 8004fc4:	4002      	ands	r2, r0
 8004fc6:	4093      	lsls	r3, r2
 8004fc8:	000a      	movs	r2, r1
 8004fca:	431a      	orrs	r2, r3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	089b      	lsrs	r3, r3, #2
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d808      	bhi.n	8004ff2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6818      	ldr	r0, [r3, #0]
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	6859      	ldr	r1, [r3, #4]
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	001a      	movs	r2, r3
 8004fee:	f7ff fb77 	bl	80046e0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6818      	ldr	r0, [r3, #0]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	6819      	ldr	r1, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	001a      	movs	r2, r3
 8005000:	f7ff fbb2 	bl	8004768 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	db00      	blt.n	800500e <HAL_ADC_ConfigChannel+0x21e>
 800500c:	e0bc      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800500e:	4b50      	ldr	r3, [pc, #320]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 8005010:	0018      	movs	r0, r3
 8005012:	f7ff fb13 	bl	800463c <LL_ADC_GetCommonPathInternalCh>
 8005016:	0003      	movs	r3, r0
 8005018:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a4d      	ldr	r2, [pc, #308]	; (8005154 <HAL_ADC_ConfigChannel+0x364>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d122      	bne.n	800506a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	2380      	movs	r3, #128	; 0x80
 8005028:	041b      	lsls	r3, r3, #16
 800502a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800502c:	d11d      	bne.n	800506a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	2280      	movs	r2, #128	; 0x80
 8005032:	0412      	lsls	r2, r2, #16
 8005034:	4313      	orrs	r3, r2
 8005036:	4a46      	ldr	r2, [pc, #280]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 8005038:	0019      	movs	r1, r3
 800503a:	0010      	movs	r0, r2
 800503c:	f7ff faea 	bl	8004614 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005040:	4b45      	ldr	r3, [pc, #276]	; (8005158 <HAL_ADC_ConfigChannel+0x368>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4945      	ldr	r1, [pc, #276]	; (800515c <HAL_ADC_ConfigChannel+0x36c>)
 8005046:	0018      	movs	r0, r3
 8005048:	f7fb f85a 	bl	8000100 <__udivsi3>
 800504c:	0003      	movs	r3, r0
 800504e:	1c5a      	adds	r2, r3, #1
 8005050:	0013      	movs	r3, r2
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	189b      	adds	r3, r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800505a:	e002      	b.n	8005062 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	3b01      	subs	r3, #1
 8005060:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1f9      	bne.n	800505c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005068:	e08e      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a3c      	ldr	r2, [pc, #240]	; (8005160 <HAL_ADC_ConfigChannel+0x370>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d10e      	bne.n	8005092 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	2380      	movs	r3, #128	; 0x80
 8005078:	045b      	lsls	r3, r3, #17
 800507a:	4013      	ands	r3, r2
 800507c:	d109      	bne.n	8005092 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	2280      	movs	r2, #128	; 0x80
 8005082:	0452      	lsls	r2, r2, #17
 8005084:	4313      	orrs	r3, r2
 8005086:	4a32      	ldr	r2, [pc, #200]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 8005088:	0019      	movs	r1, r3
 800508a:	0010      	movs	r0, r2
 800508c:	f7ff fac2 	bl	8004614 <LL_ADC_SetCommonPathInternalCh>
 8005090:	e07a      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a33      	ldr	r2, [pc, #204]	; (8005164 <HAL_ADC_ConfigChannel+0x374>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d000      	beq.n	800509e <HAL_ADC_ConfigChannel+0x2ae>
 800509c:	e074      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	2380      	movs	r3, #128	; 0x80
 80050a2:	03db      	lsls	r3, r3, #15
 80050a4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80050a6:	d000      	beq.n	80050aa <HAL_ADC_ConfigChannel+0x2ba>
 80050a8:	e06e      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	2280      	movs	r2, #128	; 0x80
 80050ae:	03d2      	lsls	r2, r2, #15
 80050b0:	4313      	orrs	r3, r2
 80050b2:	4a27      	ldr	r2, [pc, #156]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 80050b4:	0019      	movs	r1, r3
 80050b6:	0010      	movs	r0, r2
 80050b8:	f7ff faac 	bl	8004614 <LL_ADC_SetCommonPathInternalCh>
 80050bc:	e064      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691a      	ldr	r2, [r3, #16]
 80050c2:	2380      	movs	r3, #128	; 0x80
 80050c4:	061b      	lsls	r3, r3, #24
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d004      	beq.n	80050d4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80050ce:	4a1f      	ldr	r2, [pc, #124]	; (800514c <HAL_ADC_ConfigChannel+0x35c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d107      	bne.n	80050e4 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	0019      	movs	r1, r3
 80050de:	0010      	movs	r0, r2
 80050e0:	f7ff fb2f 	bl	8004742 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	da4d      	bge.n	8005188 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80050ec:	4b18      	ldr	r3, [pc, #96]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 80050ee:	0018      	movs	r0, r3
 80050f0:	f7ff faa4 	bl	800463c <LL_ADC_GetCommonPathInternalCh>
 80050f4:	0003      	movs	r3, r0
 80050f6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a15      	ldr	r2, [pc, #84]	; (8005154 <HAL_ADC_ConfigChannel+0x364>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d108      	bne.n	8005114 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4a18      	ldr	r2, [pc, #96]	; (8005168 <HAL_ADC_ConfigChannel+0x378>)
 8005106:	4013      	ands	r3, r2
 8005108:	4a11      	ldr	r2, [pc, #68]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 800510a:	0019      	movs	r1, r3
 800510c:	0010      	movs	r0, r2
 800510e:	f7ff fa81 	bl	8004614 <LL_ADC_SetCommonPathInternalCh>
 8005112:	e039      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a11      	ldr	r2, [pc, #68]	; (8005160 <HAL_ADC_ConfigChannel+0x370>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d108      	bne.n	8005130 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	4a12      	ldr	r2, [pc, #72]	; (800516c <HAL_ADC_ConfigChannel+0x37c>)
 8005122:	4013      	ands	r3, r2
 8005124:	4a0a      	ldr	r2, [pc, #40]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 8005126:	0019      	movs	r1, r3
 8005128:	0010      	movs	r0, r2
 800512a:	f7ff fa73 	bl	8004614 <LL_ADC_SetCommonPathInternalCh>
 800512e:	e02b      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a0b      	ldr	r2, [pc, #44]	; (8005164 <HAL_ADC_ConfigChannel+0x374>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d126      	bne.n	8005188 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	4a0c      	ldr	r2, [pc, #48]	; (8005170 <HAL_ADC_ConfigChannel+0x380>)
 800513e:	4013      	ands	r3, r2
 8005140:	4a03      	ldr	r2, [pc, #12]	; (8005150 <HAL_ADC_ConfigChannel+0x360>)
 8005142:	0019      	movs	r1, r3
 8005144:	0010      	movs	r0, r2
 8005146:	f7ff fa65 	bl	8004614 <LL_ADC_SetCommonPathInternalCh>
 800514a:	e01d      	b.n	8005188 <HAL_ADC_ConfigChannel+0x398>
 800514c:	80000004 	.word	0x80000004
 8005150:	40012708 	.word	0x40012708
 8005154:	b0001000 	.word	0xb0001000
 8005158:	20000008 	.word	0x20000008
 800515c:	00030d40 	.word	0x00030d40
 8005160:	b8004000 	.word	0xb8004000
 8005164:	b4002000 	.word	0xb4002000
 8005168:	ff7fffff 	.word	0xff7fffff
 800516c:	feffffff 	.word	0xfeffffff
 8005170:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005178:	2220      	movs	r2, #32
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005180:	2317      	movs	r3, #23
 8005182:	18fb      	adds	r3, r7, r3
 8005184:	2201      	movs	r2, #1
 8005186:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2254      	movs	r2, #84	; 0x54
 800518c:	2100      	movs	r1, #0
 800518e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005190:	2317      	movs	r3, #23
 8005192:	18fb      	adds	r3, r7, r3
 8005194:	781b      	ldrb	r3, [r3, #0]
}
 8005196:	0018      	movs	r0, r3
 8005198:	46bd      	mov	sp, r7
 800519a:	b006      	add	sp, #24
 800519c:	bd80      	pop	{r7, pc}
 800519e:	46c0      	nop			; (mov r8, r8)

080051a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	0018      	movs	r0, r3
 80051b2:	f7ff fb41 	bl	8004838 <LL_ADC_IsEnabled>
 80051b6:	1e03      	subs	r3, r0, #0
 80051b8:	d000      	beq.n	80051bc <ADC_Enable+0x1c>
 80051ba:	e069      	b.n	8005290 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	4a36      	ldr	r2, [pc, #216]	; (800529c <ADC_Enable+0xfc>)
 80051c4:	4013      	ands	r3, r2
 80051c6:	d00d      	beq.n	80051e4 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051cc:	2210      	movs	r2, #16
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d8:	2201      	movs	r2, #1
 80051da:	431a      	orrs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e056      	b.n	8005292 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	0018      	movs	r0, r3
 80051ea:	f7ff fb01 	bl	80047f0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80051ee:	4b2c      	ldr	r3, [pc, #176]	; (80052a0 <ADC_Enable+0x100>)
 80051f0:	0018      	movs	r0, r3
 80051f2:	f7ff fa23 	bl	800463c <LL_ADC_GetCommonPathInternalCh>
 80051f6:	0002      	movs	r2, r0
 80051f8:	2380      	movs	r3, #128	; 0x80
 80051fa:	041b      	lsls	r3, r3, #16
 80051fc:	4013      	ands	r3, r2
 80051fe:	d00f      	beq.n	8005220 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005200:	4b28      	ldr	r3, [pc, #160]	; (80052a4 <ADC_Enable+0x104>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4928      	ldr	r1, [pc, #160]	; (80052a8 <ADC_Enable+0x108>)
 8005206:	0018      	movs	r0, r3
 8005208:	f7fa ff7a 	bl	8000100 <__udivsi3>
 800520c:	0003      	movs	r3, r0
 800520e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8005210:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005212:	e002      	b.n	800521a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	3b01      	subs	r3, #1
 8005218:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1f9      	bne.n	8005214 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	7e5b      	ldrb	r3, [r3, #25]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d033      	beq.n	8005290 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8005228:	f7ff f9ea 	bl	8004600 <HAL_GetTick>
 800522c:	0003      	movs	r3, r0
 800522e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005230:	e027      	b.n	8005282 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	0018      	movs	r0, r3
 8005238:	f7ff fafe 	bl	8004838 <LL_ADC_IsEnabled>
 800523c:	1e03      	subs	r3, r0, #0
 800523e:	d104      	bne.n	800524a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	0018      	movs	r0, r3
 8005246:	f7ff fad3 	bl	80047f0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800524a:	f7ff f9d9 	bl	8004600 <HAL_GetTick>
 800524e:	0002      	movs	r2, r0
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d914      	bls.n	8005282 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2201      	movs	r2, #1
 8005260:	4013      	ands	r3, r2
 8005262:	2b01      	cmp	r3, #1
 8005264:	d00d      	beq.n	8005282 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800526a:	2210      	movs	r2, #16
 800526c:	431a      	orrs	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005276:	2201      	movs	r2, #1
 8005278:	431a      	orrs	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e007      	b.n	8005292 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2201      	movs	r2, #1
 800528a:	4013      	ands	r3, r2
 800528c:	2b01      	cmp	r3, #1
 800528e:	d1d0      	bne.n	8005232 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	0018      	movs	r0, r3
 8005294:	46bd      	mov	sp, r7
 8005296:	b004      	add	sp, #16
 8005298:	bd80      	pop	{r7, pc}
 800529a:	46c0      	nop			; (mov r8, r8)
 800529c:	80000017 	.word	0x80000017
 80052a0:	40012708 	.word	0x40012708
 80052a4:	20000008 	.word	0x20000008
 80052a8:	00030d40 	.word	0x00030d40

080052ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	0018      	movs	r0, r3
 80052ba:	f7ff face 	bl	800485a <LL_ADC_IsDisableOngoing>
 80052be:	0003      	movs	r3, r0
 80052c0:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	0018      	movs	r0, r3
 80052c8:	f7ff fab6 	bl	8004838 <LL_ADC_IsEnabled>
 80052cc:	1e03      	subs	r3, r0, #0
 80052ce:	d046      	beq.n	800535e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d143      	bne.n	800535e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	2205      	movs	r2, #5
 80052de:	4013      	ands	r3, r2
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d10d      	bne.n	8005300 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	0018      	movs	r0, r3
 80052ea:	f7ff fa93 	bl	8004814 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2203      	movs	r2, #3
 80052f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80052f6:	f7ff f983 	bl	8004600 <HAL_GetTick>
 80052fa:	0003      	movs	r3, r0
 80052fc:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052fe:	e028      	b.n	8005352 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005304:	2210      	movs	r2, #16
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005310:	2201      	movs	r2, #1
 8005312:	431a      	orrs	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e021      	b.n	8005360 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800531c:	f7ff f970 	bl	8004600 <HAL_GetTick>
 8005320:	0002      	movs	r2, r0
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d913      	bls.n	8005352 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	2201      	movs	r2, #1
 8005332:	4013      	ands	r3, r2
 8005334:	d00d      	beq.n	8005352 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800533a:	2210      	movs	r2, #16
 800533c:	431a      	orrs	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005346:	2201      	movs	r2, #1
 8005348:	431a      	orrs	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e006      	b.n	8005360 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	2201      	movs	r2, #1
 800535a:	4013      	ands	r3, r2
 800535c:	d1de      	bne.n	800531c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	0018      	movs	r0, r3
 8005362:	46bd      	mov	sp, r7
 8005364:	b004      	add	sp, #16
 8005366:	bd80      	pop	{r7, pc}

08005368 <LL_ADC_SetCalibrationFactor>:
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	22b4      	movs	r2, #180	; 0xb4
 8005376:	589b      	ldr	r3, [r3, r2]
 8005378:	227f      	movs	r2, #127	; 0x7f
 800537a:	4393      	bics	r3, r2
 800537c:	001a      	movs	r2, r3
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	21b4      	movs	r1, #180	; 0xb4
 8005386:	505a      	str	r2, [r3, r1]
}
 8005388:	46c0      	nop			; (mov r8, r8)
 800538a:	46bd      	mov	sp, r7
 800538c:	b002      	add	sp, #8
 800538e:	bd80      	pop	{r7, pc}

08005390 <LL_ADC_GetCalibrationFactor>:
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	22b4      	movs	r2, #180	; 0xb4
 800539c:	589b      	ldr	r3, [r3, r2]
 800539e:	227f      	movs	r2, #127	; 0x7f
 80053a0:	4013      	ands	r3, r2
}
 80053a2:	0018      	movs	r0, r3
 80053a4:	46bd      	mov	sp, r7
 80053a6:	b002      	add	sp, #8
 80053a8:	bd80      	pop	{r7, pc}
	...

080053ac <LL_ADC_Enable>:
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	4a04      	ldr	r2, [pc, #16]	; (80053cc <LL_ADC_Enable+0x20>)
 80053ba:	4013      	ands	r3, r2
 80053bc:	2201      	movs	r2, #1
 80053be:	431a      	orrs	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	609a      	str	r2, [r3, #8]
}
 80053c4:	46c0      	nop			; (mov r8, r8)
 80053c6:	46bd      	mov	sp, r7
 80053c8:	b002      	add	sp, #8
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	7fffffe8 	.word	0x7fffffe8

080053d0 <LL_ADC_Disable>:
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	4a04      	ldr	r2, [pc, #16]	; (80053f0 <LL_ADC_Disable+0x20>)
 80053de:	4013      	ands	r3, r2
 80053e0:	2202      	movs	r2, #2
 80053e2:	431a      	orrs	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	609a      	str	r2, [r3, #8]
}
 80053e8:	46c0      	nop			; (mov r8, r8)
 80053ea:	46bd      	mov	sp, r7
 80053ec:	b002      	add	sp, #8
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	7fffffe8 	.word	0x7fffffe8

080053f4 <LL_ADC_IsEnabled>:
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	2201      	movs	r2, #1
 8005402:	4013      	ands	r3, r2
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <LL_ADC_IsEnabled+0x18>
 8005408:	2301      	movs	r3, #1
 800540a:	e000      	b.n	800540e <LL_ADC_IsEnabled+0x1a>
 800540c:	2300      	movs	r3, #0
}
 800540e:	0018      	movs	r0, r3
 8005410:	46bd      	mov	sp, r7
 8005412:	b002      	add	sp, #8
 8005414:	bd80      	pop	{r7, pc}
	...

08005418 <LL_ADC_StartCalibration>:
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	4a05      	ldr	r2, [pc, #20]	; (800543c <LL_ADC_StartCalibration+0x24>)
 8005426:	4013      	ands	r3, r2
 8005428:	2280      	movs	r2, #128	; 0x80
 800542a:	0612      	lsls	r2, r2, #24
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	609a      	str	r2, [r3, #8]
}
 8005432:	46c0      	nop			; (mov r8, r8)
 8005434:	46bd      	mov	sp, r7
 8005436:	b002      	add	sp, #8
 8005438:	bd80      	pop	{r7, pc}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	7fffffe8 	.word	0x7fffffe8

08005440 <LL_ADC_IsCalibrationOnGoing>:
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	0fdb      	lsrs	r3, r3, #31
 800544e:	07da      	lsls	r2, r3, #31
 8005450:	2380      	movs	r3, #128	; 0x80
 8005452:	061b      	lsls	r3, r3, #24
 8005454:	429a      	cmp	r2, r3
 8005456:	d101      	bne.n	800545c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005458:	2301      	movs	r3, #1
 800545a:	e000      	b.n	800545e <LL_ADC_IsCalibrationOnGoing+0x1e>
 800545c:	2300      	movs	r3, #0
}
 800545e:	0018      	movs	r0, r3
 8005460:	46bd      	mov	sp, r7
 8005462:	b002      	add	sp, #8
 8005464:	bd80      	pop	{r7, pc}
	...

08005468 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8005468:	b590      	push	{r4, r7, lr}
 800546a:	b089      	sub	sp, #36	; 0x24
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005470:	2300      	movs	r3, #0
 8005472:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8005474:	2300      	movs	r3, #0
 8005476:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2254      	movs	r2, #84	; 0x54
 800547c:	5c9b      	ldrb	r3, [r3, r2]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d101      	bne.n	8005486 <HAL_ADCEx_Calibration_Start+0x1e>
 8005482:	2302      	movs	r3, #2
 8005484:	e0ba      	b.n	80055fc <HAL_ADCEx_Calibration_Start+0x194>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2254      	movs	r2, #84	; 0x54
 800548a:	2101      	movs	r1, #1
 800548c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800548e:	2317      	movs	r3, #23
 8005490:	18fc      	adds	r4, r7, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	0018      	movs	r0, r3
 8005496:	f7ff ff09 	bl	80052ac <ADC_Disable>
 800549a:	0003      	movs	r3, r0
 800549c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	0018      	movs	r0, r3
 80054a4:	f7ff ffa6 	bl	80053f4 <LL_ADC_IsEnabled>
 80054a8:	1e03      	subs	r3, r0, #0
 80054aa:	d000      	beq.n	80054ae <HAL_ADCEx_Calibration_Start+0x46>
 80054ac:	e099      	b.n	80055e2 <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b2:	4a54      	ldr	r2, [pc, #336]	; (8005604 <HAL_ADCEx_Calibration_Start+0x19c>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	2202      	movs	r2, #2
 80054b8:	431a      	orrs	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	4a50      	ldr	r2, [pc, #320]	; (8005608 <HAL_ADCEx_Calibration_Start+0x1a0>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68da      	ldr	r2, [r3, #12]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	494d      	ldr	r1, [pc, #308]	; (800560c <HAL_ADCEx_Calibration_Start+0x1a4>)
 80054d6:	400a      	ands	r2, r1
 80054d8:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80054da:	2300      	movs	r3, #0
 80054dc:	61fb      	str	r3, [r7, #28]
 80054de:	e02d      	b.n	800553c <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	0018      	movs	r0, r3
 80054e6:	f7ff ff97 	bl	8005418 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80054ea:	e014      	b.n	8005516 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	3301      	adds	r3, #1
 80054f0:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	4a46      	ldr	r2, [pc, #280]	; (8005610 <HAL_ADCEx_Calibration_Start+0x1a8>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d90d      	bls.n	8005516 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fe:	2212      	movs	r2, #18
 8005500:	4393      	bics	r3, r2
 8005502:	2210      	movs	r2, #16
 8005504:	431a      	orrs	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2254      	movs	r2, #84	; 0x54
 800550e:	2100      	movs	r1, #0
 8005510:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e072      	b.n	80055fc <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	0018      	movs	r0, r3
 800551c:	f7ff ff90 	bl	8005440 <LL_ADC_IsCalibrationOnGoing>
 8005520:	1e03      	subs	r3, r0, #0
 8005522:	d1e3      	bne.n	80054ec <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	0018      	movs	r0, r3
 800552a:	f7ff ff31 	bl	8005390 <LL_ADC_GetCalibrationFactor>
 800552e:	0002      	movs	r2, r0
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	189b      	adds	r3, r3, r2
 8005534:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	3301      	adds	r3, #1
 800553a:	61fb      	str	r3, [r7, #28]
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	2b07      	cmp	r3, #7
 8005540:	d9ce      	bls.n	80054e0 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8005542:	69f9      	ldr	r1, [r7, #28]
 8005544:	69b8      	ldr	r0, [r7, #24]
 8005546:	f7fa fddb 	bl	8000100 <__udivsi3>
 800554a:	0003      	movs	r3, r0
 800554c:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	0018      	movs	r0, r3
 8005554:	f7ff ff2a 	bl	80053ac <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	0011      	movs	r1, r2
 8005560:	0018      	movs	r0, r3
 8005562:	f7ff ff01 	bl	8005368 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	0018      	movs	r0, r3
 800556c:	f7ff ff30 	bl	80053d0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005570:	f7ff f846 	bl	8004600 <HAL_GetTick>
 8005574:	0003      	movs	r3, r0
 8005576:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005578:	e01b      	b.n	80055b2 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800557a:	f7ff f841 	bl	8004600 <HAL_GetTick>
 800557e:	0002      	movs	r2, r0
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b02      	cmp	r3, #2
 8005586:	d914      	bls.n	80055b2 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	0018      	movs	r0, r3
 800558e:	f7ff ff31 	bl	80053f4 <LL_ADC_IsEnabled>
 8005592:	1e03      	subs	r3, r0, #0
 8005594:	d00d      	beq.n	80055b2 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800559a:	2210      	movs	r2, #16
 800559c:	431a      	orrs	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a6:	2201      	movs	r2, #1
 80055a8:	431a      	orrs	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e024      	b.n	80055fc <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	0018      	movs	r0, r3
 80055b8:	f7ff ff1c 	bl	80053f4 <LL_ADC_IsEnabled>
 80055bc:	1e03      	subs	r3, r0, #0
 80055be:	d1dc      	bne.n	800557a <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68d9      	ldr	r1, [r3, #12]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	693a      	ldr	r2, [r7, #16]
 80055cc:	430a      	orrs	r2, r1
 80055ce:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d4:	2203      	movs	r2, #3
 80055d6:	4393      	bics	r3, r2
 80055d8:	2201      	movs	r2, #1
 80055da:	431a      	orrs	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	659a      	str	r2, [r3, #88]	; 0x58
 80055e0:	e005      	b.n	80055ee <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055e6:	2210      	movs	r2, #16
 80055e8:	431a      	orrs	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2254      	movs	r2, #84	; 0x54
 80055f2:	2100      	movs	r1, #0
 80055f4:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80055f6:	2317      	movs	r3, #23
 80055f8:	18fb      	adds	r3, r7, r3
 80055fa:	781b      	ldrb	r3, [r3, #0]
}
 80055fc:	0018      	movs	r0, r3
 80055fe:	46bd      	mov	sp, r7
 8005600:	b009      	add	sp, #36	; 0x24
 8005602:	bd90      	pop	{r4, r7, pc}
 8005604:	fffffefd 	.word	0xfffffefd
 8005608:	00008003 	.word	0x00008003
 800560c:	ffff7ffc 	.word	0xffff7ffc
 8005610:	0002f1ff 	.word	0x0002f1ff

08005614 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	0002      	movs	r2, r0
 800561c:	1dfb      	adds	r3, r7, #7
 800561e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005620:	1dfb      	adds	r3, r7, #7
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	2b7f      	cmp	r3, #127	; 0x7f
 8005626:	d809      	bhi.n	800563c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005628:	1dfb      	adds	r3, r7, #7
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	001a      	movs	r2, r3
 800562e:	231f      	movs	r3, #31
 8005630:	401a      	ands	r2, r3
 8005632:	4b04      	ldr	r3, [pc, #16]	; (8005644 <__NVIC_EnableIRQ+0x30>)
 8005634:	2101      	movs	r1, #1
 8005636:	4091      	lsls	r1, r2
 8005638:	000a      	movs	r2, r1
 800563a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800563c:	46c0      	nop			; (mov r8, r8)
 800563e:	46bd      	mov	sp, r7
 8005640:	b002      	add	sp, #8
 8005642:	bd80      	pop	{r7, pc}
 8005644:	e000e100 	.word	0xe000e100

08005648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005648:	b590      	push	{r4, r7, lr}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	0002      	movs	r2, r0
 8005650:	6039      	str	r1, [r7, #0]
 8005652:	1dfb      	adds	r3, r7, #7
 8005654:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005656:	1dfb      	adds	r3, r7, #7
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	2b7f      	cmp	r3, #127	; 0x7f
 800565c:	d828      	bhi.n	80056b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800565e:	4a2f      	ldr	r2, [pc, #188]	; (800571c <__NVIC_SetPriority+0xd4>)
 8005660:	1dfb      	adds	r3, r7, #7
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	b25b      	sxtb	r3, r3
 8005666:	089b      	lsrs	r3, r3, #2
 8005668:	33c0      	adds	r3, #192	; 0xc0
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	589b      	ldr	r3, [r3, r2]
 800566e:	1dfa      	adds	r2, r7, #7
 8005670:	7812      	ldrb	r2, [r2, #0]
 8005672:	0011      	movs	r1, r2
 8005674:	2203      	movs	r2, #3
 8005676:	400a      	ands	r2, r1
 8005678:	00d2      	lsls	r2, r2, #3
 800567a:	21ff      	movs	r1, #255	; 0xff
 800567c:	4091      	lsls	r1, r2
 800567e:	000a      	movs	r2, r1
 8005680:	43d2      	mvns	r2, r2
 8005682:	401a      	ands	r2, r3
 8005684:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	019b      	lsls	r3, r3, #6
 800568a:	22ff      	movs	r2, #255	; 0xff
 800568c:	401a      	ands	r2, r3
 800568e:	1dfb      	adds	r3, r7, #7
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	0018      	movs	r0, r3
 8005694:	2303      	movs	r3, #3
 8005696:	4003      	ands	r3, r0
 8005698:	00db      	lsls	r3, r3, #3
 800569a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800569c:	481f      	ldr	r0, [pc, #124]	; (800571c <__NVIC_SetPriority+0xd4>)
 800569e:	1dfb      	adds	r3, r7, #7
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	b25b      	sxtb	r3, r3
 80056a4:	089b      	lsrs	r3, r3, #2
 80056a6:	430a      	orrs	r2, r1
 80056a8:	33c0      	adds	r3, #192	; 0xc0
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80056ae:	e031      	b.n	8005714 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056b0:	4a1b      	ldr	r2, [pc, #108]	; (8005720 <__NVIC_SetPriority+0xd8>)
 80056b2:	1dfb      	adds	r3, r7, #7
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	0019      	movs	r1, r3
 80056b8:	230f      	movs	r3, #15
 80056ba:	400b      	ands	r3, r1
 80056bc:	3b08      	subs	r3, #8
 80056be:	089b      	lsrs	r3, r3, #2
 80056c0:	3306      	adds	r3, #6
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	18d3      	adds	r3, r2, r3
 80056c6:	3304      	adds	r3, #4
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	1dfa      	adds	r2, r7, #7
 80056cc:	7812      	ldrb	r2, [r2, #0]
 80056ce:	0011      	movs	r1, r2
 80056d0:	2203      	movs	r2, #3
 80056d2:	400a      	ands	r2, r1
 80056d4:	00d2      	lsls	r2, r2, #3
 80056d6:	21ff      	movs	r1, #255	; 0xff
 80056d8:	4091      	lsls	r1, r2
 80056da:	000a      	movs	r2, r1
 80056dc:	43d2      	mvns	r2, r2
 80056de:	401a      	ands	r2, r3
 80056e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	019b      	lsls	r3, r3, #6
 80056e6:	22ff      	movs	r2, #255	; 0xff
 80056e8:	401a      	ands	r2, r3
 80056ea:	1dfb      	adds	r3, r7, #7
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	0018      	movs	r0, r3
 80056f0:	2303      	movs	r3, #3
 80056f2:	4003      	ands	r3, r0
 80056f4:	00db      	lsls	r3, r3, #3
 80056f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056f8:	4809      	ldr	r0, [pc, #36]	; (8005720 <__NVIC_SetPriority+0xd8>)
 80056fa:	1dfb      	adds	r3, r7, #7
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	001c      	movs	r4, r3
 8005700:	230f      	movs	r3, #15
 8005702:	4023      	ands	r3, r4
 8005704:	3b08      	subs	r3, #8
 8005706:	089b      	lsrs	r3, r3, #2
 8005708:	430a      	orrs	r2, r1
 800570a:	3306      	adds	r3, #6
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	18c3      	adds	r3, r0, r3
 8005710:	3304      	adds	r3, #4
 8005712:	601a      	str	r2, [r3, #0]
}
 8005714:	46c0      	nop			; (mov r8, r8)
 8005716:	46bd      	mov	sp, r7
 8005718:	b003      	add	sp, #12
 800571a:	bd90      	pop	{r4, r7, pc}
 800571c:	e000e100 	.word	0xe000e100
 8005720:	e000ed00 	.word	0xe000ed00

08005724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	1e5a      	subs	r2, r3, #1
 8005730:	2380      	movs	r3, #128	; 0x80
 8005732:	045b      	lsls	r3, r3, #17
 8005734:	429a      	cmp	r2, r3
 8005736:	d301      	bcc.n	800573c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005738:	2301      	movs	r3, #1
 800573a:	e010      	b.n	800575e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800573c:	4b0a      	ldr	r3, [pc, #40]	; (8005768 <SysTick_Config+0x44>)
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	3a01      	subs	r2, #1
 8005742:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005744:	2301      	movs	r3, #1
 8005746:	425b      	negs	r3, r3
 8005748:	2103      	movs	r1, #3
 800574a:	0018      	movs	r0, r3
 800574c:	f7ff ff7c 	bl	8005648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005750:	4b05      	ldr	r3, [pc, #20]	; (8005768 <SysTick_Config+0x44>)
 8005752:	2200      	movs	r2, #0
 8005754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005756:	4b04      	ldr	r3, [pc, #16]	; (8005768 <SysTick_Config+0x44>)
 8005758:	2207      	movs	r2, #7
 800575a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800575c:	2300      	movs	r3, #0
}
 800575e:	0018      	movs	r0, r3
 8005760:	46bd      	mov	sp, r7
 8005762:	b002      	add	sp, #8
 8005764:	bd80      	pop	{r7, pc}
 8005766:	46c0      	nop			; (mov r8, r8)
 8005768:	e000e010 	.word	0xe000e010

0800576c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	60b9      	str	r1, [r7, #8]
 8005774:	607a      	str	r2, [r7, #4]
 8005776:	210f      	movs	r1, #15
 8005778:	187b      	adds	r3, r7, r1
 800577a:	1c02      	adds	r2, r0, #0
 800577c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	187b      	adds	r3, r7, r1
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	b25b      	sxtb	r3, r3
 8005786:	0011      	movs	r1, r2
 8005788:	0018      	movs	r0, r3
 800578a:	f7ff ff5d 	bl	8005648 <__NVIC_SetPriority>
}
 800578e:	46c0      	nop			; (mov r8, r8)
 8005790:	46bd      	mov	sp, r7
 8005792:	b004      	add	sp, #16
 8005794:	bd80      	pop	{r7, pc}

08005796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005796:	b580      	push	{r7, lr}
 8005798:	b082      	sub	sp, #8
 800579a:	af00      	add	r7, sp, #0
 800579c:	0002      	movs	r2, r0
 800579e:	1dfb      	adds	r3, r7, #7
 80057a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057a2:	1dfb      	adds	r3, r7, #7
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	b25b      	sxtb	r3, r3
 80057a8:	0018      	movs	r0, r3
 80057aa:	f7ff ff33 	bl	8005614 <__NVIC_EnableIRQ>
}
 80057ae:	46c0      	nop			; (mov r8, r8)
 80057b0:	46bd      	mov	sp, r7
 80057b2:	b002      	add	sp, #8
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b082      	sub	sp, #8
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	0018      	movs	r0, r3
 80057c2:	f7ff ffaf 	bl	8005724 <SysTick_Config>
 80057c6:	0003      	movs	r3, r0
}
 80057c8:	0018      	movs	r0, r3
 80057ca:	46bd      	mov	sp, r7
 80057cc:	b002      	add	sp, #8
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80057de:	e147      	b.n	8005a70 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2101      	movs	r1, #1
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	4091      	lsls	r1, r2
 80057ea:	000a      	movs	r2, r1
 80057ec:	4013      	ands	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d100      	bne.n	80057f8 <HAL_GPIO_Init+0x28>
 80057f6:	e138      	b.n	8005a6a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	2203      	movs	r2, #3
 80057fe:	4013      	ands	r3, r2
 8005800:	2b01      	cmp	r3, #1
 8005802:	d005      	beq.n	8005810 <HAL_GPIO_Init+0x40>
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	2203      	movs	r2, #3
 800580a:	4013      	ands	r3, r2
 800580c:	2b02      	cmp	r3, #2
 800580e:	d130      	bne.n	8005872 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	005b      	lsls	r3, r3, #1
 800581a:	2203      	movs	r2, #3
 800581c:	409a      	lsls	r2, r3
 800581e:	0013      	movs	r3, r2
 8005820:	43da      	mvns	r2, r3
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	4013      	ands	r3, r2
 8005826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	005b      	lsls	r3, r3, #1
 8005830:	409a      	lsls	r2, r3
 8005832:	0013      	movs	r3, r2
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4313      	orrs	r3, r2
 8005838:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005846:	2201      	movs	r2, #1
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	409a      	lsls	r2, r3
 800584c:	0013      	movs	r3, r2
 800584e:	43da      	mvns	r2, r3
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	4013      	ands	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	091b      	lsrs	r3, r3, #4
 800585c:	2201      	movs	r2, #1
 800585e:	401a      	ands	r2, r3
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	409a      	lsls	r2, r3
 8005864:	0013      	movs	r3, r2
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4313      	orrs	r3, r2
 800586a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	2203      	movs	r2, #3
 8005878:	4013      	ands	r3, r2
 800587a:	2b03      	cmp	r3, #3
 800587c:	d017      	beq.n	80058ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	2203      	movs	r2, #3
 800588a:	409a      	lsls	r2, r3
 800588c:	0013      	movs	r3, r2
 800588e:	43da      	mvns	r2, r3
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	4013      	ands	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	689a      	ldr	r2, [r3, #8]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	409a      	lsls	r2, r3
 80058a0:	0013      	movs	r3, r2
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2203      	movs	r2, #3
 80058b4:	4013      	ands	r3, r2
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d123      	bne.n	8005902 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	08da      	lsrs	r2, r3, #3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3208      	adds	r2, #8
 80058c2:	0092      	lsls	r2, r2, #2
 80058c4:	58d3      	ldr	r3, [r2, r3]
 80058c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2207      	movs	r2, #7
 80058cc:	4013      	ands	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	220f      	movs	r2, #15
 80058d2:	409a      	lsls	r2, r3
 80058d4:	0013      	movs	r3, r2
 80058d6:	43da      	mvns	r2, r3
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	4013      	ands	r3, r2
 80058dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	691a      	ldr	r2, [r3, #16]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2107      	movs	r1, #7
 80058e6:	400b      	ands	r3, r1
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	409a      	lsls	r2, r3
 80058ec:	0013      	movs	r3, r2
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	08da      	lsrs	r2, r3, #3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3208      	adds	r2, #8
 80058fc:	0092      	lsls	r2, r2, #2
 80058fe:	6939      	ldr	r1, [r7, #16]
 8005900:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	2203      	movs	r2, #3
 800590e:	409a      	lsls	r2, r3
 8005910:	0013      	movs	r3, r2
 8005912:	43da      	mvns	r2, r3
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4013      	ands	r3, r2
 8005918:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	2203      	movs	r2, #3
 8005920:	401a      	ands	r2, r3
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	409a      	lsls	r2, r3
 8005928:	0013      	movs	r3, r2
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	4313      	orrs	r3, r2
 800592e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	23c0      	movs	r3, #192	; 0xc0
 800593c:	029b      	lsls	r3, r3, #10
 800593e:	4013      	ands	r3, r2
 8005940:	d100      	bne.n	8005944 <HAL_GPIO_Init+0x174>
 8005942:	e092      	b.n	8005a6a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005944:	4a50      	ldr	r2, [pc, #320]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	089b      	lsrs	r3, r3, #2
 800594a:	3318      	adds	r3, #24
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	589b      	ldr	r3, [r3, r2]
 8005950:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	2203      	movs	r2, #3
 8005956:	4013      	ands	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	220f      	movs	r2, #15
 800595c:	409a      	lsls	r2, r3
 800595e:	0013      	movs	r3, r2
 8005960:	43da      	mvns	r2, r3
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	4013      	ands	r3, r2
 8005966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	23a0      	movs	r3, #160	; 0xa0
 800596c:	05db      	lsls	r3, r3, #23
 800596e:	429a      	cmp	r2, r3
 8005970:	d013      	beq.n	800599a <HAL_GPIO_Init+0x1ca>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a45      	ldr	r2, [pc, #276]	; (8005a8c <HAL_GPIO_Init+0x2bc>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00d      	beq.n	8005996 <HAL_GPIO_Init+0x1c6>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a44      	ldr	r2, [pc, #272]	; (8005a90 <HAL_GPIO_Init+0x2c0>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d007      	beq.n	8005992 <HAL_GPIO_Init+0x1c2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a43      	ldr	r2, [pc, #268]	; (8005a94 <HAL_GPIO_Init+0x2c4>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d101      	bne.n	800598e <HAL_GPIO_Init+0x1be>
 800598a:	2303      	movs	r3, #3
 800598c:	e006      	b.n	800599c <HAL_GPIO_Init+0x1cc>
 800598e:	2305      	movs	r3, #5
 8005990:	e004      	b.n	800599c <HAL_GPIO_Init+0x1cc>
 8005992:	2302      	movs	r3, #2
 8005994:	e002      	b.n	800599c <HAL_GPIO_Init+0x1cc>
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <HAL_GPIO_Init+0x1cc>
 800599a:	2300      	movs	r3, #0
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	2103      	movs	r1, #3
 80059a0:	400a      	ands	r2, r1
 80059a2:	00d2      	lsls	r2, r2, #3
 80059a4:	4093      	lsls	r3, r2
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80059ac:	4936      	ldr	r1, [pc, #216]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	089b      	lsrs	r3, r3, #2
 80059b2:	3318      	adds	r3, #24
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059ba:	4b33      	ldr	r3, [pc, #204]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	43da      	mvns	r2, r3
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	4013      	ands	r3, r2
 80059c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	2380      	movs	r3, #128	; 0x80
 80059d0:	035b      	lsls	r3, r3, #13
 80059d2:	4013      	ands	r3, r2
 80059d4:	d003      	beq.n	80059de <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80059de:	4b2a      	ldr	r3, [pc, #168]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80059e4:	4b28      	ldr	r3, [pc, #160]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	43da      	mvns	r2, r3
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	4013      	ands	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	2380      	movs	r3, #128	; 0x80
 80059fa:	039b      	lsls	r3, r3, #14
 80059fc:	4013      	ands	r3, r2
 80059fe:	d003      	beq.n	8005a08 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a08:	4b1f      	ldr	r3, [pc, #124]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005a0e:	4a1e      	ldr	r2, [pc, #120]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 8005a10:	2384      	movs	r3, #132	; 0x84
 8005a12:	58d3      	ldr	r3, [r2, r3]
 8005a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	43da      	mvns	r2, r3
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	2380      	movs	r3, #128	; 0x80
 8005a26:	029b      	lsls	r3, r3, #10
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d003      	beq.n	8005a34 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a34:	4914      	ldr	r1, [pc, #80]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 8005a36:	2284      	movs	r2, #132	; 0x84
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005a3c:	4a12      	ldr	r2, [pc, #72]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 8005a3e:	2380      	movs	r3, #128	; 0x80
 8005a40:	58d3      	ldr	r3, [r2, r3]
 8005a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	43da      	mvns	r2, r3
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	685a      	ldr	r2, [r3, #4]
 8005a52:	2380      	movs	r3, #128	; 0x80
 8005a54:	025b      	lsls	r3, r3, #9
 8005a56:	4013      	ands	r3, r2
 8005a58:	d003      	beq.n	8005a62 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a62:	4909      	ldr	r1, [pc, #36]	; (8005a88 <HAL_GPIO_Init+0x2b8>)
 8005a64:	2280      	movs	r2, #128	; 0x80
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	40da      	lsrs	r2, r3
 8005a78:	1e13      	subs	r3, r2, #0
 8005a7a:	d000      	beq.n	8005a7e <HAL_GPIO_Init+0x2ae>
 8005a7c:	e6b0      	b.n	80057e0 <HAL_GPIO_Init+0x10>
  }
}
 8005a7e:	46c0      	nop			; (mov r8, r8)
 8005a80:	46c0      	nop			; (mov r8, r8)
 8005a82:	46bd      	mov	sp, r7
 8005a84:	b006      	add	sp, #24
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40021800 	.word	0x40021800
 8005a8c:	50000400 	.word	0x50000400
 8005a90:	50000800 	.word	0x50000800
 8005a94:	50000c00 	.word	0x50000c00

08005a98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	000a      	movs	r2, r1
 8005aa2:	1cbb      	adds	r3, r7, #2
 8005aa4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	1cba      	adds	r2, r7, #2
 8005aac:	8812      	ldrh	r2, [r2, #0]
 8005aae:	4013      	ands	r3, r2
 8005ab0:	d004      	beq.n	8005abc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005ab2:	230f      	movs	r3, #15
 8005ab4:	18fb      	adds	r3, r7, r3
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	701a      	strb	r2, [r3, #0]
 8005aba:	e003      	b.n	8005ac4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005abc:	230f      	movs	r3, #15
 8005abe:	18fb      	adds	r3, r7, r3
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005ac4:	230f      	movs	r3, #15
 8005ac6:	18fb      	adds	r3, r7, r3
 8005ac8:	781b      	ldrb	r3, [r3, #0]
}
 8005aca:	0018      	movs	r0, r3
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b004      	add	sp, #16
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b082      	sub	sp, #8
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
 8005ada:	0008      	movs	r0, r1
 8005adc:	0011      	movs	r1, r2
 8005ade:	1cbb      	adds	r3, r7, #2
 8005ae0:	1c02      	adds	r2, r0, #0
 8005ae2:	801a      	strh	r2, [r3, #0]
 8005ae4:	1c7b      	adds	r3, r7, #1
 8005ae6:	1c0a      	adds	r2, r1, #0
 8005ae8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005aea:	1c7b      	adds	r3, r7, #1
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d004      	beq.n	8005afc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005af2:	1cbb      	adds	r3, r7, #2
 8005af4:	881a      	ldrh	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005afa:	e003      	b.n	8005b04 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005afc:	1cbb      	adds	r3, r7, #2
 8005afe:	881a      	ldrh	r2, [r3, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b04:	46c0      	nop			; (mov r8, r8)
 8005b06:	46bd      	mov	sp, r7
 8005b08:	b002      	add	sp, #8
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	0002      	movs	r2, r0
 8005b14:	1dbb      	adds	r3, r7, #6
 8005b16:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8005b18:	4b10      	ldr	r3, [pc, #64]	; (8005b5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	1dba      	adds	r2, r7, #6
 8005b1e:	8812      	ldrh	r2, [r2, #0]
 8005b20:	4013      	ands	r3, r2
 8005b22:	d008      	beq.n	8005b36 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005b24:	4b0d      	ldr	r3, [pc, #52]	; (8005b5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8005b26:	1dba      	adds	r2, r7, #6
 8005b28:	8812      	ldrh	r2, [r2, #0]
 8005b2a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005b2c:	1dbb      	adds	r3, r7, #6
 8005b2e:	881b      	ldrh	r3, [r3, #0]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f7fc fd4a 	bl	80025ca <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8005b36:	4b09      	ldr	r3, [pc, #36]	; (8005b5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	1dba      	adds	r2, r7, #6
 8005b3c:	8812      	ldrh	r2, [r2, #0]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	d008      	beq.n	8005b54 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8005b42:	4b06      	ldr	r3, [pc, #24]	; (8005b5c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8005b44:	1dba      	adds	r2, r7, #6
 8005b46:	8812      	ldrh	r2, [r2, #0]
 8005b48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8005b4a:	1dbb      	adds	r3, r7, #6
 8005b4c:	881b      	ldrh	r3, [r3, #0]
 8005b4e:	0018      	movs	r0, r3
 8005b50:	f7fc fd2c 	bl	80025ac <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8005b54:	46c0      	nop			; (mov r8, r8)
 8005b56:	46bd      	mov	sp, r7
 8005b58:	b002      	add	sp, #8
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	40021800 	.word	0x40021800

08005b60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d101      	bne.n	8005b72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e082      	b.n	8005c78 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2241      	movs	r2, #65	; 0x41
 8005b76:	5c9b      	ldrb	r3, [r3, r2]
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d107      	bne.n	8005b8e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2240      	movs	r2, #64	; 0x40
 8005b82:	2100      	movs	r1, #0
 8005b84:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	0018      	movs	r0, r3
 8005b8a:	f7fe fb2f 	bl	80041ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2241      	movs	r2, #65	; 0x41
 8005b92:	2124      	movs	r1, #36	; 0x24
 8005b94:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	438a      	bics	r2, r1
 8005ba4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685a      	ldr	r2, [r3, #4]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4934      	ldr	r1, [pc, #208]	; (8005c80 <HAL_I2C_Init+0x120>)
 8005bb0:	400a      	ands	r2, r1
 8005bb2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689a      	ldr	r2, [r3, #8]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4931      	ldr	r1, [pc, #196]	; (8005c84 <HAL_I2C_Init+0x124>)
 8005bc0:	400a      	ands	r2, r1
 8005bc2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d108      	bne.n	8005bde <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2180      	movs	r1, #128	; 0x80
 8005bd6:	0209      	lsls	r1, r1, #8
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	609a      	str	r2, [r3, #8]
 8005bdc:	e007      	b.n	8005bee <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2184      	movs	r1, #132	; 0x84
 8005be8:	0209      	lsls	r1, r1, #8
 8005bea:	430a      	orrs	r2, r1
 8005bec:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d104      	bne.n	8005c00 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2280      	movs	r2, #128	; 0x80
 8005bfc:	0112      	lsls	r2, r2, #4
 8005bfe:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	491f      	ldr	r1, [pc, #124]	; (8005c88 <HAL_I2C_Init+0x128>)
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	491a      	ldr	r1, [pc, #104]	; (8005c84 <HAL_I2C_Init+0x124>)
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691a      	ldr	r2, [r3, #16]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69d9      	ldr	r1, [r3, #28]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1a      	ldr	r2, [r3, #32]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2101      	movs	r1, #1
 8005c56:	430a      	orrs	r2, r1
 8005c58:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2241      	movs	r2, #65	; 0x41
 8005c64:	2120      	movs	r1, #32
 8005c66:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2242      	movs	r2, #66	; 0x42
 8005c72:	2100      	movs	r1, #0
 8005c74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	0018      	movs	r0, r3
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	b002      	add	sp, #8
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	f0ffffff 	.word	0xf0ffffff
 8005c84:	ffff7fff 	.word	0xffff7fff
 8005c88:	02008000 	.word	0x02008000

08005c8c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	; 0x28
 8005c90:	af02      	add	r7, sp, #8
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	607a      	str	r2, [r7, #4]
 8005c96:	603b      	str	r3, [r7, #0]
 8005c98:	230a      	movs	r3, #10
 8005c9a:	18fb      	adds	r3, r7, r3
 8005c9c:	1c0a      	adds	r2, r1, #0
 8005c9e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2241      	movs	r2, #65	; 0x41
 8005ca8:	5c9b      	ldrb	r3, [r3, r2]
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	d000      	beq.n	8005cb2 <HAL_I2C_IsDeviceReady+0x26>
 8005cb0:	e0fe      	b.n	8005eb0 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	699a      	ldr	r2, [r3, #24]
 8005cb8:	2380      	movs	r3, #128	; 0x80
 8005cba:	021b      	lsls	r3, r3, #8
 8005cbc:	401a      	ands	r2, r3
 8005cbe:	2380      	movs	r3, #128	; 0x80
 8005cc0:	021b      	lsls	r3, r3, #8
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d101      	bne.n	8005cca <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e0f3      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2240      	movs	r2, #64	; 0x40
 8005cce:	5c9b      	ldrb	r3, [r3, r2]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d101      	bne.n	8005cd8 <HAL_I2C_IsDeviceReady+0x4c>
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	e0ec      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2240      	movs	r2, #64	; 0x40
 8005cdc:	2101      	movs	r1, #1
 8005cde:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2241      	movs	r2, #65	; 0x41
 8005ce4:	2124      	movs	r1, #36	; 0x24
 8005ce6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2200      	movs	r2, #0
 8005cec:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d107      	bne.n	8005d06 <HAL_I2C_IsDeviceReady+0x7a>
 8005cf6:	230a      	movs	r3, #10
 8005cf8:	18fb      	adds	r3, r7, r3
 8005cfa:	881b      	ldrh	r3, [r3, #0]
 8005cfc:	059b      	lsls	r3, r3, #22
 8005cfe:	0d9b      	lsrs	r3, r3, #22
 8005d00:	4a6e      	ldr	r2, [pc, #440]	; (8005ebc <HAL_I2C_IsDeviceReady+0x230>)
 8005d02:	431a      	orrs	r2, r3
 8005d04:	e007      	b.n	8005d16 <HAL_I2C_IsDeviceReady+0x8a>
 8005d06:	230a      	movs	r3, #10
 8005d08:	18fb      	adds	r3, r7, r3
 8005d0a:	881b      	ldrh	r3, [r3, #0]
 8005d0c:	059b      	lsls	r3, r3, #22
 8005d0e:	0d9b      	lsrs	r3, r3, #22
 8005d10:	22a0      	movs	r2, #160	; 0xa0
 8005d12:	0192      	lsls	r2, r2, #6
 8005d14:	431a      	orrs	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005d1c:	f7fe fc70 	bl	8004600 <HAL_GetTick>
 8005d20:	0003      	movs	r3, r0
 8005d22:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	3b20      	subs	r3, #32
 8005d30:	425a      	negs	r2, r3
 8005d32:	4153      	adcs	r3, r2
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	231f      	movs	r3, #31
 8005d38:	18fb      	adds	r3, r7, r3
 8005d3a:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	2210      	movs	r2, #16
 8005d44:	4013      	ands	r3, r2
 8005d46:	3b10      	subs	r3, #16
 8005d48:	425a      	negs	r2, r3
 8005d4a:	4153      	adcs	r3, r2
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	231e      	movs	r3, #30
 8005d50:	18fb      	adds	r3, r7, r3
 8005d52:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005d54:	e035      	b.n	8005dc2 <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	d01a      	beq.n	8005d92 <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005d5c:	f7fe fc50 	bl	8004600 <HAL_GetTick>
 8005d60:	0002      	movs	r2, r0
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	683a      	ldr	r2, [r7, #0]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d302      	bcc.n	8005d72 <HAL_I2C_IsDeviceReady+0xe6>
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10f      	bne.n	8005d92 <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2241      	movs	r2, #65	; 0x41
 8005d76:	2120      	movs	r1, #32
 8005d78:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d7e:	2220      	movs	r2, #32
 8005d80:	431a      	orrs	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2240      	movs	r2, #64	; 0x40
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e08f      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	2220      	movs	r2, #32
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	3b20      	subs	r3, #32
 8005d9e:	425a      	negs	r2, r3
 8005da0:	4153      	adcs	r3, r2
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	231f      	movs	r3, #31
 8005da6:	18fb      	adds	r3, r7, r3
 8005da8:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	699b      	ldr	r3, [r3, #24]
 8005db0:	2210      	movs	r2, #16
 8005db2:	4013      	ands	r3, r2
 8005db4:	3b10      	subs	r3, #16
 8005db6:	425a      	negs	r2, r3
 8005db8:	4153      	adcs	r3, r2
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	231e      	movs	r3, #30
 8005dbe:	18fb      	adds	r3, r7, r3
 8005dc0:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005dc2:	231f      	movs	r3, #31
 8005dc4:	18fb      	adds	r3, r7, r3
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_I2C_IsDeviceReady+0x14a>
 8005dcc:	231e      	movs	r3, #30
 8005dce:	18fb      	adds	r3, r7, r3
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d0bf      	beq.n	8005d56 <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	699b      	ldr	r3, [r3, #24]
 8005ddc:	2210      	movs	r2, #16
 8005dde:	4013      	ands	r3, r2
 8005de0:	2b10      	cmp	r3, #16
 8005de2:	d01a      	beq.n	8005e1a <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	9300      	str	r3, [sp, #0]
 8005dec:	0013      	movs	r3, r2
 8005dee:	2200      	movs	r2, #0
 8005df0:	2120      	movs	r1, #32
 8005df2:	f000 f865 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005df6:	1e03      	subs	r3, r0, #0
 8005df8:	d001      	beq.n	8005dfe <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e059      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	2220      	movs	r2, #32
 8005e04:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2241      	movs	r2, #65	; 0x41
 8005e0a:	2120      	movs	r1, #32
 8005e0c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2240      	movs	r2, #64	; 0x40
 8005e12:	2100      	movs	r1, #0
 8005e14:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8005e16:	2300      	movs	r3, #0
 8005e18:	e04b      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	0013      	movs	r3, r2
 8005e24:	2200      	movs	r2, #0
 8005e26:	2120      	movs	r1, #32
 8005e28:	f000 f84a 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005e2c:	1e03      	subs	r3, r0, #0
 8005e2e:	d001      	beq.n	8005e34 <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e03e      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2210      	movs	r2, #16
 8005e3a:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2220      	movs	r2, #32
 8005e42:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d119      	bne.n	8005e80 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2180      	movs	r1, #128	; 0x80
 8005e58:	01c9      	lsls	r1, r1, #7
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	0013      	movs	r3, r2
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2120      	movs	r1, #32
 8005e6c:	f000 f828 	bl	8005ec0 <I2C_WaitOnFlagUntilTimeout>
 8005e70:	1e03      	subs	r3, r0, #0
 8005e72:	d001      	beq.n	8005e78 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e01c      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	3301      	adds	r3, #1
 8005e84:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d900      	bls.n	8005e90 <HAL_I2C_IsDeviceReady+0x204>
 8005e8e:	e72e      	b.n	8005cee <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2241      	movs	r2, #65	; 0x41
 8005e94:	2120      	movs	r1, #32
 8005e96:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9c:	2220      	movs	r2, #32
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2240      	movs	r2, #64	; 0x40
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e000      	b.n	8005eb2 <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 8005eb0:	2302      	movs	r3, #2
  }
}
 8005eb2:	0018      	movs	r0, r3
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	b008      	add	sp, #32
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	46c0      	nop			; (mov r8, r8)
 8005ebc:	02002000 	.word	0x02002000

08005ec0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	603b      	str	r3, [r7, #0]
 8005ecc:	1dfb      	adds	r3, r7, #7
 8005ece:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ed0:	e021      	b.n	8005f16 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	d01e      	beq.n	8005f16 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ed8:	f7fe fb92 	bl	8004600 <HAL_GetTick>
 8005edc:	0002      	movs	r2, r0
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d302      	bcc.n	8005eee <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d113      	bne.n	8005f16 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2241      	movs	r2, #65	; 0x41
 8005efe:	2120      	movs	r1, #32
 8005f00:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2242      	movs	r2, #66	; 0x42
 8005f06:	2100      	movs	r1, #0
 8005f08:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2240      	movs	r2, #64	; 0x40
 8005f0e:	2100      	movs	r1, #0
 8005f10:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e00f      	b.n	8005f36 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	4013      	ands	r3, r2
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	425a      	negs	r2, r3
 8005f26:	4153      	adcs	r3, r2
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	001a      	movs	r2, r3
 8005f2c:	1dfb      	adds	r3, r7, #7
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d0ce      	beq.n	8005ed2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	0018      	movs	r0, r3
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	b004      	add	sp, #16
 8005f3c:	bd80      	pop	{r7, pc}
	...

08005f40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2241      	movs	r2, #65	; 0x41
 8005f4e:	5c9b      	ldrb	r3, [r3, r2]
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	d138      	bne.n	8005fc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2240      	movs	r2, #64	; 0x40
 8005f5a:	5c9b      	ldrb	r3, [r3, r2]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d101      	bne.n	8005f64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005f60:	2302      	movs	r3, #2
 8005f62:	e032      	b.n	8005fca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2240      	movs	r2, #64	; 0x40
 8005f68:	2101      	movs	r1, #1
 8005f6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2241      	movs	r2, #65	; 0x41
 8005f70:	2124      	movs	r1, #36	; 0x24
 8005f72:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2101      	movs	r1, #1
 8005f80:	438a      	bics	r2, r1
 8005f82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4911      	ldr	r1, [pc, #68]	; (8005fd4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005f90:	400a      	ands	r2, r1
 8005f92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6819      	ldr	r1, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2101      	movs	r1, #1
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2241      	movs	r2, #65	; 0x41
 8005fb8:	2120      	movs	r1, #32
 8005fba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2240      	movs	r2, #64	; 0x40
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	e000      	b.n	8005fca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005fc8:	2302      	movs	r3, #2
  }
}
 8005fca:	0018      	movs	r0, r3
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	b002      	add	sp, #8
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	46c0      	nop			; (mov r8, r8)
 8005fd4:	ffffefff 	.word	0xffffefff

08005fd8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2241      	movs	r2, #65	; 0x41
 8005fe6:	5c9b      	ldrb	r3, [r3, r2]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b20      	cmp	r3, #32
 8005fec:	d139      	bne.n	8006062 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2240      	movs	r2, #64	; 0x40
 8005ff2:	5c9b      	ldrb	r3, [r3, r2]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e033      	b.n	8006064 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2240      	movs	r2, #64	; 0x40
 8006000:	2101      	movs	r1, #1
 8006002:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2241      	movs	r2, #65	; 0x41
 8006008:	2124      	movs	r1, #36	; 0x24
 800600a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2101      	movs	r1, #1
 8006018:	438a      	bics	r2, r1
 800601a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	4a11      	ldr	r2, [pc, #68]	; (800606c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006028:	4013      	ands	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	021b      	lsls	r3, r3, #8
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2101      	movs	r1, #1
 800604a:	430a      	orrs	r2, r1
 800604c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2241      	movs	r2, #65	; 0x41
 8006052:	2120      	movs	r1, #32
 8006054:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2240      	movs	r2, #64	; 0x40
 800605a:	2100      	movs	r1, #0
 800605c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	e000      	b.n	8006064 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006062:	2302      	movs	r3, #2
  }
}
 8006064:	0018      	movs	r0, r3
 8006066:	46bd      	mov	sp, r7
 8006068:	b004      	add	sp, #16
 800606a:	bd80      	pop	{r7, pc}
 800606c:	fffff0ff 	.word	0xfffff0ff

08006070 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006078:	4b19      	ldr	r3, [pc, #100]	; (80060e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a19      	ldr	r2, [pc, #100]	; (80060e4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800607e:	4013      	ands	r3, r2
 8006080:	0019      	movs	r1, r3
 8006082:	4b17      	ldr	r3, [pc, #92]	; (80060e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	430a      	orrs	r2, r1
 8006088:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	2380      	movs	r3, #128	; 0x80
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	429a      	cmp	r2, r3
 8006092:	d11f      	bne.n	80060d4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006094:	4b14      	ldr	r3, [pc, #80]	; (80060e8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	0013      	movs	r3, r2
 800609a:	005b      	lsls	r3, r3, #1
 800609c:	189b      	adds	r3, r3, r2
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	4912      	ldr	r1, [pc, #72]	; (80060ec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80060a2:	0018      	movs	r0, r3
 80060a4:	f7fa f82c 	bl	8000100 <__udivsi3>
 80060a8:	0003      	movs	r3, r0
 80060aa:	3301      	adds	r3, #1
 80060ac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80060ae:	e008      	b.n	80060c2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d003      	beq.n	80060be <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3b01      	subs	r3, #1
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	e001      	b.n	80060c2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e009      	b.n	80060d6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80060c2:	4b07      	ldr	r3, [pc, #28]	; (80060e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80060c4:	695a      	ldr	r2, [r3, #20]
 80060c6:	2380      	movs	r3, #128	; 0x80
 80060c8:	00db      	lsls	r3, r3, #3
 80060ca:	401a      	ands	r2, r3
 80060cc:	2380      	movs	r3, #128	; 0x80
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d0ed      	beq.n	80060b0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	0018      	movs	r0, r3
 80060d8:	46bd      	mov	sp, r7
 80060da:	b004      	add	sp, #16
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	46c0      	nop			; (mov r8, r8)
 80060e0:	40007000 	.word	0x40007000
 80060e4:	fffff9ff 	.word	0xfffff9ff
 80060e8:	20000008 	.word	0x20000008
 80060ec:	000f4240 	.word	0x000f4240

080060f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b088      	sub	sp, #32
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d101      	bne.n	8006102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e2f3      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2201      	movs	r2, #1
 8006108:	4013      	ands	r3, r2
 800610a:	d100      	bne.n	800610e <HAL_RCC_OscConfig+0x1e>
 800610c:	e07c      	b.n	8006208 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800610e:	4bc3      	ldr	r3, [pc, #780]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	2238      	movs	r2, #56	; 0x38
 8006114:	4013      	ands	r3, r2
 8006116:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006118:	4bc0      	ldr	r3, [pc, #768]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	2203      	movs	r2, #3
 800611e:	4013      	ands	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	2b10      	cmp	r3, #16
 8006126:	d102      	bne.n	800612e <HAL_RCC_OscConfig+0x3e>
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	2b03      	cmp	r3, #3
 800612c:	d002      	beq.n	8006134 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	2b08      	cmp	r3, #8
 8006132:	d10b      	bne.n	800614c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006134:	4bb9      	ldr	r3, [pc, #740]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	2380      	movs	r3, #128	; 0x80
 800613a:	029b      	lsls	r3, r3, #10
 800613c:	4013      	ands	r3, r2
 800613e:	d062      	beq.n	8006206 <HAL_RCC_OscConfig+0x116>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d15e      	bne.n	8006206 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e2ce      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685a      	ldr	r2, [r3, #4]
 8006150:	2380      	movs	r3, #128	; 0x80
 8006152:	025b      	lsls	r3, r3, #9
 8006154:	429a      	cmp	r2, r3
 8006156:	d107      	bne.n	8006168 <HAL_RCC_OscConfig+0x78>
 8006158:	4bb0      	ldr	r3, [pc, #704]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	4baf      	ldr	r3, [pc, #700]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800615e:	2180      	movs	r1, #128	; 0x80
 8006160:	0249      	lsls	r1, r1, #9
 8006162:	430a      	orrs	r2, r1
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	e020      	b.n	80061aa <HAL_RCC_OscConfig+0xba>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	23a0      	movs	r3, #160	; 0xa0
 800616e:	02db      	lsls	r3, r3, #11
 8006170:	429a      	cmp	r2, r3
 8006172:	d10e      	bne.n	8006192 <HAL_RCC_OscConfig+0xa2>
 8006174:	4ba9      	ldr	r3, [pc, #676]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	4ba8      	ldr	r3, [pc, #672]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800617a:	2180      	movs	r1, #128	; 0x80
 800617c:	02c9      	lsls	r1, r1, #11
 800617e:	430a      	orrs	r2, r1
 8006180:	601a      	str	r2, [r3, #0]
 8006182:	4ba6      	ldr	r3, [pc, #664]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	4ba5      	ldr	r3, [pc, #660]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006188:	2180      	movs	r1, #128	; 0x80
 800618a:	0249      	lsls	r1, r1, #9
 800618c:	430a      	orrs	r2, r1
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	e00b      	b.n	80061aa <HAL_RCC_OscConfig+0xba>
 8006192:	4ba2      	ldr	r3, [pc, #648]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	4ba1      	ldr	r3, [pc, #644]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006198:	49a1      	ldr	r1, [pc, #644]	; (8006420 <HAL_RCC_OscConfig+0x330>)
 800619a:	400a      	ands	r2, r1
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	4b9f      	ldr	r3, [pc, #636]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	4b9e      	ldr	r3, [pc, #632]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80061a4:	499f      	ldr	r1, [pc, #636]	; (8006424 <HAL_RCC_OscConfig+0x334>)
 80061a6:	400a      	ands	r2, r1
 80061a8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d014      	beq.n	80061dc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b2:	f7fe fa25 	bl	8004600 <HAL_GetTick>
 80061b6:	0003      	movs	r3, r0
 80061b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061ba:	e008      	b.n	80061ce <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061bc:	f7fe fa20 	bl	8004600 <HAL_GetTick>
 80061c0:	0002      	movs	r2, r0
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	2b64      	cmp	r3, #100	; 0x64
 80061c8:	d901      	bls.n	80061ce <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e28d      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061ce:	4b93      	ldr	r3, [pc, #588]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	2380      	movs	r3, #128	; 0x80
 80061d4:	029b      	lsls	r3, r3, #10
 80061d6:	4013      	ands	r3, r2
 80061d8:	d0f0      	beq.n	80061bc <HAL_RCC_OscConfig+0xcc>
 80061da:	e015      	b.n	8006208 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061dc:	f7fe fa10 	bl	8004600 <HAL_GetTick>
 80061e0:	0003      	movs	r3, r0
 80061e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061e4:	e008      	b.n	80061f8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061e6:	f7fe fa0b 	bl	8004600 <HAL_GetTick>
 80061ea:	0002      	movs	r2, r0
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	2b64      	cmp	r3, #100	; 0x64
 80061f2:	d901      	bls.n	80061f8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e278      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061f8:	4b88      	ldr	r3, [pc, #544]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	2380      	movs	r3, #128	; 0x80
 80061fe:	029b      	lsls	r3, r3, #10
 8006200:	4013      	ands	r3, r2
 8006202:	d1f0      	bne.n	80061e6 <HAL_RCC_OscConfig+0xf6>
 8006204:	e000      	b.n	8006208 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006206:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2202      	movs	r2, #2
 800620e:	4013      	ands	r3, r2
 8006210:	d100      	bne.n	8006214 <HAL_RCC_OscConfig+0x124>
 8006212:	e099      	b.n	8006348 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006214:	4b81      	ldr	r3, [pc, #516]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	2238      	movs	r2, #56	; 0x38
 800621a:	4013      	ands	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800621e:	4b7f      	ldr	r3, [pc, #508]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	2203      	movs	r2, #3
 8006224:	4013      	ands	r3, r2
 8006226:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8006228:	69bb      	ldr	r3, [r7, #24]
 800622a:	2b10      	cmp	r3, #16
 800622c:	d102      	bne.n	8006234 <HAL_RCC_OscConfig+0x144>
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	2b02      	cmp	r3, #2
 8006232:	d002      	beq.n	800623a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d135      	bne.n	80062a6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800623a:	4b78      	ldr	r3, [pc, #480]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	2380      	movs	r3, #128	; 0x80
 8006240:	00db      	lsls	r3, r3, #3
 8006242:	4013      	ands	r3, r2
 8006244:	d005      	beq.n	8006252 <HAL_RCC_OscConfig+0x162>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e24b      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006252:	4b72      	ldr	r3, [pc, #456]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	4a74      	ldr	r2, [pc, #464]	; (8006428 <HAL_RCC_OscConfig+0x338>)
 8006258:	4013      	ands	r3, r2
 800625a:	0019      	movs	r1, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	695b      	ldr	r3, [r3, #20]
 8006260:	021a      	lsls	r2, r3, #8
 8006262:	4b6e      	ldr	r3, [pc, #440]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006264:	430a      	orrs	r2, r1
 8006266:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d112      	bne.n	8006294 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800626e:	4b6b      	ldr	r3, [pc, #428]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a6e      	ldr	r2, [pc, #440]	; (800642c <HAL_RCC_OscConfig+0x33c>)
 8006274:	4013      	ands	r3, r2
 8006276:	0019      	movs	r1, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	4b67      	ldr	r3, [pc, #412]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800627e:	430a      	orrs	r2, r1
 8006280:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006282:	4b66      	ldr	r3, [pc, #408]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	0adb      	lsrs	r3, r3, #11
 8006288:	2207      	movs	r2, #7
 800628a:	4013      	ands	r3, r2
 800628c:	4a68      	ldr	r2, [pc, #416]	; (8006430 <HAL_RCC_OscConfig+0x340>)
 800628e:	40da      	lsrs	r2, r3
 8006290:	4b68      	ldr	r3, [pc, #416]	; (8006434 <HAL_RCC_OscConfig+0x344>)
 8006292:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006294:	4b68      	ldr	r3, [pc, #416]	; (8006438 <HAL_RCC_OscConfig+0x348>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	0018      	movs	r0, r3
 800629a:	f7fe f955 	bl	8004548 <HAL_InitTick>
 800629e:	1e03      	subs	r3, r0, #0
 80062a0:	d051      	beq.n	8006346 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e221      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d030      	beq.n	8006310 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80062ae:	4b5b      	ldr	r3, [pc, #364]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a5e      	ldr	r2, [pc, #376]	; (800642c <HAL_RCC_OscConfig+0x33c>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	0019      	movs	r1, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	4b57      	ldr	r3, [pc, #348]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80062be:	430a      	orrs	r2, r1
 80062c0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80062c2:	4b56      	ldr	r3, [pc, #344]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	4b55      	ldr	r3, [pc, #340]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80062c8:	2180      	movs	r1, #128	; 0x80
 80062ca:	0049      	lsls	r1, r1, #1
 80062cc:	430a      	orrs	r2, r1
 80062ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d0:	f7fe f996 	bl	8004600 <HAL_GetTick>
 80062d4:	0003      	movs	r3, r0
 80062d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062d8:	e008      	b.n	80062ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062da:	f7fe f991 	bl	8004600 <HAL_GetTick>
 80062de:	0002      	movs	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d901      	bls.n	80062ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e1fe      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062ec:	4b4b      	ldr	r3, [pc, #300]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	2380      	movs	r3, #128	; 0x80
 80062f2:	00db      	lsls	r3, r3, #3
 80062f4:	4013      	ands	r3, r2
 80062f6:	d0f0      	beq.n	80062da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062f8:	4b48      	ldr	r3, [pc, #288]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	4a4a      	ldr	r2, [pc, #296]	; (8006428 <HAL_RCC_OscConfig+0x338>)
 80062fe:	4013      	ands	r3, r2
 8006300:	0019      	movs	r1, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	021a      	lsls	r2, r3, #8
 8006308:	4b44      	ldr	r3, [pc, #272]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800630a:	430a      	orrs	r2, r1
 800630c:	605a      	str	r2, [r3, #4]
 800630e:	e01b      	b.n	8006348 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8006310:	4b42      	ldr	r3, [pc, #264]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	4b41      	ldr	r3, [pc, #260]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006316:	4949      	ldr	r1, [pc, #292]	; (800643c <HAL_RCC_OscConfig+0x34c>)
 8006318:	400a      	ands	r2, r1
 800631a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631c:	f7fe f970 	bl	8004600 <HAL_GetTick>
 8006320:	0003      	movs	r3, r0
 8006322:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006324:	e008      	b.n	8006338 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006326:	f7fe f96b 	bl	8004600 <HAL_GetTick>
 800632a:	0002      	movs	r2, r0
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d901      	bls.n	8006338 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e1d8      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006338:	4b38      	ldr	r3, [pc, #224]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	2380      	movs	r3, #128	; 0x80
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	4013      	ands	r3, r2
 8006342:	d1f0      	bne.n	8006326 <HAL_RCC_OscConfig+0x236>
 8006344:	e000      	b.n	8006348 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006346:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2208      	movs	r2, #8
 800634e:	4013      	ands	r3, r2
 8006350:	d047      	beq.n	80063e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006352:	4b32      	ldr	r3, [pc, #200]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	2238      	movs	r2, #56	; 0x38
 8006358:	4013      	ands	r3, r2
 800635a:	2b18      	cmp	r3, #24
 800635c:	d10a      	bne.n	8006374 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800635e:	4b2f      	ldr	r3, [pc, #188]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006362:	2202      	movs	r2, #2
 8006364:	4013      	ands	r3, r2
 8006366:	d03c      	beq.n	80063e2 <HAL_RCC_OscConfig+0x2f2>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d138      	bne.n	80063e2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e1ba      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d019      	beq.n	80063b0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800637c:	4b27      	ldr	r3, [pc, #156]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 800637e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006380:	4b26      	ldr	r3, [pc, #152]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006382:	2101      	movs	r1, #1
 8006384:	430a      	orrs	r2, r1
 8006386:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006388:	f7fe f93a 	bl	8004600 <HAL_GetTick>
 800638c:	0003      	movs	r3, r0
 800638e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006390:	e008      	b.n	80063a4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006392:	f7fe f935 	bl	8004600 <HAL_GetTick>
 8006396:	0002      	movs	r2, r0
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	2b02      	cmp	r3, #2
 800639e:	d901      	bls.n	80063a4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e1a2      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063a4:	4b1d      	ldr	r3, [pc, #116]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80063a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063a8:	2202      	movs	r2, #2
 80063aa:	4013      	ands	r3, r2
 80063ac:	d0f1      	beq.n	8006392 <HAL_RCC_OscConfig+0x2a2>
 80063ae:	e018      	b.n	80063e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80063b0:	4b1a      	ldr	r3, [pc, #104]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80063b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80063b4:	4b19      	ldr	r3, [pc, #100]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80063b6:	2101      	movs	r1, #1
 80063b8:	438a      	bics	r2, r1
 80063ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063bc:	f7fe f920 	bl	8004600 <HAL_GetTick>
 80063c0:	0003      	movs	r3, r0
 80063c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063c4:	e008      	b.n	80063d8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063c6:	f7fe f91b 	bl	8004600 <HAL_GetTick>
 80063ca:	0002      	movs	r2, r0
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d901      	bls.n	80063d8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e188      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063d8:	4b10      	ldr	r3, [pc, #64]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80063da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063dc:	2202      	movs	r2, #2
 80063de:	4013      	ands	r3, r2
 80063e0:	d1f1      	bne.n	80063c6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2204      	movs	r2, #4
 80063e8:	4013      	ands	r3, r2
 80063ea:	d100      	bne.n	80063ee <HAL_RCC_OscConfig+0x2fe>
 80063ec:	e0c6      	b.n	800657c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063ee:	231f      	movs	r3, #31
 80063f0:	18fb      	adds	r3, r7, r3
 80063f2:	2200      	movs	r2, #0
 80063f4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80063f6:	4b09      	ldr	r3, [pc, #36]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	2238      	movs	r2, #56	; 0x38
 80063fc:	4013      	ands	r3, r2
 80063fe:	2b20      	cmp	r3, #32
 8006400:	d11e      	bne.n	8006440 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8006402:	4b06      	ldr	r3, [pc, #24]	; (800641c <HAL_RCC_OscConfig+0x32c>)
 8006404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006406:	2202      	movs	r2, #2
 8006408:	4013      	ands	r3, r2
 800640a:	d100      	bne.n	800640e <HAL_RCC_OscConfig+0x31e>
 800640c:	e0b6      	b.n	800657c <HAL_RCC_OscConfig+0x48c>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d000      	beq.n	8006418 <HAL_RCC_OscConfig+0x328>
 8006416:	e0b1      	b.n	800657c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e166      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
 800641c:	40021000 	.word	0x40021000
 8006420:	fffeffff 	.word	0xfffeffff
 8006424:	fffbffff 	.word	0xfffbffff
 8006428:	ffff80ff 	.word	0xffff80ff
 800642c:	ffffc7ff 	.word	0xffffc7ff
 8006430:	00f42400 	.word	0x00f42400
 8006434:	20000008 	.word	0x20000008
 8006438:	2000000c 	.word	0x2000000c
 800643c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006440:	4bac      	ldr	r3, [pc, #688]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006442:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006444:	2380      	movs	r3, #128	; 0x80
 8006446:	055b      	lsls	r3, r3, #21
 8006448:	4013      	ands	r3, r2
 800644a:	d101      	bne.n	8006450 <HAL_RCC_OscConfig+0x360>
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <HAL_RCC_OscConfig+0x362>
 8006450:	2300      	movs	r3, #0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d011      	beq.n	800647a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006456:	4ba7      	ldr	r3, [pc, #668]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006458:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800645a:	4ba6      	ldr	r3, [pc, #664]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800645c:	2180      	movs	r1, #128	; 0x80
 800645e:	0549      	lsls	r1, r1, #21
 8006460:	430a      	orrs	r2, r1
 8006462:	63da      	str	r2, [r3, #60]	; 0x3c
 8006464:	4ba3      	ldr	r3, [pc, #652]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006466:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006468:	2380      	movs	r3, #128	; 0x80
 800646a:	055b      	lsls	r3, r3, #21
 800646c:	4013      	ands	r3, r2
 800646e:	60fb      	str	r3, [r7, #12]
 8006470:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006472:	231f      	movs	r3, #31
 8006474:	18fb      	adds	r3, r7, r3
 8006476:	2201      	movs	r2, #1
 8006478:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800647a:	4b9f      	ldr	r3, [pc, #636]	; (80066f8 <HAL_RCC_OscConfig+0x608>)
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	2380      	movs	r3, #128	; 0x80
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	4013      	ands	r3, r2
 8006484:	d11a      	bne.n	80064bc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006486:	4b9c      	ldr	r3, [pc, #624]	; (80066f8 <HAL_RCC_OscConfig+0x608>)
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	4b9b      	ldr	r3, [pc, #620]	; (80066f8 <HAL_RCC_OscConfig+0x608>)
 800648c:	2180      	movs	r1, #128	; 0x80
 800648e:	0049      	lsls	r1, r1, #1
 8006490:	430a      	orrs	r2, r1
 8006492:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006494:	f7fe f8b4 	bl	8004600 <HAL_GetTick>
 8006498:	0003      	movs	r3, r0
 800649a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800649c:	e008      	b.n	80064b0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800649e:	f7fe f8af 	bl	8004600 <HAL_GetTick>
 80064a2:	0002      	movs	r2, r0
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d901      	bls.n	80064b0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e11c      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064b0:	4b91      	ldr	r3, [pc, #580]	; (80066f8 <HAL_RCC_OscConfig+0x608>)
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	2380      	movs	r3, #128	; 0x80
 80064b6:	005b      	lsls	r3, r3, #1
 80064b8:	4013      	ands	r3, r2
 80064ba:	d0f0      	beq.n	800649e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d106      	bne.n	80064d2 <HAL_RCC_OscConfig+0x3e2>
 80064c4:	4b8b      	ldr	r3, [pc, #556]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064c8:	4b8a      	ldr	r3, [pc, #552]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064ca:	2101      	movs	r1, #1
 80064cc:	430a      	orrs	r2, r1
 80064ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80064d0:	e01c      	b.n	800650c <HAL_RCC_OscConfig+0x41c>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	2b05      	cmp	r3, #5
 80064d8:	d10c      	bne.n	80064f4 <HAL_RCC_OscConfig+0x404>
 80064da:	4b86      	ldr	r3, [pc, #536]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064dc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064de:	4b85      	ldr	r3, [pc, #532]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064e0:	2104      	movs	r1, #4
 80064e2:	430a      	orrs	r2, r1
 80064e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80064e6:	4b83      	ldr	r3, [pc, #524]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064ea:	4b82      	ldr	r3, [pc, #520]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064ec:	2101      	movs	r1, #1
 80064ee:	430a      	orrs	r2, r1
 80064f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80064f2:	e00b      	b.n	800650c <HAL_RCC_OscConfig+0x41c>
 80064f4:	4b7f      	ldr	r3, [pc, #508]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80064f8:	4b7e      	ldr	r3, [pc, #504]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80064fa:	2101      	movs	r1, #1
 80064fc:	438a      	bics	r2, r1
 80064fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8006500:	4b7c      	ldr	r3, [pc, #496]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006502:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006504:	4b7b      	ldr	r3, [pc, #492]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006506:	2104      	movs	r1, #4
 8006508:	438a      	bics	r2, r1
 800650a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d014      	beq.n	800653e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006514:	f7fe f874 	bl	8004600 <HAL_GetTick>
 8006518:	0003      	movs	r3, r0
 800651a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800651c:	e009      	b.n	8006532 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800651e:	f7fe f86f 	bl	8004600 <HAL_GetTick>
 8006522:	0002      	movs	r2, r0
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	1ad3      	subs	r3, r2, r3
 8006528:	4a74      	ldr	r2, [pc, #464]	; (80066fc <HAL_RCC_OscConfig+0x60c>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d901      	bls.n	8006532 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e0db      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006532:	4b70      	ldr	r3, [pc, #448]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006536:	2202      	movs	r2, #2
 8006538:	4013      	ands	r3, r2
 800653a:	d0f0      	beq.n	800651e <HAL_RCC_OscConfig+0x42e>
 800653c:	e013      	b.n	8006566 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653e:	f7fe f85f 	bl	8004600 <HAL_GetTick>
 8006542:	0003      	movs	r3, r0
 8006544:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006546:	e009      	b.n	800655c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006548:	f7fe f85a 	bl	8004600 <HAL_GetTick>
 800654c:	0002      	movs	r2, r0
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	4a6a      	ldr	r2, [pc, #424]	; (80066fc <HAL_RCC_OscConfig+0x60c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d901      	bls.n	800655c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e0c6      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800655c:	4b65      	ldr	r3, [pc, #404]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800655e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006560:	2202      	movs	r2, #2
 8006562:	4013      	ands	r3, r2
 8006564:	d1f0      	bne.n	8006548 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006566:	231f      	movs	r3, #31
 8006568:	18fb      	adds	r3, r7, r3
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d105      	bne.n	800657c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006570:	4b60      	ldr	r3, [pc, #384]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006572:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006574:	4b5f      	ldr	r3, [pc, #380]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006576:	4962      	ldr	r1, [pc, #392]	; (8006700 <HAL_RCC_OscConfig+0x610>)
 8006578:	400a      	ands	r2, r1
 800657a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d100      	bne.n	8006586 <HAL_RCC_OscConfig+0x496>
 8006584:	e0b0      	b.n	80066e8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006586:	4b5b      	ldr	r3, [pc, #364]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	2238      	movs	r2, #56	; 0x38
 800658c:	4013      	ands	r3, r2
 800658e:	2b10      	cmp	r3, #16
 8006590:	d100      	bne.n	8006594 <HAL_RCC_OscConfig+0x4a4>
 8006592:	e078      	b.n	8006686 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	69db      	ldr	r3, [r3, #28]
 8006598:	2b02      	cmp	r3, #2
 800659a:	d153      	bne.n	8006644 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800659c:	4b55      	ldr	r3, [pc, #340]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	4b54      	ldr	r3, [pc, #336]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80065a2:	4958      	ldr	r1, [pc, #352]	; (8006704 <HAL_RCC_OscConfig+0x614>)
 80065a4:	400a      	ands	r2, r1
 80065a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a8:	f7fe f82a 	bl	8004600 <HAL_GetTick>
 80065ac:	0003      	movs	r3, r0
 80065ae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065b0:	e008      	b.n	80065c4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065b2:	f7fe f825 	bl	8004600 <HAL_GetTick>
 80065b6:	0002      	movs	r2, r0
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d901      	bls.n	80065c4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e092      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80065c4:	4b4b      	ldr	r3, [pc, #300]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	2380      	movs	r3, #128	; 0x80
 80065ca:	049b      	lsls	r3, r3, #18
 80065cc:	4013      	ands	r3, r2
 80065ce:	d1f0      	bne.n	80065b2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065d0:	4b48      	ldr	r3, [pc, #288]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	4a4c      	ldr	r2, [pc, #304]	; (8006708 <HAL_RCC_OscConfig+0x618>)
 80065d6:	4013      	ands	r3, r2
 80065d8:	0019      	movs	r1, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a1a      	ldr	r2, [r3, #32]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e8:	021b      	lsls	r3, r3, #8
 80065ea:	431a      	orrs	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f0:	431a      	orrs	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f6:	431a      	orrs	r2, r3
 80065f8:	4b3e      	ldr	r3, [pc, #248]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 80065fa:	430a      	orrs	r2, r1
 80065fc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065fe:	4b3d      	ldr	r3, [pc, #244]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4b3c      	ldr	r3, [pc, #240]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006604:	2180      	movs	r1, #128	; 0x80
 8006606:	0449      	lsls	r1, r1, #17
 8006608:	430a      	orrs	r2, r1
 800660a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800660c:	4b39      	ldr	r3, [pc, #228]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800660e:	68da      	ldr	r2, [r3, #12]
 8006610:	4b38      	ldr	r3, [pc, #224]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006612:	2180      	movs	r1, #128	; 0x80
 8006614:	0549      	lsls	r1, r1, #21
 8006616:	430a      	orrs	r2, r1
 8006618:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661a:	f7fd fff1 	bl	8004600 <HAL_GetTick>
 800661e:	0003      	movs	r3, r0
 8006620:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006622:	e008      	b.n	8006636 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006624:	f7fd ffec 	bl	8004600 <HAL_GetTick>
 8006628:	0002      	movs	r2, r0
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	2b02      	cmp	r3, #2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e059      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006636:	4b2f      	ldr	r3, [pc, #188]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	2380      	movs	r3, #128	; 0x80
 800663c:	049b      	lsls	r3, r3, #18
 800663e:	4013      	ands	r3, r2
 8006640:	d0f0      	beq.n	8006624 <HAL_RCC_OscConfig+0x534>
 8006642:	e051      	b.n	80066e8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006644:	4b2b      	ldr	r3, [pc, #172]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	4b2a      	ldr	r3, [pc, #168]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800664a:	492e      	ldr	r1, [pc, #184]	; (8006704 <HAL_RCC_OscConfig+0x614>)
 800664c:	400a      	ands	r2, r1
 800664e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006650:	f7fd ffd6 	bl	8004600 <HAL_GetTick>
 8006654:	0003      	movs	r3, r0
 8006656:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006658:	e008      	b.n	800666c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800665a:	f7fd ffd1 	bl	8004600 <HAL_GetTick>
 800665e:	0002      	movs	r2, r0
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b02      	cmp	r3, #2
 8006666:	d901      	bls.n	800666c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e03e      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800666c:	4b21      	ldr	r3, [pc, #132]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	2380      	movs	r3, #128	; 0x80
 8006672:	049b      	lsls	r3, r3, #18
 8006674:	4013      	ands	r3, r2
 8006676:	d1f0      	bne.n	800665a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8006678:	4b1e      	ldr	r3, [pc, #120]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800667a:	68da      	ldr	r2, [r3, #12]
 800667c:	4b1d      	ldr	r3, [pc, #116]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 800667e:	4923      	ldr	r1, [pc, #140]	; (800670c <HAL_RCC_OscConfig+0x61c>)
 8006680:	400a      	ands	r2, r1
 8006682:	60da      	str	r2, [r3, #12]
 8006684:	e030      	b.n	80066e8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	2b01      	cmp	r3, #1
 800668c:	d101      	bne.n	8006692 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e02b      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006692:	4b18      	ldr	r3, [pc, #96]	; (80066f4 <HAL_RCC_OscConfig+0x604>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	2203      	movs	r2, #3
 800669c:	401a      	ands	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d11e      	bne.n	80066e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	2270      	movs	r2, #112	; 0x70
 80066aa:	401a      	ands	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d117      	bne.n	80066e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	23fe      	movs	r3, #254	; 0xfe
 80066b8:	01db      	lsls	r3, r3, #7
 80066ba:	401a      	ands	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d10e      	bne.n	80066e4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	23f8      	movs	r3, #248	; 0xf8
 80066ca:	039b      	lsls	r3, r3, #14
 80066cc:	401a      	ands	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d106      	bne.n	80066e4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	0f5b      	lsrs	r3, r3, #29
 80066da:	075a      	lsls	r2, r3, #29
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d001      	beq.n	80066e8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e000      	b.n	80066ea <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	0018      	movs	r0, r3
 80066ec:	46bd      	mov	sp, r7
 80066ee:	b008      	add	sp, #32
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	46c0      	nop			; (mov r8, r8)
 80066f4:	40021000 	.word	0x40021000
 80066f8:	40007000 	.word	0x40007000
 80066fc:	00001388 	.word	0x00001388
 8006700:	efffffff 	.word	0xefffffff
 8006704:	feffffff 	.word	0xfeffffff
 8006708:	1fc1808c 	.word	0x1fc1808c
 800670c:	effefffc 	.word	0xeffefffc

08006710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e0e9      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006724:	4b76      	ldr	r3, [pc, #472]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2207      	movs	r2, #7
 800672a:	4013      	ands	r3, r2
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	429a      	cmp	r2, r3
 8006730:	d91e      	bls.n	8006770 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006732:	4b73      	ldr	r3, [pc, #460]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2207      	movs	r2, #7
 8006738:	4393      	bics	r3, r2
 800673a:	0019      	movs	r1, r3
 800673c:	4b70      	ldr	r3, [pc, #448]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	430a      	orrs	r2, r1
 8006742:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006744:	f7fd ff5c 	bl	8004600 <HAL_GetTick>
 8006748:	0003      	movs	r3, r0
 800674a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800674c:	e009      	b.n	8006762 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800674e:	f7fd ff57 	bl	8004600 <HAL_GetTick>
 8006752:	0002      	movs	r2, r0
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	4a6a      	ldr	r2, [pc, #424]	; (8006904 <HAL_RCC_ClockConfig+0x1f4>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e0ca      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006762:	4b67      	ldr	r3, [pc, #412]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2207      	movs	r2, #7
 8006768:	4013      	ands	r3, r2
 800676a:	683a      	ldr	r2, [r7, #0]
 800676c:	429a      	cmp	r2, r3
 800676e:	d1ee      	bne.n	800674e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2202      	movs	r2, #2
 8006776:	4013      	ands	r3, r2
 8006778:	d015      	beq.n	80067a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2204      	movs	r2, #4
 8006780:	4013      	ands	r3, r2
 8006782:	d006      	beq.n	8006792 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006784:	4b60      	ldr	r3, [pc, #384]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	4b5f      	ldr	r3, [pc, #380]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 800678a:	21e0      	movs	r1, #224	; 0xe0
 800678c:	01c9      	lsls	r1, r1, #7
 800678e:	430a      	orrs	r2, r1
 8006790:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006792:	4b5d      	ldr	r3, [pc, #372]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	4a5d      	ldr	r2, [pc, #372]	; (800690c <HAL_RCC_ClockConfig+0x1fc>)
 8006798:	4013      	ands	r3, r2
 800679a:	0019      	movs	r1, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	689a      	ldr	r2, [r3, #8]
 80067a0:	4b59      	ldr	r3, [pc, #356]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80067a2:	430a      	orrs	r2, r1
 80067a4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2201      	movs	r2, #1
 80067ac:	4013      	ands	r3, r2
 80067ae:	d057      	beq.n	8006860 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d107      	bne.n	80067c8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067b8:	4b53      	ldr	r3, [pc, #332]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	2380      	movs	r3, #128	; 0x80
 80067be:	029b      	lsls	r3, r3, #10
 80067c0:	4013      	ands	r3, r2
 80067c2:	d12b      	bne.n	800681c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e097      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d107      	bne.n	80067e0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067d0:	4b4d      	ldr	r3, [pc, #308]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	2380      	movs	r3, #128	; 0x80
 80067d6:	049b      	lsls	r3, r3, #18
 80067d8:	4013      	ands	r3, r2
 80067da:	d11f      	bne.n	800681c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e08b      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d107      	bne.n	80067f8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80067e8:	4b47      	ldr	r3, [pc, #284]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	2380      	movs	r3, #128	; 0x80
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	4013      	ands	r3, r2
 80067f2:	d113      	bne.n	800681c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e07f      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	2b03      	cmp	r3, #3
 80067fe:	d106      	bne.n	800680e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006800:	4b41      	ldr	r3, [pc, #260]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 8006802:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006804:	2202      	movs	r2, #2
 8006806:	4013      	ands	r3, r2
 8006808:	d108      	bne.n	800681c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e074      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800680e:	4b3e      	ldr	r3, [pc, #248]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 8006810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006812:	2202      	movs	r2, #2
 8006814:	4013      	ands	r3, r2
 8006816:	d101      	bne.n	800681c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e06d      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800681c:	4b3a      	ldr	r3, [pc, #232]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	2207      	movs	r2, #7
 8006822:	4393      	bics	r3, r2
 8006824:	0019      	movs	r1, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685a      	ldr	r2, [r3, #4]
 800682a:	4b37      	ldr	r3, [pc, #220]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 800682c:	430a      	orrs	r2, r1
 800682e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006830:	f7fd fee6 	bl	8004600 <HAL_GetTick>
 8006834:	0003      	movs	r3, r0
 8006836:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006838:	e009      	b.n	800684e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800683a:	f7fd fee1 	bl	8004600 <HAL_GetTick>
 800683e:	0002      	movs	r2, r0
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	4a2f      	ldr	r2, [pc, #188]	; (8006904 <HAL_RCC_ClockConfig+0x1f4>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d901      	bls.n	800684e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e054      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800684e:	4b2e      	ldr	r3, [pc, #184]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	2238      	movs	r2, #56	; 0x38
 8006854:	401a      	ands	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	429a      	cmp	r2, r3
 800685e:	d1ec      	bne.n	800683a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006860:	4b27      	ldr	r3, [pc, #156]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2207      	movs	r2, #7
 8006866:	4013      	ands	r3, r2
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	429a      	cmp	r2, r3
 800686c:	d21e      	bcs.n	80068ac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800686e:	4b24      	ldr	r3, [pc, #144]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2207      	movs	r2, #7
 8006874:	4393      	bics	r3, r2
 8006876:	0019      	movs	r1, r3
 8006878:	4b21      	ldr	r3, [pc, #132]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	430a      	orrs	r2, r1
 800687e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006880:	f7fd febe 	bl	8004600 <HAL_GetTick>
 8006884:	0003      	movs	r3, r0
 8006886:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006888:	e009      	b.n	800689e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800688a:	f7fd feb9 	bl	8004600 <HAL_GetTick>
 800688e:	0002      	movs	r2, r0
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	4a1b      	ldr	r2, [pc, #108]	; (8006904 <HAL_RCC_ClockConfig+0x1f4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d901      	bls.n	800689e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e02c      	b.n	80068f8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800689e:	4b18      	ldr	r3, [pc, #96]	; (8006900 <HAL_RCC_ClockConfig+0x1f0>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2207      	movs	r2, #7
 80068a4:	4013      	ands	r3, r2
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d1ee      	bne.n	800688a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2204      	movs	r2, #4
 80068b2:	4013      	ands	r3, r2
 80068b4:	d009      	beq.n	80068ca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80068b6:	4b14      	ldr	r3, [pc, #80]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	4a15      	ldr	r2, [pc, #84]	; (8006910 <HAL_RCC_ClockConfig+0x200>)
 80068bc:	4013      	ands	r3, r2
 80068be:	0019      	movs	r1, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68da      	ldr	r2, [r3, #12]
 80068c4:	4b10      	ldr	r3, [pc, #64]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80068c6:	430a      	orrs	r2, r1
 80068c8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80068ca:	f000 f829 	bl	8006920 <HAL_RCC_GetSysClockFreq>
 80068ce:	0001      	movs	r1, r0
 80068d0:	4b0d      	ldr	r3, [pc, #52]	; (8006908 <HAL_RCC_ClockConfig+0x1f8>)
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	0a1b      	lsrs	r3, r3, #8
 80068d6:	220f      	movs	r2, #15
 80068d8:	401a      	ands	r2, r3
 80068da:	4b0e      	ldr	r3, [pc, #56]	; (8006914 <HAL_RCC_ClockConfig+0x204>)
 80068dc:	0092      	lsls	r2, r2, #2
 80068de:	58d3      	ldr	r3, [r2, r3]
 80068e0:	221f      	movs	r2, #31
 80068e2:	4013      	ands	r3, r2
 80068e4:	000a      	movs	r2, r1
 80068e6:	40da      	lsrs	r2, r3
 80068e8:	4b0b      	ldr	r3, [pc, #44]	; (8006918 <HAL_RCC_ClockConfig+0x208>)
 80068ea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80068ec:	4b0b      	ldr	r3, [pc, #44]	; (800691c <HAL_RCC_ClockConfig+0x20c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	0018      	movs	r0, r3
 80068f2:	f7fd fe29 	bl	8004548 <HAL_InitTick>
 80068f6:	0003      	movs	r3, r0
}
 80068f8:	0018      	movs	r0, r3
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b004      	add	sp, #16
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	40022000 	.word	0x40022000
 8006904:	00001388 	.word	0x00001388
 8006908:	40021000 	.word	0x40021000
 800690c:	fffff0ff 	.word	0xfffff0ff
 8006910:	ffff8fff 	.word	0xffff8fff
 8006914:	08008e64 	.word	0x08008e64
 8006918:	20000008 	.word	0x20000008
 800691c:	2000000c 	.word	0x2000000c

08006920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006926:	4b3c      	ldr	r3, [pc, #240]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	2238      	movs	r2, #56	; 0x38
 800692c:	4013      	ands	r3, r2
 800692e:	d10f      	bne.n	8006950 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006930:	4b39      	ldr	r3, [pc, #228]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	0adb      	lsrs	r3, r3, #11
 8006936:	2207      	movs	r2, #7
 8006938:	4013      	ands	r3, r2
 800693a:	2201      	movs	r2, #1
 800693c:	409a      	lsls	r2, r3
 800693e:	0013      	movs	r3, r2
 8006940:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006942:	6839      	ldr	r1, [r7, #0]
 8006944:	4835      	ldr	r0, [pc, #212]	; (8006a1c <HAL_RCC_GetSysClockFreq+0xfc>)
 8006946:	f7f9 fbdb 	bl	8000100 <__udivsi3>
 800694a:	0003      	movs	r3, r0
 800694c:	613b      	str	r3, [r7, #16]
 800694e:	e05d      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006950:	4b31      	ldr	r3, [pc, #196]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	2238      	movs	r2, #56	; 0x38
 8006956:	4013      	ands	r3, r2
 8006958:	2b08      	cmp	r3, #8
 800695a:	d102      	bne.n	8006962 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800695c:	4b30      	ldr	r3, [pc, #192]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x100>)
 800695e:	613b      	str	r3, [r7, #16]
 8006960:	e054      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006962:	4b2d      	ldr	r3, [pc, #180]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	2238      	movs	r2, #56	; 0x38
 8006968:	4013      	ands	r3, r2
 800696a:	2b10      	cmp	r3, #16
 800696c:	d138      	bne.n	80069e0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800696e:	4b2a      	ldr	r3, [pc, #168]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	2203      	movs	r2, #3
 8006974:	4013      	ands	r3, r2
 8006976:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006978:	4b27      	ldr	r3, [pc, #156]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	091b      	lsrs	r3, r3, #4
 800697e:	2207      	movs	r2, #7
 8006980:	4013      	ands	r3, r2
 8006982:	3301      	adds	r3, #1
 8006984:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2b03      	cmp	r3, #3
 800698a:	d10d      	bne.n	80069a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800698c:	68b9      	ldr	r1, [r7, #8]
 800698e:	4824      	ldr	r0, [pc, #144]	; (8006a20 <HAL_RCC_GetSysClockFreq+0x100>)
 8006990:	f7f9 fbb6 	bl	8000100 <__udivsi3>
 8006994:	0003      	movs	r3, r0
 8006996:	0019      	movs	r1, r3
 8006998:	4b1f      	ldr	r3, [pc, #124]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	0a1b      	lsrs	r3, r3, #8
 800699e:	227f      	movs	r2, #127	; 0x7f
 80069a0:	4013      	ands	r3, r2
 80069a2:	434b      	muls	r3, r1
 80069a4:	617b      	str	r3, [r7, #20]
        break;
 80069a6:	e00d      	b.n	80069c4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80069a8:	68b9      	ldr	r1, [r7, #8]
 80069aa:	481c      	ldr	r0, [pc, #112]	; (8006a1c <HAL_RCC_GetSysClockFreq+0xfc>)
 80069ac:	f7f9 fba8 	bl	8000100 <__udivsi3>
 80069b0:	0003      	movs	r3, r0
 80069b2:	0019      	movs	r1, r3
 80069b4:	4b18      	ldr	r3, [pc, #96]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	0a1b      	lsrs	r3, r3, #8
 80069ba:	227f      	movs	r2, #127	; 0x7f
 80069bc:	4013      	ands	r3, r2
 80069be:	434b      	muls	r3, r1
 80069c0:	617b      	str	r3, [r7, #20]
        break;
 80069c2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80069c4:	4b14      	ldr	r3, [pc, #80]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	0f5b      	lsrs	r3, r3, #29
 80069ca:	2207      	movs	r2, #7
 80069cc:	4013      	ands	r3, r2
 80069ce:	3301      	adds	r3, #1
 80069d0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80069d2:	6879      	ldr	r1, [r7, #4]
 80069d4:	6978      	ldr	r0, [r7, #20]
 80069d6:	f7f9 fb93 	bl	8000100 <__udivsi3>
 80069da:	0003      	movs	r3, r0
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	e015      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80069e0:	4b0d      	ldr	r3, [pc, #52]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	2238      	movs	r2, #56	; 0x38
 80069e6:	4013      	ands	r3, r2
 80069e8:	2b20      	cmp	r3, #32
 80069ea:	d103      	bne.n	80069f4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80069ec:	2380      	movs	r3, #128	; 0x80
 80069ee:	021b      	lsls	r3, r3, #8
 80069f0:	613b      	str	r3, [r7, #16]
 80069f2:	e00b      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80069f4:	4b08      	ldr	r3, [pc, #32]	; (8006a18 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	2238      	movs	r2, #56	; 0x38
 80069fa:	4013      	ands	r3, r2
 80069fc:	2b18      	cmp	r3, #24
 80069fe:	d103      	bne.n	8006a08 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8006a00:	23fa      	movs	r3, #250	; 0xfa
 8006a02:	01db      	lsls	r3, r3, #7
 8006a04:	613b      	str	r3, [r7, #16]
 8006a06:	e001      	b.n	8006a0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006a0c:	693b      	ldr	r3, [r7, #16]
}
 8006a0e:	0018      	movs	r0, r3
 8006a10:	46bd      	mov	sp, r7
 8006a12:	b006      	add	sp, #24
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	46c0      	nop			; (mov r8, r8)
 8006a18:	40021000 	.word	0x40021000
 8006a1c:	00f42400 	.word	0x00f42400
 8006a20:	007a1200 	.word	0x007a1200

08006a24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b086      	sub	sp, #24
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006a2c:	2313      	movs	r3, #19
 8006a2e:	18fb      	adds	r3, r7, r3
 8006a30:	2200      	movs	r2, #0
 8006a32:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a34:	2312      	movs	r3, #18
 8006a36:	18fb      	adds	r3, r7, r3
 8006a38:	2200      	movs	r2, #0
 8006a3a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	2380      	movs	r3, #128	; 0x80
 8006a42:	029b      	lsls	r3, r3, #10
 8006a44:	4013      	ands	r3, r2
 8006a46:	d100      	bne.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006a48:	e0a3      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a4a:	2011      	movs	r0, #17
 8006a4c:	183b      	adds	r3, r7, r0
 8006a4e:	2200      	movs	r2, #0
 8006a50:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a52:	4b7f      	ldr	r3, [pc, #508]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006a54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a56:	2380      	movs	r3, #128	; 0x80
 8006a58:	055b      	lsls	r3, r3, #21
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	d110      	bne.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a5e:	4b7c      	ldr	r3, [pc, #496]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006a60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a62:	4b7b      	ldr	r3, [pc, #492]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006a64:	2180      	movs	r1, #128	; 0x80
 8006a66:	0549      	lsls	r1, r1, #21
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8006a6c:	4b78      	ldr	r3, [pc, #480]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006a6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a70:	2380      	movs	r3, #128	; 0x80
 8006a72:	055b      	lsls	r3, r3, #21
 8006a74:	4013      	ands	r3, r2
 8006a76:	60bb      	str	r3, [r7, #8]
 8006a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a7a:	183b      	adds	r3, r7, r0
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a80:	4b74      	ldr	r3, [pc, #464]	; (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	4b73      	ldr	r3, [pc, #460]	; (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006a86:	2180      	movs	r1, #128	; 0x80
 8006a88:	0049      	lsls	r1, r1, #1
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a8e:	f7fd fdb7 	bl	8004600 <HAL_GetTick>
 8006a92:	0003      	movs	r3, r0
 8006a94:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a96:	e00b      	b.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a98:	f7fd fdb2 	bl	8004600 <HAL_GetTick>
 8006a9c:	0002      	movs	r2, r0
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d904      	bls.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006aa6:	2313      	movs	r3, #19
 8006aa8:	18fb      	adds	r3, r7, r3
 8006aaa:	2203      	movs	r2, #3
 8006aac:	701a      	strb	r2, [r3, #0]
        break;
 8006aae:	e005      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ab0:	4b68      	ldr	r3, [pc, #416]	; (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	2380      	movs	r3, #128	; 0x80
 8006ab6:	005b      	lsls	r3, r3, #1
 8006ab8:	4013      	ands	r3, r2
 8006aba:	d0ed      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006abc:	2313      	movs	r3, #19
 8006abe:	18fb      	adds	r3, r7, r3
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d154      	bne.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006ac6:	4b62      	ldr	r3, [pc, #392]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006ac8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006aca:	23c0      	movs	r3, #192	; 0xc0
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4013      	ands	r3, r2
 8006ad0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d019      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d014      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006ae2:	4b5b      	ldr	r3, [pc, #364]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ae6:	4a5c      	ldr	r2, [pc, #368]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006ae8:	4013      	ands	r3, r2
 8006aea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006aec:	4b58      	ldr	r3, [pc, #352]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006aee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006af0:	4b57      	ldr	r3, [pc, #348]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006af2:	2180      	movs	r1, #128	; 0x80
 8006af4:	0249      	lsls	r1, r1, #9
 8006af6:	430a      	orrs	r2, r1
 8006af8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006afa:	4b55      	ldr	r3, [pc, #340]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006afc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006afe:	4b54      	ldr	r3, [pc, #336]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b00:	4956      	ldr	r1, [pc, #344]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8006b02:	400a      	ands	r2, r1
 8006b04:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b06:	4b52      	ldr	r3, [pc, #328]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	4013      	ands	r3, r2
 8006b12:	d016      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b14:	f7fd fd74 	bl	8004600 <HAL_GetTick>
 8006b18:	0003      	movs	r3, r0
 8006b1a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b1c:	e00c      	b.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b1e:	f7fd fd6f 	bl	8004600 <HAL_GetTick>
 8006b22:	0002      	movs	r2, r0
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	4a4d      	ldr	r2, [pc, #308]	; (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d904      	bls.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006b2e:	2313      	movs	r3, #19
 8006b30:	18fb      	adds	r3, r7, r3
 8006b32:	2203      	movs	r2, #3
 8006b34:	701a      	strb	r2, [r3, #0]
            break;
 8006b36:	e004      	b.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b38:	4b45      	ldr	r3, [pc, #276]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	4013      	ands	r3, r2
 8006b40:	d0ed      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006b42:	2313      	movs	r3, #19
 8006b44:	18fb      	adds	r3, r7, r3
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10a      	bne.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b4c:	4b40      	ldr	r3, [pc, #256]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b50:	4a41      	ldr	r2, [pc, #260]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006b52:	4013      	ands	r3, r2
 8006b54:	0019      	movs	r1, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	695a      	ldr	r2, [r3, #20]
 8006b5a:	4b3d      	ldr	r3, [pc, #244]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	65da      	str	r2, [r3, #92]	; 0x5c
 8006b60:	e00c      	b.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006b62:	2312      	movs	r3, #18
 8006b64:	18fb      	adds	r3, r7, r3
 8006b66:	2213      	movs	r2, #19
 8006b68:	18ba      	adds	r2, r7, r2
 8006b6a:	7812      	ldrb	r2, [r2, #0]
 8006b6c:	701a      	strb	r2, [r3, #0]
 8006b6e:	e005      	b.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b70:	2312      	movs	r3, #18
 8006b72:	18fb      	adds	r3, r7, r3
 8006b74:	2213      	movs	r2, #19
 8006b76:	18ba      	adds	r2, r7, r2
 8006b78:	7812      	ldrb	r2, [r2, #0]
 8006b7a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b7c:	2311      	movs	r3, #17
 8006b7e:	18fb      	adds	r3, r7, r3
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d105      	bne.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b86:	4b32      	ldr	r3, [pc, #200]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b8a:	4b31      	ldr	r3, [pc, #196]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b8c:	4935      	ldr	r1, [pc, #212]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006b8e:	400a      	ands	r2, r1
 8006b90:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2201      	movs	r2, #1
 8006b98:	4013      	ands	r3, r2
 8006b9a:	d009      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b9c:	4b2c      	ldr	r3, [pc, #176]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ba0:	2203      	movs	r2, #3
 8006ba2:	4393      	bics	r3, r2
 8006ba4:	0019      	movs	r1, r3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685a      	ldr	r2, [r3, #4]
 8006baa:	4b29      	ldr	r3, [pc, #164]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006bac:	430a      	orrs	r2, r1
 8006bae:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2220      	movs	r2, #32
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	d009      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006bba:	4b25      	ldr	r3, [pc, #148]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bbe:	4a2a      	ldr	r2, [pc, #168]	; (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	0019      	movs	r1, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689a      	ldr	r2, [r3, #8]
 8006bc8:	4b21      	ldr	r3, [pc, #132]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006bca:	430a      	orrs	r2, r1
 8006bcc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	2380      	movs	r3, #128	; 0x80
 8006bd4:	01db      	lsls	r3, r3, #7
 8006bd6:	4013      	ands	r3, r2
 8006bd8:	d015      	beq.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006bda:	4b1d      	ldr	r3, [pc, #116]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	0899      	lsrs	r1, r3, #2
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	691a      	ldr	r2, [r3, #16]
 8006be6:	4b1a      	ldr	r3, [pc, #104]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006be8:	430a      	orrs	r2, r1
 8006bea:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	691a      	ldr	r2, [r3, #16]
 8006bf0:	2380      	movs	r3, #128	; 0x80
 8006bf2:	05db      	lsls	r3, r3, #23
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d106      	bne.n	8006c06 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006bf8:	4b15      	ldr	r3, [pc, #84]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	4b14      	ldr	r3, [pc, #80]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006bfe:	2180      	movs	r1, #128	; 0x80
 8006c00:	0249      	lsls	r1, r1, #9
 8006c02:	430a      	orrs	r2, r1
 8006c04:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	2380      	movs	r3, #128	; 0x80
 8006c0c:	011b      	lsls	r3, r3, #4
 8006c0e:	4013      	ands	r3, r2
 8006c10:	d016      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006c12:	4b0f      	ldr	r3, [pc, #60]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c16:	4a15      	ldr	r2, [pc, #84]	; (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	0019      	movs	r1, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68da      	ldr	r2, [r3, #12]
 8006c20:	4b0b      	ldr	r3, [pc, #44]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006c22:	430a      	orrs	r2, r1
 8006c24:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68da      	ldr	r2, [r3, #12]
 8006c2a:	2380      	movs	r3, #128	; 0x80
 8006c2c:	01db      	lsls	r3, r3, #7
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d106      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006c32:	4b07      	ldr	r3, [pc, #28]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006c34:	68da      	ldr	r2, [r3, #12]
 8006c36:	4b06      	ldr	r3, [pc, #24]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006c38:	2180      	movs	r1, #128	; 0x80
 8006c3a:	0249      	lsls	r1, r1, #9
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006c40:	2312      	movs	r3, #18
 8006c42:	18fb      	adds	r3, r7, r3
 8006c44:	781b      	ldrb	r3, [r3, #0]
}
 8006c46:	0018      	movs	r0, r3
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	b006      	add	sp, #24
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	46c0      	nop			; (mov r8, r8)
 8006c50:	40021000 	.word	0x40021000
 8006c54:	40007000 	.word	0x40007000
 8006c58:	fffffcff 	.word	0xfffffcff
 8006c5c:	fffeffff 	.word	0xfffeffff
 8006c60:	00001388 	.word	0x00001388
 8006c64:	efffffff 	.word	0xefffffff
 8006c68:	ffffcfff 	.word	0xffffcfff
 8006c6c:	ffff3fff 	.word	0xffff3fff

08006c70 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006c70:	b5b0      	push	{r4, r5, r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006c78:	230f      	movs	r3, #15
 8006c7a:	18fb      	adds	r3, r7, r3
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d100      	bne.n	8006c88 <HAL_RTC_Init+0x18>
 8006c86:	e08c      	b.n	8006da2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2229      	movs	r2, #41	; 0x29
 8006c8c:	5c9b      	ldrb	r3, [r3, r2]
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2228      	movs	r2, #40	; 0x28
 8006c98:	2100      	movs	r1, #0
 8006c9a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2288      	movs	r2, #136	; 0x88
 8006ca0:	0212      	lsls	r2, r2, #8
 8006ca2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f7fd fb02 	bl	80042b0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2229      	movs	r2, #41	; 0x29
 8006cb0:	2102      	movs	r1, #2
 8006cb2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	2210      	movs	r2, #16
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	2b10      	cmp	r3, #16
 8006cc0:	d062      	beq.n	8006d88 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	22ca      	movs	r2, #202	; 0xca
 8006cc8:	625a      	str	r2, [r3, #36]	; 0x24
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2253      	movs	r2, #83	; 0x53
 8006cd0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006cd2:	250f      	movs	r5, #15
 8006cd4:	197c      	adds	r4, r7, r5
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	0018      	movs	r0, r3
 8006cda:	f000 f892 	bl	8006e02 <RTC_EnterInitMode>
 8006cde:	0003      	movs	r3, r0
 8006ce0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8006ce2:	0028      	movs	r0, r5
 8006ce4:	183b      	adds	r3, r7, r0
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d12c      	bne.n	8006d46 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	699a      	ldr	r2, [r3, #24]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	492e      	ldr	r1, [pc, #184]	; (8006db0 <HAL_RTC_Init+0x140>)
 8006cf8:	400a      	ands	r2, r1
 8006cfa:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	6999      	ldr	r1, [r3, #24]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	689a      	ldr	r2, [r3, #8]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	431a      	orrs	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	431a      	orrs	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	6912      	ldr	r2, [r2, #16]
 8006d22:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	6919      	ldr	r1, [r3, #16]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	041a      	lsls	r2, r3, #16
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	430a      	orrs	r2, r1
 8006d36:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006d38:	183c      	adds	r4, r7, r0
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	0018      	movs	r0, r3
 8006d3e:	f000 f8a3 	bl	8006e88 <RTC_ExitInitMode>
 8006d42:	0003      	movs	r3, r0
 8006d44:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8006d46:	230f      	movs	r3, #15
 8006d48:	18fb      	adds	r3, r7, r3
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d116      	bne.n	8006d7e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	699a      	ldr	r2, [r3, #24]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	00d2      	lsls	r2, r2, #3
 8006d5c:	08d2      	lsrs	r2, r2, #3
 8006d5e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	6999      	ldr	r1, [r3, #24]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	431a      	orrs	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	431a      	orrs	r2, r3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	430a      	orrs	r2, r1
 8006d7c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	22ff      	movs	r2, #255	; 0xff
 8006d84:	625a      	str	r2, [r3, #36]	; 0x24
 8006d86:	e003      	b.n	8006d90 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006d88:	230f      	movs	r3, #15
 8006d8a:	18fb      	adds	r3, r7, r3
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8006d90:	230f      	movs	r3, #15
 8006d92:	18fb      	adds	r3, r7, r3
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d103      	bne.n	8006da2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2229      	movs	r2, #41	; 0x29
 8006d9e:	2101      	movs	r1, #1
 8006da0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8006da2:	230f      	movs	r3, #15
 8006da4:	18fb      	adds	r3, r7, r3
 8006da6:	781b      	ldrb	r3, [r3, #0]
}
 8006da8:	0018      	movs	r0, r3
 8006daa:	46bd      	mov	sp, r7
 8006dac:	b004      	add	sp, #16
 8006dae:	bdb0      	pop	{r4, r5, r7, pc}
 8006db0:	fb8fffbf 	.word	0xfb8fffbf

08006db4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68da      	ldr	r2, [r3, #12]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	21a0      	movs	r1, #160	; 0xa0
 8006dc8:	438a      	bics	r2, r1
 8006dca:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006dcc:	f7fd fc18 	bl	8004600 <HAL_GetTick>
 8006dd0:	0003      	movs	r3, r0
 8006dd2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006dd4:	e00a      	b.n	8006dec <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006dd6:	f7fd fc13 	bl	8004600 <HAL_GetTick>
 8006dda:	0002      	movs	r2, r0
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	1ad2      	subs	r2, r2, r3
 8006de0:	23fa      	movs	r3, #250	; 0xfa
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d901      	bls.n	8006dec <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e006      	b.n	8006dfa <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	2220      	movs	r2, #32
 8006df4:	4013      	ands	r3, r2
 8006df6:	d0ee      	beq.n	8006dd6 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	b004      	add	sp, #16
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b084      	sub	sp, #16
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8006e0a:	230f      	movs	r3, #15
 8006e0c:	18fb      	adds	r3, r7, r3
 8006e0e:	2200      	movs	r2, #0
 8006e10:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	2240      	movs	r2, #64	; 0x40
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	d12c      	bne.n	8006e78 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68da      	ldr	r2, [r3, #12]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2180      	movs	r1, #128	; 0x80
 8006e2a:	430a      	orrs	r2, r1
 8006e2c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006e2e:	f7fd fbe7 	bl	8004600 <HAL_GetTick>
 8006e32:	0003      	movs	r3, r0
 8006e34:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006e36:	e014      	b.n	8006e62 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006e38:	f7fd fbe2 	bl	8004600 <HAL_GetTick>
 8006e3c:	0002      	movs	r2, r0
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	1ad2      	subs	r2, r2, r3
 8006e42:	200f      	movs	r0, #15
 8006e44:	183b      	adds	r3, r7, r0
 8006e46:	1839      	adds	r1, r7, r0
 8006e48:	7809      	ldrb	r1, [r1, #0]
 8006e4a:	7019      	strb	r1, [r3, #0]
 8006e4c:	23fa      	movs	r3, #250	; 0xfa
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d906      	bls.n	8006e62 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8006e54:	183b      	adds	r3, r7, r0
 8006e56:	2203      	movs	r2, #3
 8006e58:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2229      	movs	r2, #41	; 0x29
 8006e5e:	2103      	movs	r1, #3
 8006e60:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	2240      	movs	r2, #64	; 0x40
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	d104      	bne.n	8006e78 <RTC_EnterInitMode+0x76>
 8006e6e:	230f      	movs	r3, #15
 8006e70:	18fb      	adds	r3, r7, r3
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	2b03      	cmp	r3, #3
 8006e76:	d1df      	bne.n	8006e38 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006e78:	230f      	movs	r3, #15
 8006e7a:	18fb      	adds	r3, r7, r3
 8006e7c:	781b      	ldrb	r3, [r3, #0]
}
 8006e7e:	0018      	movs	r0, r3
 8006e80:	46bd      	mov	sp, r7
 8006e82:	b004      	add	sp, #16
 8006e84:	bd80      	pop	{r7, pc}
	...

08006e88 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006e88:	b590      	push	{r4, r7, lr}
 8006e8a:	b085      	sub	sp, #20
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e90:	240f      	movs	r4, #15
 8006e92:	193b      	adds	r3, r7, r4
 8006e94:	2200      	movs	r2, #0
 8006e96:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006e98:	4b1c      	ldr	r3, [pc, #112]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006e9a:	68da      	ldr	r2, [r3, #12]
 8006e9c:	4b1b      	ldr	r3, [pc, #108]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006e9e:	2180      	movs	r1, #128	; 0x80
 8006ea0:	438a      	bics	r2, r1
 8006ea2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006ea4:	4b19      	ldr	r3, [pc, #100]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006ea6:	699b      	ldr	r3, [r3, #24]
 8006ea8:	2220      	movs	r2, #32
 8006eaa:	4013      	ands	r3, r2
 8006eac:	d10d      	bne.n	8006eca <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	0018      	movs	r0, r3
 8006eb2:	f7ff ff7f 	bl	8006db4 <HAL_RTC_WaitForSynchro>
 8006eb6:	1e03      	subs	r3, r0, #0
 8006eb8:	d021      	beq.n	8006efe <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2229      	movs	r2, #41	; 0x29
 8006ebe:	2103      	movs	r1, #3
 8006ec0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006ec2:	193b      	adds	r3, r7, r4
 8006ec4:	2203      	movs	r2, #3
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	e019      	b.n	8006efe <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006eca:	4b10      	ldr	r3, [pc, #64]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006ecc:	699a      	ldr	r2, [r3, #24]
 8006ece:	4b0f      	ldr	r3, [pc, #60]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006ed0:	2120      	movs	r1, #32
 8006ed2:	438a      	bics	r2, r1
 8006ed4:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	0018      	movs	r0, r3
 8006eda:	f7ff ff6b 	bl	8006db4 <HAL_RTC_WaitForSynchro>
 8006ede:	1e03      	subs	r3, r0, #0
 8006ee0:	d007      	beq.n	8006ef2 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2229      	movs	r2, #41	; 0x29
 8006ee6:	2103      	movs	r1, #3
 8006ee8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006eea:	230f      	movs	r3, #15
 8006eec:	18fb      	adds	r3, r7, r3
 8006eee:	2203      	movs	r2, #3
 8006ef0:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006ef2:	4b06      	ldr	r3, [pc, #24]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006ef4:	699a      	ldr	r2, [r3, #24]
 8006ef6:	4b05      	ldr	r3, [pc, #20]	; (8006f0c <RTC_ExitInitMode+0x84>)
 8006ef8:	2120      	movs	r1, #32
 8006efa:	430a      	orrs	r2, r1
 8006efc:	619a      	str	r2, [r3, #24]
  }

  return status;
 8006efe:	230f      	movs	r3, #15
 8006f00:	18fb      	adds	r3, r7, r3
 8006f02:	781b      	ldrb	r3, [r3, #0]
}
 8006f04:	0018      	movs	r0, r3
 8006f06:	46bd      	mov	sp, r7
 8006f08:	b005      	add	sp, #20
 8006f0a:	bd90      	pop	{r4, r7, pc}
 8006f0c:	40002800 	.word	0x40002800

08006f10 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	001a      	movs	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	18d3      	adds	r3, r2, r3
 8006f28:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	33ff      	adds	r3, #255	; 0xff
 8006f30:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	18d3      	adds	r3, r2, r3
 8006f3a:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	601a      	str	r2, [r3, #0]
}
 8006f42:	46c0      	nop			; (mov r8, r8)
 8006f44:	46bd      	mov	sp, r7
 8006f46:	b006      	add	sp, #24
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b084      	sub	sp, #16
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
 8006f52:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	001a      	movs	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	18d3      	adds	r3, r2, r3
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	3301      	adds	r3, #1
 8006f66:	33ff      	adds	r3, #255	; 0xff
 8006f68:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	18d3      	adds	r3, r2, r3
 8006f72:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	681b      	ldr	r3, [r3, #0]
}
 8006f78:	0018      	movs	r0, r3
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	b004      	add	sp, #16
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b082      	sub	sp, #8
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d101      	bne.n	8006f92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e04a      	b.n	8007028 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	223d      	movs	r2, #61	; 0x3d
 8006f96:	5c9b      	ldrb	r3, [r3, r2]
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d107      	bne.n	8006fae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	223c      	movs	r2, #60	; 0x3c
 8006fa2:	2100      	movs	r1, #0
 8006fa4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	0018      	movs	r0, r3
 8006faa:	f7fd f9dd 	bl	8004368 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	223d      	movs	r2, #61	; 0x3d
 8006fb2:	2102      	movs	r1, #2
 8006fb4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	0019      	movs	r1, r3
 8006fc0:	0010      	movs	r0, r2
 8006fc2:	f000 fc0d 	bl	80077e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2248      	movs	r2, #72	; 0x48
 8006fca:	2101      	movs	r1, #1
 8006fcc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	223e      	movs	r2, #62	; 0x3e
 8006fd2:	2101      	movs	r1, #1
 8006fd4:	5499      	strb	r1, [r3, r2]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	223f      	movs	r2, #63	; 0x3f
 8006fda:	2101      	movs	r1, #1
 8006fdc:	5499      	strb	r1, [r3, r2]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2240      	movs	r2, #64	; 0x40
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	5499      	strb	r1, [r3, r2]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2241      	movs	r2, #65	; 0x41
 8006fea:	2101      	movs	r1, #1
 8006fec:	5499      	strb	r1, [r3, r2]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2242      	movs	r2, #66	; 0x42
 8006ff2:	2101      	movs	r1, #1
 8006ff4:	5499      	strb	r1, [r3, r2]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2243      	movs	r2, #67	; 0x43
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2244      	movs	r2, #68	; 0x44
 8007002:	2101      	movs	r1, #1
 8007004:	5499      	strb	r1, [r3, r2]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2245      	movs	r2, #69	; 0x45
 800700a:	2101      	movs	r1, #1
 800700c:	5499      	strb	r1, [r3, r2]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2246      	movs	r2, #70	; 0x46
 8007012:	2101      	movs	r1, #1
 8007014:	5499      	strb	r1, [r3, r2]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2247      	movs	r2, #71	; 0x47
 800701a:	2101      	movs	r1, #1
 800701c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	223d      	movs	r2, #61	; 0x3d
 8007022:	2101      	movs	r1, #1
 8007024:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	0018      	movs	r0, r3
 800702a:	46bd      	mov	sp, r7
 800702c:	b002      	add	sp, #8
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	223d      	movs	r2, #61	; 0x3d
 800703c:	5c9b      	ldrb	r3, [r3, r2]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b01      	cmp	r3, #1
 8007042:	d001      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e037      	b.n	80070b8 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	223d      	movs	r2, #61	; 0x3d
 800704c:	2102      	movs	r1, #2
 800704e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68da      	ldr	r2, [r3, #12]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2101      	movs	r1, #1
 800705c:	430a      	orrs	r2, r1
 800705e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a16      	ldr	r2, [pc, #88]	; (80070c0 <HAL_TIM_Base_Start_IT+0x90>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d004      	beq.n	8007074 <HAL_TIM_Base_Start_IT+0x44>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a15      	ldr	r2, [pc, #84]	; (80070c4 <HAL_TIM_Base_Start_IT+0x94>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d116      	bne.n	80070a2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	4a13      	ldr	r2, [pc, #76]	; (80070c8 <HAL_TIM_Base_Start_IT+0x98>)
 800707c:	4013      	ands	r3, r2
 800707e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2b06      	cmp	r3, #6
 8007084:	d016      	beq.n	80070b4 <HAL_TIM_Base_Start_IT+0x84>
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	2380      	movs	r3, #128	; 0x80
 800708a:	025b      	lsls	r3, r3, #9
 800708c:	429a      	cmp	r2, r3
 800708e:	d011      	beq.n	80070b4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2101      	movs	r1, #1
 800709c:	430a      	orrs	r2, r1
 800709e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070a0:	e008      	b.n	80070b4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2101      	movs	r1, #1
 80070ae:	430a      	orrs	r2, r1
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	e000      	b.n	80070b6 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b4:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	0018      	movs	r0, r3
 80070ba:	46bd      	mov	sp, r7
 80070bc:	b004      	add	sp, #16
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	40012c00 	.word	0x40012c00
 80070c4:	40000400 	.word	0x40000400
 80070c8:	00010007 	.word	0x00010007

080070cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e04a      	b.n	8007174 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	223d      	movs	r2, #61	; 0x3d
 80070e2:	5c9b      	ldrb	r3, [r3, r2]
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d107      	bne.n	80070fa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	223c      	movs	r2, #60	; 0x3c
 80070ee:	2100      	movs	r1, #0
 80070f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	0018      	movs	r0, r3
 80070f6:	f7fd f919 	bl	800432c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	223d      	movs	r2, #61	; 0x3d
 80070fe:	2102      	movs	r1, #2
 8007100:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	3304      	adds	r3, #4
 800710a:	0019      	movs	r1, r3
 800710c:	0010      	movs	r0, r2
 800710e:	f000 fb67 	bl	80077e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2248      	movs	r2, #72	; 0x48
 8007116:	2101      	movs	r1, #1
 8007118:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	223e      	movs	r2, #62	; 0x3e
 800711e:	2101      	movs	r1, #1
 8007120:	5499      	strb	r1, [r3, r2]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	223f      	movs	r2, #63	; 0x3f
 8007126:	2101      	movs	r1, #1
 8007128:	5499      	strb	r1, [r3, r2]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2240      	movs	r2, #64	; 0x40
 800712e:	2101      	movs	r1, #1
 8007130:	5499      	strb	r1, [r3, r2]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2241      	movs	r2, #65	; 0x41
 8007136:	2101      	movs	r1, #1
 8007138:	5499      	strb	r1, [r3, r2]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2242      	movs	r2, #66	; 0x42
 800713e:	2101      	movs	r1, #1
 8007140:	5499      	strb	r1, [r3, r2]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2243      	movs	r2, #67	; 0x43
 8007146:	2101      	movs	r1, #1
 8007148:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2244      	movs	r2, #68	; 0x44
 800714e:	2101      	movs	r1, #1
 8007150:	5499      	strb	r1, [r3, r2]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2245      	movs	r2, #69	; 0x45
 8007156:	2101      	movs	r1, #1
 8007158:	5499      	strb	r1, [r3, r2]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2246      	movs	r2, #70	; 0x46
 800715e:	2101      	movs	r1, #1
 8007160:	5499      	strb	r1, [r3, r2]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2247      	movs	r2, #71	; 0x47
 8007166:	2101      	movs	r1, #1
 8007168:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	223d      	movs	r2, #61	; 0x3d
 800716e:	2101      	movs	r1, #1
 8007170:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	0018      	movs	r0, r3
 8007176:	46bd      	mov	sp, r7
 8007178:	b002      	add	sp, #8
 800717a:	bd80      	pop	{r7, pc}

0800717c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d108      	bne.n	800719e <HAL_TIM_PWM_Start+0x22>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	223e      	movs	r2, #62	; 0x3e
 8007190:	5c9b      	ldrb	r3, [r3, r2]
 8007192:	b2db      	uxtb	r3, r3
 8007194:	3b01      	subs	r3, #1
 8007196:	1e5a      	subs	r2, r3, #1
 8007198:	4193      	sbcs	r3, r2
 800719a:	b2db      	uxtb	r3, r3
 800719c:	e037      	b.n	800720e <HAL_TIM_PWM_Start+0x92>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	2b04      	cmp	r3, #4
 80071a2:	d108      	bne.n	80071b6 <HAL_TIM_PWM_Start+0x3a>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	223f      	movs	r2, #63	; 0x3f
 80071a8:	5c9b      	ldrb	r3, [r3, r2]
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	3b01      	subs	r3, #1
 80071ae:	1e5a      	subs	r2, r3, #1
 80071b0:	4193      	sbcs	r3, r2
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	e02b      	b.n	800720e <HAL_TIM_PWM_Start+0x92>
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	2b08      	cmp	r3, #8
 80071ba:	d108      	bne.n	80071ce <HAL_TIM_PWM_Start+0x52>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2240      	movs	r2, #64	; 0x40
 80071c0:	5c9b      	ldrb	r3, [r3, r2]
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	3b01      	subs	r3, #1
 80071c6:	1e5a      	subs	r2, r3, #1
 80071c8:	4193      	sbcs	r3, r2
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	e01f      	b.n	800720e <HAL_TIM_PWM_Start+0x92>
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b0c      	cmp	r3, #12
 80071d2:	d108      	bne.n	80071e6 <HAL_TIM_PWM_Start+0x6a>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2241      	movs	r2, #65	; 0x41
 80071d8:	5c9b      	ldrb	r3, [r3, r2]
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	3b01      	subs	r3, #1
 80071de:	1e5a      	subs	r2, r3, #1
 80071e0:	4193      	sbcs	r3, r2
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	e013      	b.n	800720e <HAL_TIM_PWM_Start+0x92>
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	2b10      	cmp	r3, #16
 80071ea:	d108      	bne.n	80071fe <HAL_TIM_PWM_Start+0x82>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2242      	movs	r2, #66	; 0x42
 80071f0:	5c9b      	ldrb	r3, [r3, r2]
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	3b01      	subs	r3, #1
 80071f6:	1e5a      	subs	r2, r3, #1
 80071f8:	4193      	sbcs	r3, r2
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	e007      	b.n	800720e <HAL_TIM_PWM_Start+0x92>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2243      	movs	r2, #67	; 0x43
 8007202:	5c9b      	ldrb	r3, [r3, r2]
 8007204:	b2db      	uxtb	r3, r3
 8007206:	3b01      	subs	r3, #1
 8007208:	1e5a      	subs	r2, r3, #1
 800720a:	4193      	sbcs	r3, r2
 800720c:	b2db      	uxtb	r3, r3
 800720e:	2b00      	cmp	r3, #0
 8007210:	d001      	beq.n	8007216 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	e07b      	b.n	800730e <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d104      	bne.n	8007226 <HAL_TIM_PWM_Start+0xaa>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	223e      	movs	r2, #62	; 0x3e
 8007220:	2102      	movs	r1, #2
 8007222:	5499      	strb	r1, [r3, r2]
 8007224:	e023      	b.n	800726e <HAL_TIM_PWM_Start+0xf2>
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	2b04      	cmp	r3, #4
 800722a:	d104      	bne.n	8007236 <HAL_TIM_PWM_Start+0xba>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	223f      	movs	r2, #63	; 0x3f
 8007230:	2102      	movs	r1, #2
 8007232:	5499      	strb	r1, [r3, r2]
 8007234:	e01b      	b.n	800726e <HAL_TIM_PWM_Start+0xf2>
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	2b08      	cmp	r3, #8
 800723a:	d104      	bne.n	8007246 <HAL_TIM_PWM_Start+0xca>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2240      	movs	r2, #64	; 0x40
 8007240:	2102      	movs	r1, #2
 8007242:	5499      	strb	r1, [r3, r2]
 8007244:	e013      	b.n	800726e <HAL_TIM_PWM_Start+0xf2>
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	2b0c      	cmp	r3, #12
 800724a:	d104      	bne.n	8007256 <HAL_TIM_PWM_Start+0xda>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2241      	movs	r2, #65	; 0x41
 8007250:	2102      	movs	r1, #2
 8007252:	5499      	strb	r1, [r3, r2]
 8007254:	e00b      	b.n	800726e <HAL_TIM_PWM_Start+0xf2>
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	2b10      	cmp	r3, #16
 800725a:	d104      	bne.n	8007266 <HAL_TIM_PWM_Start+0xea>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2242      	movs	r2, #66	; 0x42
 8007260:	2102      	movs	r1, #2
 8007262:	5499      	strb	r1, [r3, r2]
 8007264:	e003      	b.n	800726e <HAL_TIM_PWM_Start+0xf2>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2243      	movs	r2, #67	; 0x43
 800726a:	2102      	movs	r1, #2
 800726c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	2201      	movs	r2, #1
 8007276:	0018      	movs	r0, r3
 8007278:	f000 fdba 	bl	8007df0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a25      	ldr	r2, [pc, #148]	; (8007318 <HAL_TIM_PWM_Start+0x19c>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d009      	beq.n	800729a <HAL_TIM_PWM_Start+0x11e>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a24      	ldr	r2, [pc, #144]	; (800731c <HAL_TIM_PWM_Start+0x1a0>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d004      	beq.n	800729a <HAL_TIM_PWM_Start+0x11e>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a22      	ldr	r2, [pc, #136]	; (8007320 <HAL_TIM_PWM_Start+0x1a4>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d101      	bne.n	800729e <HAL_TIM_PWM_Start+0x122>
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <HAL_TIM_PWM_Start+0x124>
 800729e:	2300      	movs	r3, #0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d008      	beq.n	80072b6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2180      	movs	r1, #128	; 0x80
 80072b0:	0209      	lsls	r1, r1, #8
 80072b2:	430a      	orrs	r2, r1
 80072b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a17      	ldr	r2, [pc, #92]	; (8007318 <HAL_TIM_PWM_Start+0x19c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d004      	beq.n	80072ca <HAL_TIM_PWM_Start+0x14e>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a17      	ldr	r2, [pc, #92]	; (8007324 <HAL_TIM_PWM_Start+0x1a8>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d116      	bne.n	80072f8 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	4a15      	ldr	r2, [pc, #84]	; (8007328 <HAL_TIM_PWM_Start+0x1ac>)
 80072d2:	4013      	ands	r3, r2
 80072d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2b06      	cmp	r3, #6
 80072da:	d016      	beq.n	800730a <HAL_TIM_PWM_Start+0x18e>
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	2380      	movs	r3, #128	; 0x80
 80072e0:	025b      	lsls	r3, r3, #9
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d011      	beq.n	800730a <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2101      	movs	r1, #1
 80072f2:	430a      	orrs	r2, r1
 80072f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072f6:	e008      	b.n	800730a <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2101      	movs	r1, #1
 8007304:	430a      	orrs	r2, r1
 8007306:	601a      	str	r2, [r3, #0]
 8007308:	e000      	b.n	800730c <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800730a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	0018      	movs	r0, r3
 8007310:	46bd      	mov	sp, r7
 8007312:	b004      	add	sp, #16
 8007314:	bd80      	pop	{r7, pc}
 8007316:	46c0      	nop			; (mov r8, r8)
 8007318:	40012c00 	.word	0x40012c00
 800731c:	40014400 	.word	0x40014400
 8007320:	40014800 	.word	0x40014800
 8007324:	40000400 	.word	0x40000400
 8007328:	00010007 	.word	0x00010007

0800732c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2202      	movs	r2, #2
 800733c:	4013      	ands	r3, r2
 800733e:	2b02      	cmp	r3, #2
 8007340:	d124      	bne.n	800738c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	2202      	movs	r2, #2
 800734a:	4013      	ands	r3, r2
 800734c:	2b02      	cmp	r3, #2
 800734e:	d11d      	bne.n	800738c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2203      	movs	r2, #3
 8007356:	4252      	negs	r2, r2
 8007358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	2203      	movs	r2, #3
 8007368:	4013      	ands	r3, r2
 800736a:	d004      	beq.n	8007376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	0018      	movs	r0, r3
 8007370:	f000 fa1e 	bl	80077b0 <HAL_TIM_IC_CaptureCallback>
 8007374:	e007      	b.n	8007386 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	0018      	movs	r0, r3
 800737a:	f000 fa11 	bl	80077a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	0018      	movs	r0, r3
 8007382:	f000 fa1d 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	2204      	movs	r2, #4
 8007394:	4013      	ands	r3, r2
 8007396:	2b04      	cmp	r3, #4
 8007398:	d125      	bne.n	80073e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	2204      	movs	r2, #4
 80073a2:	4013      	ands	r3, r2
 80073a4:	2b04      	cmp	r3, #4
 80073a6:	d11e      	bne.n	80073e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2205      	movs	r2, #5
 80073ae:	4252      	negs	r2, r2
 80073b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2202      	movs	r2, #2
 80073b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	23c0      	movs	r3, #192	; 0xc0
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4013      	ands	r3, r2
 80073c4:	d004      	beq.n	80073d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	0018      	movs	r0, r3
 80073ca:	f000 f9f1 	bl	80077b0 <HAL_TIM_IC_CaptureCallback>
 80073ce:	e007      	b.n	80073e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	0018      	movs	r0, r3
 80073d4:	f000 f9e4 	bl	80077a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	0018      	movs	r0, r3
 80073dc:	f000 f9f0 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	2208      	movs	r2, #8
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d124      	bne.n	800743e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	2208      	movs	r2, #8
 80073fc:	4013      	ands	r3, r2
 80073fe:	2b08      	cmp	r3, #8
 8007400:	d11d      	bne.n	800743e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2209      	movs	r2, #9
 8007408:	4252      	negs	r2, r2
 800740a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2204      	movs	r2, #4
 8007410:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	2203      	movs	r2, #3
 800741a:	4013      	ands	r3, r2
 800741c:	d004      	beq.n	8007428 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	0018      	movs	r0, r3
 8007422:	f000 f9c5 	bl	80077b0 <HAL_TIM_IC_CaptureCallback>
 8007426:	e007      	b.n	8007438 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	0018      	movs	r0, r3
 800742c:	f000 f9b8 	bl	80077a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	0018      	movs	r0, r3
 8007434:	f000 f9c4 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	2210      	movs	r2, #16
 8007446:	4013      	ands	r3, r2
 8007448:	2b10      	cmp	r3, #16
 800744a:	d125      	bne.n	8007498 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	2210      	movs	r2, #16
 8007454:	4013      	ands	r3, r2
 8007456:	2b10      	cmp	r3, #16
 8007458:	d11e      	bne.n	8007498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2211      	movs	r2, #17
 8007460:	4252      	negs	r2, r2
 8007462:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2208      	movs	r2, #8
 8007468:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	69da      	ldr	r2, [r3, #28]
 8007470:	23c0      	movs	r3, #192	; 0xc0
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4013      	ands	r3, r2
 8007476:	d004      	beq.n	8007482 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	0018      	movs	r0, r3
 800747c:	f000 f998 	bl	80077b0 <HAL_TIM_IC_CaptureCallback>
 8007480:	e007      	b.n	8007492 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	0018      	movs	r0, r3
 8007486:	f000 f98b 	bl	80077a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	0018      	movs	r0, r3
 800748e:	f000 f997 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	2201      	movs	r2, #1
 80074a0:	4013      	ands	r3, r2
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d10f      	bne.n	80074c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	2201      	movs	r2, #1
 80074ae:	4013      	ands	r3, r2
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d108      	bne.n	80074c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2202      	movs	r2, #2
 80074ba:	4252      	negs	r2, r2
 80074bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	0018      	movs	r0, r3
 80074c2:	f000 f965 	bl	8007790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	2280      	movs	r2, #128	; 0x80
 80074ce:	4013      	ands	r3, r2
 80074d0:	2b80      	cmp	r3, #128	; 0x80
 80074d2:	d10f      	bne.n	80074f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	2280      	movs	r2, #128	; 0x80
 80074dc:	4013      	ands	r3, r2
 80074de:	2b80      	cmp	r3, #128	; 0x80
 80074e0:	d108      	bne.n	80074f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2281      	movs	r2, #129	; 0x81
 80074e8:	4252      	negs	r2, r2
 80074ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	0018      	movs	r0, r3
 80074f0:	f000 fd0c 	bl	8007f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	691a      	ldr	r2, [r3, #16]
 80074fa:	2380      	movs	r3, #128	; 0x80
 80074fc:	005b      	lsls	r3, r3, #1
 80074fe:	401a      	ands	r2, r3
 8007500:	2380      	movs	r3, #128	; 0x80
 8007502:	005b      	lsls	r3, r3, #1
 8007504:	429a      	cmp	r2, r3
 8007506:	d10e      	bne.n	8007526 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	2280      	movs	r2, #128	; 0x80
 8007510:	4013      	ands	r3, r2
 8007512:	2b80      	cmp	r3, #128	; 0x80
 8007514:	d107      	bne.n	8007526 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a1c      	ldr	r2, [pc, #112]	; (800758c <HAL_TIM_IRQHandler+0x260>)
 800751c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	0018      	movs	r0, r3
 8007522:	f000 fcfb 	bl	8007f1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	2240      	movs	r2, #64	; 0x40
 800752e:	4013      	ands	r3, r2
 8007530:	2b40      	cmp	r3, #64	; 0x40
 8007532:	d10f      	bne.n	8007554 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	2240      	movs	r2, #64	; 0x40
 800753c:	4013      	ands	r3, r2
 800753e:	2b40      	cmp	r3, #64	; 0x40
 8007540:	d108      	bne.n	8007554 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2241      	movs	r2, #65	; 0x41
 8007548:	4252      	negs	r2, r2
 800754a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	0018      	movs	r0, r3
 8007550:	f000 f93e 	bl	80077d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	2220      	movs	r2, #32
 800755c:	4013      	ands	r3, r2
 800755e:	2b20      	cmp	r3, #32
 8007560:	d10f      	bne.n	8007582 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	2220      	movs	r2, #32
 800756a:	4013      	ands	r3, r2
 800756c:	2b20      	cmp	r3, #32
 800756e:	d108      	bne.n	8007582 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2221      	movs	r2, #33	; 0x21
 8007576:	4252      	negs	r2, r2
 8007578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	0018      	movs	r0, r3
 800757e:	f000 fcbd 	bl	8007efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007582:	46c0      	nop			; (mov r8, r8)
 8007584:	46bd      	mov	sp, r7
 8007586:	b002      	add	sp, #8
 8007588:	bd80      	pop	{r7, pc}
 800758a:	46c0      	nop			; (mov r8, r8)
 800758c:	fffffeff 	.word	0xfffffeff

08007590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800759c:	2317      	movs	r3, #23
 800759e:	18fb      	adds	r3, r7, r3
 80075a0:	2200      	movs	r2, #0
 80075a2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	223c      	movs	r2, #60	; 0x3c
 80075a8:	5c9b      	ldrb	r3, [r3, r2]
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d101      	bne.n	80075b2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80075ae:	2302      	movs	r3, #2
 80075b0:	e0e5      	b.n	800777e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	223c      	movs	r2, #60	; 0x3c
 80075b6:	2101      	movs	r1, #1
 80075b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b14      	cmp	r3, #20
 80075be:	d900      	bls.n	80075c2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80075c0:	e0d1      	b.n	8007766 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	009a      	lsls	r2, r3, #2
 80075c6:	4b70      	ldr	r3, [pc, #448]	; (8007788 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80075c8:	18d3      	adds	r3, r2, r3
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	0011      	movs	r1, r2
 80075d6:	0018      	movs	r0, r3
 80075d8:	f000 f96e 	bl	80078b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	699a      	ldr	r2, [r3, #24]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	2108      	movs	r1, #8
 80075e8:	430a      	orrs	r2, r1
 80075ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699a      	ldr	r2, [r3, #24]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2104      	movs	r1, #4
 80075f8:	438a      	bics	r2, r1
 80075fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6999      	ldr	r1, [r3, #24]
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	691a      	ldr	r2, [r3, #16]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	430a      	orrs	r2, r1
 800760c:	619a      	str	r2, [r3, #24]
      break;
 800760e:	e0af      	b.n	8007770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	0011      	movs	r1, r2
 8007618:	0018      	movs	r0, r3
 800761a:	f000 f9cd 	bl	80079b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	699a      	ldr	r2, [r3, #24]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2180      	movs	r1, #128	; 0x80
 800762a:	0109      	lsls	r1, r1, #4
 800762c:	430a      	orrs	r2, r1
 800762e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	699a      	ldr	r2, [r3, #24]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4954      	ldr	r1, [pc, #336]	; (800778c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800763c:	400a      	ands	r2, r1
 800763e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6999      	ldr	r1, [r3, #24]
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	021a      	lsls	r2, r3, #8
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	619a      	str	r2, [r3, #24]
      break;
 8007654:	e08c      	b.n	8007770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68ba      	ldr	r2, [r7, #8]
 800765c:	0011      	movs	r1, r2
 800765e:	0018      	movs	r0, r3
 8007660:	f000 fa28 	bl	8007ab4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	69da      	ldr	r2, [r3, #28]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2108      	movs	r1, #8
 8007670:	430a      	orrs	r2, r1
 8007672:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	69da      	ldr	r2, [r3, #28]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2104      	movs	r1, #4
 8007680:	438a      	bics	r2, r1
 8007682:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	69d9      	ldr	r1, [r3, #28]
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	691a      	ldr	r2, [r3, #16]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	430a      	orrs	r2, r1
 8007694:	61da      	str	r2, [r3, #28]
      break;
 8007696:	e06b      	b.n	8007770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	0011      	movs	r1, r2
 80076a0:	0018      	movs	r0, r3
 80076a2:	f000 fa89 	bl	8007bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	69da      	ldr	r2, [r3, #28]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2180      	movs	r1, #128	; 0x80
 80076b2:	0109      	lsls	r1, r1, #4
 80076b4:	430a      	orrs	r2, r1
 80076b6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	69da      	ldr	r2, [r3, #28]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4932      	ldr	r1, [pc, #200]	; (800778c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80076c4:	400a      	ands	r2, r1
 80076c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	69d9      	ldr	r1, [r3, #28]
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	021a      	lsls	r2, r3, #8
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	430a      	orrs	r2, r1
 80076da:	61da      	str	r2, [r3, #28]
      break;
 80076dc:	e048      	b.n	8007770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	0011      	movs	r1, r2
 80076e6:	0018      	movs	r0, r3
 80076e8:	f000 faca 	bl	8007c80 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2108      	movs	r1, #8
 80076f8:	430a      	orrs	r2, r1
 80076fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2104      	movs	r1, #4
 8007708:	438a      	bics	r2, r1
 800770a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	691a      	ldr	r2, [r3, #16]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	430a      	orrs	r2, r1
 800771c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800771e:	e027      	b.n	8007770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68ba      	ldr	r2, [r7, #8]
 8007726:	0011      	movs	r1, r2
 8007728:	0018      	movs	r0, r3
 800772a:	f000 fb03 	bl	8007d34 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2180      	movs	r1, #128	; 0x80
 800773a:	0109      	lsls	r1, r1, #4
 800773c:	430a      	orrs	r2, r1
 800773e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4910      	ldr	r1, [pc, #64]	; (800778c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800774c:	400a      	ands	r2, r1
 800774e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	021a      	lsls	r2, r3, #8
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	430a      	orrs	r2, r1
 8007762:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007764:	e004      	b.n	8007770 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8007766:	2317      	movs	r3, #23
 8007768:	18fb      	adds	r3, r7, r3
 800776a:	2201      	movs	r2, #1
 800776c:	701a      	strb	r2, [r3, #0]
      break;
 800776e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	223c      	movs	r2, #60	; 0x3c
 8007774:	2100      	movs	r1, #0
 8007776:	5499      	strb	r1, [r3, r2]

  return status;
 8007778:	2317      	movs	r3, #23
 800777a:	18fb      	adds	r3, r7, r3
 800777c:	781b      	ldrb	r3, [r3, #0]
}
 800777e:	0018      	movs	r0, r3
 8007780:	46bd      	mov	sp, r7
 8007782:	b006      	add	sp, #24
 8007784:	bd80      	pop	{r7, pc}
 8007786:	46c0      	nop			; (mov r8, r8)
 8007788:	08008ea4 	.word	0x08008ea4
 800778c:	fffffbff 	.word	0xfffffbff

08007790 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007798:	46c0      	nop			; (mov r8, r8)
 800779a:	46bd      	mov	sp, r7
 800779c:	b002      	add	sp, #8
 800779e:	bd80      	pop	{r7, pc}

080077a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077a8:	46c0      	nop			; (mov r8, r8)
 80077aa:	46bd      	mov	sp, r7
 80077ac:	b002      	add	sp, #8
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077b8:	46c0      	nop			; (mov r8, r8)
 80077ba:	46bd      	mov	sp, r7
 80077bc:	b002      	add	sp, #8
 80077be:	bd80      	pop	{r7, pc}

080077c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077c8:	46c0      	nop			; (mov r8, r8)
 80077ca:	46bd      	mov	sp, r7
 80077cc:	b002      	add	sp, #8
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077d8:	46c0      	nop			; (mov r8, r8)
 80077da:	46bd      	mov	sp, r7
 80077dc:	b002      	add	sp, #8
 80077de:	bd80      	pop	{r7, pc}

080077e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a2b      	ldr	r2, [pc, #172]	; (80078a0 <TIM_Base_SetConfig+0xc0>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d003      	beq.n	8007800 <TIM_Base_SetConfig+0x20>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a2a      	ldr	r2, [pc, #168]	; (80078a4 <TIM_Base_SetConfig+0xc4>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d108      	bne.n	8007812 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2270      	movs	r2, #112	; 0x70
 8007804:	4393      	bics	r3, r2
 8007806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	4313      	orrs	r3, r2
 8007810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a22      	ldr	r2, [pc, #136]	; (80078a0 <TIM_Base_SetConfig+0xc0>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d00f      	beq.n	800783a <TIM_Base_SetConfig+0x5a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a21      	ldr	r2, [pc, #132]	; (80078a4 <TIM_Base_SetConfig+0xc4>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d00b      	beq.n	800783a <TIM_Base_SetConfig+0x5a>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a20      	ldr	r2, [pc, #128]	; (80078a8 <TIM_Base_SetConfig+0xc8>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d007      	beq.n	800783a <TIM_Base_SetConfig+0x5a>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a1f      	ldr	r2, [pc, #124]	; (80078ac <TIM_Base_SetConfig+0xcc>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d003      	beq.n	800783a <TIM_Base_SetConfig+0x5a>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a1e      	ldr	r2, [pc, #120]	; (80078b0 <TIM_Base_SetConfig+0xd0>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d108      	bne.n	800784c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	4a1d      	ldr	r2, [pc, #116]	; (80078b4 <TIM_Base_SetConfig+0xd4>)
 800783e:	4013      	ands	r3, r2
 8007840:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	68fa      	ldr	r2, [r7, #12]
 8007848:	4313      	orrs	r3, r2
 800784a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2280      	movs	r2, #128	; 0x80
 8007850:	4393      	bics	r3, r2
 8007852:	001a      	movs	r2, r3
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	695b      	ldr	r3, [r3, #20]
 8007858:	4313      	orrs	r3, r2
 800785a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a0a      	ldr	r2, [pc, #40]	; (80078a0 <TIM_Base_SetConfig+0xc0>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d007      	beq.n	800788a <TIM_Base_SetConfig+0xaa>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a0b      	ldr	r2, [pc, #44]	; (80078ac <TIM_Base_SetConfig+0xcc>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d003      	beq.n	800788a <TIM_Base_SetConfig+0xaa>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a0a      	ldr	r2, [pc, #40]	; (80078b0 <TIM_Base_SetConfig+0xd0>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d103      	bne.n	8007892 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	691a      	ldr	r2, [r3, #16]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2201      	movs	r2, #1
 8007896:	615a      	str	r2, [r3, #20]
}
 8007898:	46c0      	nop			; (mov r8, r8)
 800789a:	46bd      	mov	sp, r7
 800789c:	b004      	add	sp, #16
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	40012c00 	.word	0x40012c00
 80078a4:	40000400 	.word	0x40000400
 80078a8:	40002000 	.word	0x40002000
 80078ac:	40014400 	.word	0x40014400
 80078b0:	40014800 	.word	0x40014800
 80078b4:	fffffcff 	.word	0xfffffcff

080078b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a1b      	ldr	r3, [r3, #32]
 80078c6:	2201      	movs	r2, #1
 80078c8:	4393      	bics	r3, r2
 80078ca:	001a      	movs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	699b      	ldr	r3, [r3, #24]
 80078e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	4a2e      	ldr	r2, [pc, #184]	; (80079a0 <TIM_OC1_SetConfig+0xe8>)
 80078e6:	4013      	ands	r3, r2
 80078e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2203      	movs	r2, #3
 80078ee:	4393      	bics	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	2202      	movs	r2, #2
 8007900:	4393      	bics	r3, r2
 8007902:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	4313      	orrs	r3, r2
 800790c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a24      	ldr	r2, [pc, #144]	; (80079a4 <TIM_OC1_SetConfig+0xec>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d007      	beq.n	8007926 <TIM_OC1_SetConfig+0x6e>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a23      	ldr	r2, [pc, #140]	; (80079a8 <TIM_OC1_SetConfig+0xf0>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d003      	beq.n	8007926 <TIM_OC1_SetConfig+0x6e>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a22      	ldr	r2, [pc, #136]	; (80079ac <TIM_OC1_SetConfig+0xf4>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d10c      	bne.n	8007940 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	2208      	movs	r2, #8
 800792a:	4393      	bics	r3, r2
 800792c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2204      	movs	r2, #4
 800793c:	4393      	bics	r3, r2
 800793e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a18      	ldr	r2, [pc, #96]	; (80079a4 <TIM_OC1_SetConfig+0xec>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d007      	beq.n	8007958 <TIM_OC1_SetConfig+0xa0>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a17      	ldr	r2, [pc, #92]	; (80079a8 <TIM_OC1_SetConfig+0xf0>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d003      	beq.n	8007958 <TIM_OC1_SetConfig+0xa0>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a16      	ldr	r2, [pc, #88]	; (80079ac <TIM_OC1_SetConfig+0xf4>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d111      	bne.n	800797c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	4a15      	ldr	r2, [pc, #84]	; (80079b0 <TIM_OC1_SetConfig+0xf8>)
 800795c:	4013      	ands	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	4a14      	ldr	r2, [pc, #80]	; (80079b4 <TIM_OC1_SetConfig+0xfc>)
 8007964:	4013      	ands	r3, r2
 8007966:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	693a      	ldr	r2, [r7, #16]
 800796e:	4313      	orrs	r3, r2
 8007970:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	4313      	orrs	r3, r2
 800797a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	693a      	ldr	r2, [r7, #16]
 8007980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	685a      	ldr	r2, [r3, #4]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	697a      	ldr	r2, [r7, #20]
 8007994:	621a      	str	r2, [r3, #32]
}
 8007996:	46c0      	nop			; (mov r8, r8)
 8007998:	46bd      	mov	sp, r7
 800799a:	b006      	add	sp, #24
 800799c:	bd80      	pop	{r7, pc}
 800799e:	46c0      	nop			; (mov r8, r8)
 80079a0:	fffeff8f 	.word	0xfffeff8f
 80079a4:	40012c00 	.word	0x40012c00
 80079a8:	40014400 	.word	0x40014400
 80079ac:	40014800 	.word	0x40014800
 80079b0:	fffffeff 	.word	0xfffffeff
 80079b4:	fffffdff 	.word	0xfffffdff

080079b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	2210      	movs	r2, #16
 80079c8:	4393      	bics	r3, r2
 80079ca:	001a      	movs	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	699b      	ldr	r3, [r3, #24]
 80079e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	4a2c      	ldr	r2, [pc, #176]	; (8007a98 <TIM_OC2_SetConfig+0xe0>)
 80079e6:	4013      	ands	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	4a2b      	ldr	r2, [pc, #172]	; (8007a9c <TIM_OC2_SetConfig+0xe4>)
 80079ee:	4013      	ands	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	021b      	lsls	r3, r3, #8
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2220      	movs	r2, #32
 8007a02:	4393      	bics	r3, r2
 8007a04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	011b      	lsls	r3, r3, #4
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a22      	ldr	r2, [pc, #136]	; (8007aa0 <TIM_OC2_SetConfig+0xe8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d10d      	bne.n	8007a36 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	2280      	movs	r2, #128	; 0x80
 8007a1e:	4393      	bics	r3, r2
 8007a20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	011b      	lsls	r3, r3, #4
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	2240      	movs	r2, #64	; 0x40
 8007a32:	4393      	bics	r3, r2
 8007a34:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a19      	ldr	r2, [pc, #100]	; (8007aa0 <TIM_OC2_SetConfig+0xe8>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d007      	beq.n	8007a4e <TIM_OC2_SetConfig+0x96>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a18      	ldr	r2, [pc, #96]	; (8007aa4 <TIM_OC2_SetConfig+0xec>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d003      	beq.n	8007a4e <TIM_OC2_SetConfig+0x96>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a17      	ldr	r2, [pc, #92]	; (8007aa8 <TIM_OC2_SetConfig+0xf0>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d113      	bne.n	8007a76 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	4a16      	ldr	r2, [pc, #88]	; (8007aac <TIM_OC2_SetConfig+0xf4>)
 8007a52:	4013      	ands	r3, r2
 8007a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	4a15      	ldr	r2, [pc, #84]	; (8007ab0 <TIM_OC2_SetConfig+0xf8>)
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	009b      	lsls	r3, r3, #2
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	621a      	str	r2, [r3, #32]
}
 8007a90:	46c0      	nop			; (mov r8, r8)
 8007a92:	46bd      	mov	sp, r7
 8007a94:	b006      	add	sp, #24
 8007a96:	bd80      	pop	{r7, pc}
 8007a98:	feff8fff 	.word	0xfeff8fff
 8007a9c:	fffffcff 	.word	0xfffffcff
 8007aa0:	40012c00 	.word	0x40012c00
 8007aa4:	40014400 	.word	0x40014400
 8007aa8:	40014800 	.word	0x40014800
 8007aac:	fffffbff 	.word	0xfffffbff
 8007ab0:	fffff7ff 	.word	0xfffff7ff

08007ab4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b086      	sub	sp, #24
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	4a33      	ldr	r2, [pc, #204]	; (8007b90 <TIM_OC3_SetConfig+0xdc>)
 8007ac4:	401a      	ands	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a1b      	ldr	r3, [r3, #32]
 8007ace:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	4a2d      	ldr	r2, [pc, #180]	; (8007b94 <TIM_OC3_SetConfig+0xe0>)
 8007ae0:	4013      	ands	r3, r2
 8007ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2203      	movs	r2, #3
 8007ae8:	4393      	bics	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	4a27      	ldr	r2, [pc, #156]	; (8007b98 <TIM_OC3_SetConfig+0xe4>)
 8007afa:	4013      	ands	r3, r2
 8007afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	021b      	lsls	r3, r3, #8
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a23      	ldr	r2, [pc, #140]	; (8007b9c <TIM_OC3_SetConfig+0xe8>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d10d      	bne.n	8007b2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	4a22      	ldr	r2, [pc, #136]	; (8007ba0 <TIM_OC3_SetConfig+0xec>)
 8007b16:	4013      	ands	r3, r2
 8007b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	021b      	lsls	r3, r3, #8
 8007b20:	697a      	ldr	r2, [r7, #20]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	4a1e      	ldr	r2, [pc, #120]	; (8007ba4 <TIM_OC3_SetConfig+0xf0>)
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a1a      	ldr	r2, [pc, #104]	; (8007b9c <TIM_OC3_SetConfig+0xe8>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d007      	beq.n	8007b46 <TIM_OC3_SetConfig+0x92>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a1b      	ldr	r2, [pc, #108]	; (8007ba8 <TIM_OC3_SetConfig+0xf4>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d003      	beq.n	8007b46 <TIM_OC3_SetConfig+0x92>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a1a      	ldr	r2, [pc, #104]	; (8007bac <TIM_OC3_SetConfig+0xf8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d113      	bne.n	8007b6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	4a19      	ldr	r2, [pc, #100]	; (8007bb0 <TIM_OC3_SetConfig+0xfc>)
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	4a18      	ldr	r2, [pc, #96]	; (8007bb4 <TIM_OC3_SetConfig+0x100>)
 8007b52:	4013      	ands	r3, r2
 8007b54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	011b      	lsls	r3, r3, #4
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	699b      	ldr	r3, [r3, #24]
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	685a      	ldr	r2, [r3, #4]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	621a      	str	r2, [r3, #32]
}
 8007b88:	46c0      	nop			; (mov r8, r8)
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	b006      	add	sp, #24
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	fffffeff 	.word	0xfffffeff
 8007b94:	fffeff8f 	.word	0xfffeff8f
 8007b98:	fffffdff 	.word	0xfffffdff
 8007b9c:	40012c00 	.word	0x40012c00
 8007ba0:	fffff7ff 	.word	0xfffff7ff
 8007ba4:	fffffbff 	.word	0xfffffbff
 8007ba8:	40014400 	.word	0x40014400
 8007bac:	40014800 	.word	0x40014800
 8007bb0:	ffffefff 	.word	0xffffefff
 8007bb4:	ffffdfff 	.word	0xffffdfff

08007bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b086      	sub	sp, #24
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	4a26      	ldr	r2, [pc, #152]	; (8007c60 <TIM_OC4_SetConfig+0xa8>)
 8007bc8:	401a      	ands	r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	69db      	ldr	r3, [r3, #28]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	4a20      	ldr	r2, [pc, #128]	; (8007c64 <TIM_OC4_SetConfig+0xac>)
 8007be4:	4013      	ands	r3, r2
 8007be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	4a1f      	ldr	r2, [pc, #124]	; (8007c68 <TIM_OC4_SetConfig+0xb0>)
 8007bec:	4013      	ands	r3, r2
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	021b      	lsls	r3, r3, #8
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	4a1b      	ldr	r2, [pc, #108]	; (8007c6c <TIM_OC4_SetConfig+0xb4>)
 8007c00:	4013      	ands	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	031b      	lsls	r3, r3, #12
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a17      	ldr	r2, [pc, #92]	; (8007c70 <TIM_OC4_SetConfig+0xb8>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d007      	beq.n	8007c28 <TIM_OC4_SetConfig+0x70>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a16      	ldr	r2, [pc, #88]	; (8007c74 <TIM_OC4_SetConfig+0xbc>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d003      	beq.n	8007c28 <TIM_OC4_SetConfig+0x70>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4a15      	ldr	r2, [pc, #84]	; (8007c78 <TIM_OC4_SetConfig+0xc0>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d109      	bne.n	8007c3c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	4a14      	ldr	r2, [pc, #80]	; (8007c7c <TIM_OC4_SetConfig+0xc4>)
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	019b      	lsls	r3, r3, #6
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	697a      	ldr	r2, [r7, #20]
 8007c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	685a      	ldr	r2, [r3, #4]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	621a      	str	r2, [r3, #32]
}
 8007c56:	46c0      	nop			; (mov r8, r8)
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	b006      	add	sp, #24
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	46c0      	nop			; (mov r8, r8)
 8007c60:	ffffefff 	.word	0xffffefff
 8007c64:	feff8fff 	.word	0xfeff8fff
 8007c68:	fffffcff 	.word	0xfffffcff
 8007c6c:	ffffdfff 	.word	0xffffdfff
 8007c70:	40012c00 	.word	0x40012c00
 8007c74:	40014400 	.word	0x40014400
 8007c78:	40014800 	.word	0x40014800
 8007c7c:	ffffbfff 	.word	0xffffbfff

08007c80 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a1b      	ldr	r3, [r3, #32]
 8007c8e:	4a23      	ldr	r2, [pc, #140]	; (8007d1c <TIM_OC5_SetConfig+0x9c>)
 8007c90:	401a      	ands	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	4a1d      	ldr	r2, [pc, #116]	; (8007d20 <TIM_OC5_SetConfig+0xa0>)
 8007cac:	4013      	ands	r3, r2
 8007cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	4a19      	ldr	r2, [pc, #100]	; (8007d24 <TIM_OC5_SetConfig+0xa4>)
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	041b      	lsls	r3, r3, #16
 8007cc8:	693a      	ldr	r2, [r7, #16]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a15      	ldr	r2, [pc, #84]	; (8007d28 <TIM_OC5_SetConfig+0xa8>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d007      	beq.n	8007ce6 <TIM_OC5_SetConfig+0x66>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a14      	ldr	r2, [pc, #80]	; (8007d2c <TIM_OC5_SetConfig+0xac>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d003      	beq.n	8007ce6 <TIM_OC5_SetConfig+0x66>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a13      	ldr	r2, [pc, #76]	; (8007d30 <TIM_OC5_SetConfig+0xb0>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d109      	bne.n	8007cfa <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	4a0c      	ldr	r2, [pc, #48]	; (8007d1c <TIM_OC5_SetConfig+0x9c>)
 8007cea:	4013      	ands	r3, r2
 8007cec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	695b      	ldr	r3, [r3, #20]
 8007cf2:	021b      	lsls	r3, r3, #8
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	685a      	ldr	r2, [r3, #4]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	693a      	ldr	r2, [r7, #16]
 8007d12:	621a      	str	r2, [r3, #32]
}
 8007d14:	46c0      	nop			; (mov r8, r8)
 8007d16:	46bd      	mov	sp, r7
 8007d18:	b006      	add	sp, #24
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	fffeffff 	.word	0xfffeffff
 8007d20:	fffeff8f 	.word	0xfffeff8f
 8007d24:	fffdffff 	.word	0xfffdffff
 8007d28:	40012c00 	.word	0x40012c00
 8007d2c:	40014400 	.word	0x40014400
 8007d30:	40014800 	.word	0x40014800

08007d34 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b086      	sub	sp, #24
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	4a24      	ldr	r2, [pc, #144]	; (8007dd4 <TIM_OC6_SetConfig+0xa0>)
 8007d44:	401a      	ands	r2, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4a1e      	ldr	r2, [pc, #120]	; (8007dd8 <TIM_OC6_SetConfig+0xa4>)
 8007d60:	4013      	ands	r3, r2
 8007d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	021b      	lsls	r3, r3, #8
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	4a1a      	ldr	r2, [pc, #104]	; (8007ddc <TIM_OC6_SetConfig+0xa8>)
 8007d74:	4013      	ands	r3, r2
 8007d76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	051b      	lsls	r3, r3, #20
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a16      	ldr	r2, [pc, #88]	; (8007de0 <TIM_OC6_SetConfig+0xac>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d007      	beq.n	8007d9c <TIM_OC6_SetConfig+0x68>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	4a15      	ldr	r2, [pc, #84]	; (8007de4 <TIM_OC6_SetConfig+0xb0>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d003      	beq.n	8007d9c <TIM_OC6_SetConfig+0x68>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	4a14      	ldr	r2, [pc, #80]	; (8007de8 <TIM_OC6_SetConfig+0xb4>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d109      	bne.n	8007db0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	4a13      	ldr	r2, [pc, #76]	; (8007dec <TIM_OC6_SetConfig+0xb8>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	695b      	ldr	r3, [r3, #20]
 8007da8:	029b      	lsls	r3, r3, #10
 8007daa:	697a      	ldr	r2, [r7, #20]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	685a      	ldr	r2, [r3, #4]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	621a      	str	r2, [r3, #32]
}
 8007dca:	46c0      	nop			; (mov r8, r8)
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	b006      	add	sp, #24
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	46c0      	nop			; (mov r8, r8)
 8007dd4:	ffefffff 	.word	0xffefffff
 8007dd8:	feff8fff 	.word	0xfeff8fff
 8007ddc:	ffdfffff 	.word	0xffdfffff
 8007de0:	40012c00 	.word	0x40012c00
 8007de4:	40014400 	.word	0x40014400
 8007de8:	40014800 	.word	0x40014800
 8007dec:	fffbffff 	.word	0xfffbffff

08007df0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	221f      	movs	r2, #31
 8007e00:	4013      	ands	r3, r2
 8007e02:	2201      	movs	r2, #1
 8007e04:	409a      	lsls	r2, r3
 8007e06:	0013      	movs	r3, r2
 8007e08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6a1b      	ldr	r3, [r3, #32]
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	43d2      	mvns	r2, r2
 8007e12:	401a      	ands	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	6a1a      	ldr	r2, [r3, #32]
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	211f      	movs	r1, #31
 8007e20:	400b      	ands	r3, r1
 8007e22:	6879      	ldr	r1, [r7, #4]
 8007e24:	4099      	lsls	r1, r3
 8007e26:	000b      	movs	r3, r1
 8007e28:	431a      	orrs	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	621a      	str	r2, [r3, #32]
}
 8007e2e:	46c0      	nop			; (mov r8, r8)
 8007e30:	46bd      	mov	sp, r7
 8007e32:	b006      	add	sp, #24
 8007e34:	bd80      	pop	{r7, pc}
	...

08007e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	223c      	movs	r2, #60	; 0x3c
 8007e46:	5c9b      	ldrb	r3, [r3, r2]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d101      	bne.n	8007e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	e04a      	b.n	8007ee6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	223c      	movs	r2, #60	; 0x3c
 8007e54:	2101      	movs	r1, #1
 8007e56:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	223d      	movs	r2, #61	; 0x3d
 8007e5c:	2102      	movs	r1, #2
 8007e5e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a1e      	ldr	r2, [pc, #120]	; (8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d108      	bne.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	4a1d      	ldr	r2, [pc, #116]	; (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8007e7e:	4013      	ands	r3, r2
 8007e80:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2270      	movs	r2, #112	; 0x70
 8007e90:	4393      	bics	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68fa      	ldr	r2, [r7, #12]
 8007ea4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a11      	ldr	r2, [pc, #68]	; (8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d004      	beq.n	8007eba <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a10      	ldr	r2, [pc, #64]	; (8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d10c      	bne.n	8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	2280      	movs	r2, #128	; 0x80
 8007ebe:	4393      	bics	r3, r2
 8007ec0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	223d      	movs	r2, #61	; 0x3d
 8007ed8:	2101      	movs	r1, #1
 8007eda:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	223c      	movs	r2, #60	; 0x3c
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ee4:	2300      	movs	r3, #0
}
 8007ee6:	0018      	movs	r0, r3
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	b004      	add	sp, #16
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	46c0      	nop			; (mov r8, r8)
 8007ef0:	40012c00 	.word	0x40012c00
 8007ef4:	ff0fffff 	.word	0xff0fffff
 8007ef8:	40000400 	.word	0x40000400

08007efc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b082      	sub	sp, #8
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f04:	46c0      	nop			; (mov r8, r8)
 8007f06:	46bd      	mov	sp, r7
 8007f08:	b002      	add	sp, #8
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b082      	sub	sp, #8
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f14:	46c0      	nop			; (mov r8, r8)
 8007f16:	46bd      	mov	sp, r7
 8007f18:	b002      	add	sp, #8
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007f24:	46c0      	nop			; (mov r8, r8)
 8007f26:	46bd      	mov	sp, r7
 8007f28:	b002      	add	sp, #8
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <memset>:
 8007f2c:	0003      	movs	r3, r0
 8007f2e:	1882      	adds	r2, r0, r2
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d100      	bne.n	8007f36 <memset+0xa>
 8007f34:	4770      	bx	lr
 8007f36:	7019      	strb	r1, [r3, #0]
 8007f38:	3301      	adds	r3, #1
 8007f3a:	e7f9      	b.n	8007f30 <memset+0x4>

08007f3c <__errno>:
 8007f3c:	4b01      	ldr	r3, [pc, #4]	; (8007f44 <__errno+0x8>)
 8007f3e:	6818      	ldr	r0, [r3, #0]
 8007f40:	4770      	bx	lr
 8007f42:	46c0      	nop			; (mov r8, r8)
 8007f44:	20000060 	.word	0x20000060

08007f48 <__libc_init_array>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	2600      	movs	r6, #0
 8007f4c:	4c0c      	ldr	r4, [pc, #48]	; (8007f80 <__libc_init_array+0x38>)
 8007f4e:	4d0d      	ldr	r5, [pc, #52]	; (8007f84 <__libc_init_array+0x3c>)
 8007f50:	1b64      	subs	r4, r4, r5
 8007f52:	10a4      	asrs	r4, r4, #2
 8007f54:	42a6      	cmp	r6, r4
 8007f56:	d109      	bne.n	8007f6c <__libc_init_array+0x24>
 8007f58:	2600      	movs	r6, #0
 8007f5a:	f000 ff25 	bl	8008da8 <_init>
 8007f5e:	4c0a      	ldr	r4, [pc, #40]	; (8007f88 <__libc_init_array+0x40>)
 8007f60:	4d0a      	ldr	r5, [pc, #40]	; (8007f8c <__libc_init_array+0x44>)
 8007f62:	1b64      	subs	r4, r4, r5
 8007f64:	10a4      	asrs	r4, r4, #2
 8007f66:	42a6      	cmp	r6, r4
 8007f68:	d105      	bne.n	8007f76 <__libc_init_array+0x2e>
 8007f6a:	bd70      	pop	{r4, r5, r6, pc}
 8007f6c:	00b3      	lsls	r3, r6, #2
 8007f6e:	58eb      	ldr	r3, [r5, r3]
 8007f70:	4798      	blx	r3
 8007f72:	3601      	adds	r6, #1
 8007f74:	e7ee      	b.n	8007f54 <__libc_init_array+0xc>
 8007f76:	00b3      	lsls	r3, r6, #2
 8007f78:	58eb      	ldr	r3, [r5, r3]
 8007f7a:	4798      	blx	r3
 8007f7c:	3601      	adds	r6, #1
 8007f7e:	e7f2      	b.n	8007f66 <__libc_init_array+0x1e>
 8007f80:	08008f28 	.word	0x08008f28
 8007f84:	08008f28 	.word	0x08008f28
 8007f88:	08008f2c 	.word	0x08008f2c
 8007f8c:	08008f28 	.word	0x08008f28

08007f90 <pow>:
 8007f90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f92:	0014      	movs	r4, r2
 8007f94:	001d      	movs	r5, r3
 8007f96:	9000      	str	r0, [sp, #0]
 8007f98:	9101      	str	r1, [sp, #4]
 8007f9a:	f000 f86f 	bl	800807c <__ieee754_pow>
 8007f9e:	0022      	movs	r2, r4
 8007fa0:	0006      	movs	r6, r0
 8007fa2:	000f      	movs	r7, r1
 8007fa4:	002b      	movs	r3, r5
 8007fa6:	0020      	movs	r0, r4
 8007fa8:	0029      	movs	r1, r5
 8007faa:	f7fa f903 	bl	80021b4 <__aeabi_dcmpun>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	d13f      	bne.n	8008032 <pow+0xa2>
 8007fb2:	9800      	ldr	r0, [sp, #0]
 8007fb4:	9901      	ldr	r1, [sp, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	2300      	movs	r3, #0
 8007fba:	f7f8 fa27 	bl	800040c <__aeabi_dcmpeq>
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	d019      	beq.n	8007ff6 <pow+0x66>
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	0020      	movs	r0, r4
 8007fc8:	0029      	movs	r1, r5
 8007fca:	f7f8 fa1f 	bl	800040c <__aeabi_dcmpeq>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	d146      	bne.n	8008060 <pow+0xd0>
 8007fd2:	0020      	movs	r0, r4
 8007fd4:	0029      	movs	r1, r5
 8007fd6:	f000 f849 	bl	800806c <finite>
 8007fda:	2800      	cmp	r0, #0
 8007fdc:	d029      	beq.n	8008032 <pow+0xa2>
 8007fde:	2200      	movs	r2, #0
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	0020      	movs	r0, r4
 8007fe4:	0029      	movs	r1, r5
 8007fe6:	f7f8 fa17 	bl	8000418 <__aeabi_dcmplt>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d021      	beq.n	8008032 <pow+0xa2>
 8007fee:	f7ff ffa5 	bl	8007f3c <__errno>
 8007ff2:	2322      	movs	r3, #34	; 0x22
 8007ff4:	e01c      	b.n	8008030 <pow+0xa0>
 8007ff6:	0030      	movs	r0, r6
 8007ff8:	0039      	movs	r1, r7
 8007ffa:	f000 f837 	bl	800806c <finite>
 8007ffe:	2800      	cmp	r0, #0
 8008000:	d11b      	bne.n	800803a <pow+0xaa>
 8008002:	9800      	ldr	r0, [sp, #0]
 8008004:	9901      	ldr	r1, [sp, #4]
 8008006:	f000 f831 	bl	800806c <finite>
 800800a:	2800      	cmp	r0, #0
 800800c:	d015      	beq.n	800803a <pow+0xaa>
 800800e:	0020      	movs	r0, r4
 8008010:	0029      	movs	r1, r5
 8008012:	f000 f82b 	bl	800806c <finite>
 8008016:	2800      	cmp	r0, #0
 8008018:	d00f      	beq.n	800803a <pow+0xaa>
 800801a:	0032      	movs	r2, r6
 800801c:	003b      	movs	r3, r7
 800801e:	0030      	movs	r0, r6
 8008020:	0039      	movs	r1, r7
 8008022:	f7fa f8c7 	bl	80021b4 <__aeabi_dcmpun>
 8008026:	2800      	cmp	r0, #0
 8008028:	d0e1      	beq.n	8007fee <pow+0x5e>
 800802a:	f7ff ff87 	bl	8007f3c <__errno>
 800802e:	2321      	movs	r3, #33	; 0x21
 8008030:	6003      	str	r3, [r0, #0]
 8008032:	0030      	movs	r0, r6
 8008034:	0039      	movs	r1, r7
 8008036:	b003      	add	sp, #12
 8008038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800803a:	2200      	movs	r2, #0
 800803c:	2300      	movs	r3, #0
 800803e:	0030      	movs	r0, r6
 8008040:	0039      	movs	r1, r7
 8008042:	f7f8 f9e3 	bl	800040c <__aeabi_dcmpeq>
 8008046:	2800      	cmp	r0, #0
 8008048:	d0f3      	beq.n	8008032 <pow+0xa2>
 800804a:	9800      	ldr	r0, [sp, #0]
 800804c:	9901      	ldr	r1, [sp, #4]
 800804e:	f000 f80d 	bl	800806c <finite>
 8008052:	2800      	cmp	r0, #0
 8008054:	d0ed      	beq.n	8008032 <pow+0xa2>
 8008056:	0020      	movs	r0, r4
 8008058:	0029      	movs	r1, r5
 800805a:	f000 f807 	bl	800806c <finite>
 800805e:	e7c4      	b.n	8007fea <pow+0x5a>
 8008060:	2600      	movs	r6, #0
 8008062:	4f01      	ldr	r7, [pc, #4]	; (8008068 <pow+0xd8>)
 8008064:	e7e5      	b.n	8008032 <pow+0xa2>
 8008066:	46c0      	nop			; (mov r8, r8)
 8008068:	3ff00000 	.word	0x3ff00000

0800806c <finite>:
 800806c:	4b02      	ldr	r3, [pc, #8]	; (8008078 <finite+0xc>)
 800806e:	0048      	lsls	r0, r1, #1
 8008070:	0840      	lsrs	r0, r0, #1
 8008072:	18c0      	adds	r0, r0, r3
 8008074:	0fc0      	lsrs	r0, r0, #31
 8008076:	4770      	bx	lr
 8008078:	80100000 	.word	0x80100000

0800807c <__ieee754_pow>:
 800807c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800807e:	b095      	sub	sp, #84	; 0x54
 8008080:	9202      	str	r2, [sp, #8]
 8008082:	9303      	str	r3, [sp, #12]
 8008084:	9b03      	ldr	r3, [sp, #12]
 8008086:	9a03      	ldr	r2, [sp, #12]
 8008088:	9304      	str	r3, [sp, #16]
 800808a:	9b02      	ldr	r3, [sp, #8]
 800808c:	0056      	lsls	r6, r2, #1
 800808e:	001a      	movs	r2, r3
 8008090:	0876      	lsrs	r6, r6, #1
 8008092:	0007      	movs	r7, r0
 8008094:	000d      	movs	r5, r1
 8008096:	4332      	orrs	r2, r6
 8008098:	d119      	bne.n	80080ce <__ieee754_pow+0x52>
 800809a:	2180      	movs	r1, #128	; 0x80
 800809c:	0309      	lsls	r1, r1, #12
 800809e:	4069      	eors	r1, r5
 80080a0:	0002      	movs	r2, r0
 80080a2:	000b      	movs	r3, r1
 80080a4:	1892      	adds	r2, r2, r2
 80080a6:	415b      	adcs	r3, r3
 80080a8:	4989      	ldr	r1, [pc, #548]	; (80082d0 <__ieee754_pow+0x254>)
 80080aa:	428b      	cmp	r3, r1
 80080ac:	d806      	bhi.n	80080bc <__ieee754_pow+0x40>
 80080ae:	d001      	beq.n	80080b4 <__ieee754_pow+0x38>
 80080b0:	f000 fcb6 	bl	8008a20 <__ieee754_pow+0x9a4>
 80080b4:	2a00      	cmp	r2, #0
 80080b6:	d101      	bne.n	80080bc <__ieee754_pow+0x40>
 80080b8:	f000 fcb2 	bl	8008a20 <__ieee754_pow+0x9a4>
 80080bc:	9a02      	ldr	r2, [sp, #8]
 80080be:	9b03      	ldr	r3, [sp, #12]
 80080c0:	0038      	movs	r0, r7
 80080c2:	0029      	movs	r1, r5
 80080c4:	f7f8 fad8 	bl	8000678 <__aeabi_dadd>
 80080c8:	9000      	str	r0, [sp, #0]
 80080ca:	9101      	str	r1, [sp, #4]
 80080cc:	e0ad      	b.n	800822a <__ieee754_pow+0x1ae>
 80080ce:	4a81      	ldr	r2, [pc, #516]	; (80082d4 <__ieee754_pow+0x258>)
 80080d0:	004c      	lsls	r4, r1, #1
 80080d2:	9108      	str	r1, [sp, #32]
 80080d4:	9000      	str	r0, [sp, #0]
 80080d6:	0864      	lsrs	r4, r4, #1
 80080d8:	4294      	cmp	r4, r2
 80080da:	dc08      	bgt.n	80080ee <__ieee754_pow+0x72>
 80080dc:	d101      	bne.n	80080e2 <__ieee754_pow+0x66>
 80080de:	2800      	cmp	r0, #0
 80080e0:	d1ec      	bne.n	80080bc <__ieee754_pow+0x40>
 80080e2:	4a7c      	ldr	r2, [pc, #496]	; (80082d4 <__ieee754_pow+0x258>)
 80080e4:	4296      	cmp	r6, r2
 80080e6:	dc02      	bgt.n	80080ee <__ieee754_pow+0x72>
 80080e8:	d10c      	bne.n	8008104 <__ieee754_pow+0x88>
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00a      	beq.n	8008104 <__ieee754_pow+0x88>
 80080ee:	4b7a      	ldr	r3, [pc, #488]	; (80082d8 <__ieee754_pow+0x25c>)
 80080f0:	18eb      	adds	r3, r5, r3
 80080f2:	433b      	orrs	r3, r7
 80080f4:	d1e2      	bne.n	80080bc <__ieee754_pow+0x40>
 80080f6:	2180      	movs	r1, #128	; 0x80
 80080f8:	9803      	ldr	r0, [sp, #12]
 80080fa:	0309      	lsls	r1, r1, #12
 80080fc:	4048      	eors	r0, r1
 80080fe:	0003      	movs	r3, r0
 8008100:	9a02      	ldr	r2, [sp, #8]
 8008102:	e7cf      	b.n	80080a4 <__ieee754_pow+0x28>
 8008104:	2200      	movs	r2, #0
 8008106:	9206      	str	r2, [sp, #24]
 8008108:	2d00      	cmp	r5, #0
 800810a:	da69      	bge.n	80081e0 <__ieee754_pow+0x164>
 800810c:	4a73      	ldr	r2, [pc, #460]	; (80082dc <__ieee754_pow+0x260>)
 800810e:	4296      	cmp	r6, r2
 8008110:	dc64      	bgt.n	80081dc <__ieee754_pow+0x160>
 8008112:	4a73      	ldr	r2, [pc, #460]	; (80082e0 <__ieee754_pow+0x264>)
 8008114:	4296      	cmp	r6, r2
 8008116:	dd11      	ble.n	800813c <__ieee754_pow+0xc0>
 8008118:	4972      	ldr	r1, [pc, #456]	; (80082e4 <__ieee754_pow+0x268>)
 800811a:	1532      	asrs	r2, r6, #20
 800811c:	1852      	adds	r2, r2, r1
 800811e:	2a14      	cmp	r2, #20
 8008120:	dd3c      	ble.n	800819c <__ieee754_pow+0x120>
 8008122:	2134      	movs	r1, #52	; 0x34
 8008124:	1a89      	subs	r1, r1, r2
 8008126:	9a02      	ldr	r2, [sp, #8]
 8008128:	40ca      	lsrs	r2, r1
 800812a:	0010      	movs	r0, r2
 800812c:	4088      	lsls	r0, r1
 800812e:	4298      	cmp	r0, r3
 8008130:	d104      	bne.n	800813c <__ieee754_pow+0xc0>
 8008132:	2101      	movs	r1, #1
 8008134:	400a      	ands	r2, r1
 8008136:	1849      	adds	r1, r1, r1
 8008138:	1a8a      	subs	r2, r1, r2
 800813a:	9206      	str	r2, [sp, #24]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d03c      	beq.n	80081ba <__ieee754_pow+0x13e>
 8008140:	0038      	movs	r0, r7
 8008142:	0029      	movs	r1, r5
 8008144:	f000 fca4 	bl	8008a90 <fabs>
 8008148:	9000      	str	r0, [sp, #0]
 800814a:	9101      	str	r1, [sp, #4]
 800814c:	2f00      	cmp	r7, #0
 800814e:	d000      	beq.n	8008152 <__ieee754_pow+0xd6>
 8008150:	e094      	b.n	800827c <__ieee754_pow+0x200>
 8008152:	2c00      	cmp	r4, #0
 8008154:	d005      	beq.n	8008162 <__ieee754_pow+0xe6>
 8008156:	4a64      	ldr	r2, [pc, #400]	; (80082e8 <__ieee754_pow+0x26c>)
 8008158:	00ab      	lsls	r3, r5, #2
 800815a:	089b      	lsrs	r3, r3, #2
 800815c:	4293      	cmp	r3, r2
 800815e:	d000      	beq.n	8008162 <__ieee754_pow+0xe6>
 8008160:	e08c      	b.n	800827c <__ieee754_pow+0x200>
 8008162:	9b04      	ldr	r3, [sp, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	da07      	bge.n	8008178 <__ieee754_pow+0xfc>
 8008168:	9a00      	ldr	r2, [sp, #0]
 800816a:	9b01      	ldr	r3, [sp, #4]
 800816c:	2000      	movs	r0, #0
 800816e:	495e      	ldr	r1, [pc, #376]	; (80082e8 <__ieee754_pow+0x26c>)
 8008170:	f7f8 fde2 	bl	8000d38 <__aeabi_ddiv>
 8008174:	9000      	str	r0, [sp, #0]
 8008176:	9101      	str	r1, [sp, #4]
 8008178:	9b08      	ldr	r3, [sp, #32]
 800817a:	2b00      	cmp	r3, #0
 800817c:	da55      	bge.n	800822a <__ieee754_pow+0x1ae>
 800817e:	4b56      	ldr	r3, [pc, #344]	; (80082d8 <__ieee754_pow+0x25c>)
 8008180:	18e4      	adds	r4, r4, r3
 8008182:	9b06      	ldr	r3, [sp, #24]
 8008184:	431c      	orrs	r4, r3
 8008186:	d000      	beq.n	800818a <__ieee754_pow+0x10e>
 8008188:	e06c      	b.n	8008264 <__ieee754_pow+0x1e8>
 800818a:	9a00      	ldr	r2, [sp, #0]
 800818c:	9b01      	ldr	r3, [sp, #4]
 800818e:	0010      	movs	r0, r2
 8008190:	0019      	movs	r1, r3
 8008192:	f7f9 fc8d 	bl	8001ab0 <__aeabi_dsub>
 8008196:	0002      	movs	r2, r0
 8008198:	000b      	movs	r3, r1
 800819a:	e01c      	b.n	80081d6 <__ieee754_pow+0x15a>
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1cf      	bne.n	8008140 <__ieee754_pow+0xc4>
 80081a0:	3314      	adds	r3, #20
 80081a2:	1a9a      	subs	r2, r3, r2
 80081a4:	0033      	movs	r3, r6
 80081a6:	4113      	asrs	r3, r2
 80081a8:	0019      	movs	r1, r3
 80081aa:	4091      	lsls	r1, r2
 80081ac:	42b1      	cmp	r1, r6
 80081ae:	d104      	bne.n	80081ba <__ieee754_pow+0x13e>
 80081b0:	2201      	movs	r2, #1
 80081b2:	4013      	ands	r3, r2
 80081b4:	1892      	adds	r2, r2, r2
 80081b6:	1ad3      	subs	r3, r2, r3
 80081b8:	9306      	str	r3, [sp, #24]
 80081ba:	4b4b      	ldr	r3, [pc, #300]	; (80082e8 <__ieee754_pow+0x26c>)
 80081bc:	429e      	cmp	r6, r3
 80081be:	d138      	bne.n	8008232 <__ieee754_pow+0x1b6>
 80081c0:	0038      	movs	r0, r7
 80081c2:	0029      	movs	r1, r5
 80081c4:	9b04      	ldr	r3, [sp, #16]
 80081c6:	9000      	str	r0, [sp, #0]
 80081c8:	9101      	str	r1, [sp, #4]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	da2d      	bge.n	800822a <__ieee754_pow+0x1ae>
 80081ce:	003a      	movs	r2, r7
 80081d0:	002b      	movs	r3, r5
 80081d2:	2000      	movs	r0, #0
 80081d4:	4944      	ldr	r1, [pc, #272]	; (80082e8 <__ieee754_pow+0x26c>)
 80081d6:	f7f8 fdaf 	bl	8000d38 <__aeabi_ddiv>
 80081da:	e775      	b.n	80080c8 <__ieee754_pow+0x4c>
 80081dc:	2202      	movs	r2, #2
 80081de:	9206      	str	r2, [sp, #24]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1ad      	bne.n	8008140 <__ieee754_pow+0xc4>
 80081e4:	4b3b      	ldr	r3, [pc, #236]	; (80082d4 <__ieee754_pow+0x258>)
 80081e6:	429e      	cmp	r6, r3
 80081e8:	d1e7      	bne.n	80081ba <__ieee754_pow+0x13e>
 80081ea:	4b3b      	ldr	r3, [pc, #236]	; (80082d8 <__ieee754_pow+0x25c>)
 80081ec:	18e3      	adds	r3, r4, r3
 80081ee:	433b      	orrs	r3, r7
 80081f0:	d101      	bne.n	80081f6 <__ieee754_pow+0x17a>
 80081f2:	f000 fc15 	bl	8008a20 <__ieee754_pow+0x9a4>
 80081f6:	4b3a      	ldr	r3, [pc, #232]	; (80082e0 <__ieee754_pow+0x264>)
 80081f8:	429c      	cmp	r4, r3
 80081fa:	dd09      	ble.n	8008210 <__ieee754_pow+0x194>
 80081fc:	9b04      	ldr	r3, [sp, #16]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	da01      	bge.n	8008206 <__ieee754_pow+0x18a>
 8008202:	f000 fc11 	bl	8008a28 <__ieee754_pow+0x9ac>
 8008206:	9b02      	ldr	r3, [sp, #8]
 8008208:	9c03      	ldr	r4, [sp, #12]
 800820a:	9300      	str	r3, [sp, #0]
 800820c:	9401      	str	r4, [sp, #4]
 800820e:	e00c      	b.n	800822a <__ieee754_pow+0x1ae>
 8008210:	9b04      	ldr	r3, [sp, #16]
 8008212:	2b00      	cmp	r3, #0
 8008214:	db01      	blt.n	800821a <__ieee754_pow+0x19e>
 8008216:	f000 fc07 	bl	8008a28 <__ieee754_pow+0x9ac>
 800821a:	2280      	movs	r2, #128	; 0x80
 800821c:	0612      	lsls	r2, r2, #24
 800821e:	4694      	mov	ip, r2
 8008220:	9b02      	ldr	r3, [sp, #8]
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	9b03      	ldr	r3, [sp, #12]
 8008226:	4463      	add	r3, ip
 8008228:	9301      	str	r3, [sp, #4]
 800822a:	9800      	ldr	r0, [sp, #0]
 800822c:	9901      	ldr	r1, [sp, #4]
 800822e:	b015      	add	sp, #84	; 0x54
 8008230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008232:	2380      	movs	r3, #128	; 0x80
 8008234:	9a04      	ldr	r2, [sp, #16]
 8008236:	05db      	lsls	r3, r3, #23
 8008238:	429a      	cmp	r2, r3
 800823a:	d106      	bne.n	800824a <__ieee754_pow+0x1ce>
 800823c:	003a      	movs	r2, r7
 800823e:	002b      	movs	r3, r5
 8008240:	0038      	movs	r0, r7
 8008242:	0029      	movs	r1, r5
 8008244:	f7f9 f972 	bl	800152c <__aeabi_dmul>
 8008248:	e73e      	b.n	80080c8 <__ieee754_pow+0x4c>
 800824a:	4b28      	ldr	r3, [pc, #160]	; (80082ec <__ieee754_pow+0x270>)
 800824c:	9a04      	ldr	r2, [sp, #16]
 800824e:	429a      	cmp	r2, r3
 8008250:	d000      	beq.n	8008254 <__ieee754_pow+0x1d8>
 8008252:	e775      	b.n	8008140 <__ieee754_pow+0xc4>
 8008254:	2d00      	cmp	r5, #0
 8008256:	da00      	bge.n	800825a <__ieee754_pow+0x1de>
 8008258:	e772      	b.n	8008140 <__ieee754_pow+0xc4>
 800825a:	0038      	movs	r0, r7
 800825c:	0029      	movs	r1, r5
 800825e:	f000 fcb7 	bl	8008bd0 <__ieee754_sqrt>
 8008262:	e731      	b.n	80080c8 <__ieee754_pow+0x4c>
 8008264:	9b06      	ldr	r3, [sp, #24]
 8008266:	2b01      	cmp	r3, #1
 8008268:	d1df      	bne.n	800822a <__ieee754_pow+0x1ae>
 800826a:	9800      	ldr	r0, [sp, #0]
 800826c:	2180      	movs	r1, #128	; 0x80
 800826e:	0002      	movs	r2, r0
 8008270:	9801      	ldr	r0, [sp, #4]
 8008272:	0609      	lsls	r1, r1, #24
 8008274:	1843      	adds	r3, r0, r1
 8008276:	9200      	str	r2, [sp, #0]
 8008278:	9301      	str	r3, [sp, #4]
 800827a:	e7d6      	b.n	800822a <__ieee754_pow+0x1ae>
 800827c:	0feb      	lsrs	r3, r5, #31
 800827e:	3b01      	subs	r3, #1
 8008280:	930e      	str	r3, [sp, #56]	; 0x38
 8008282:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008284:	9b06      	ldr	r3, [sp, #24]
 8008286:	4313      	orrs	r3, r2
 8008288:	d104      	bne.n	8008294 <__ieee754_pow+0x218>
 800828a:	003a      	movs	r2, r7
 800828c:	002b      	movs	r3, r5
 800828e:	0038      	movs	r0, r7
 8008290:	0029      	movs	r1, r5
 8008292:	e77e      	b.n	8008192 <__ieee754_pow+0x116>
 8008294:	4b16      	ldr	r3, [pc, #88]	; (80082f0 <__ieee754_pow+0x274>)
 8008296:	429e      	cmp	r6, r3
 8008298:	dc00      	bgt.n	800829c <__ieee754_pow+0x220>
 800829a:	e0f1      	b.n	8008480 <__ieee754_pow+0x404>
 800829c:	4b15      	ldr	r3, [pc, #84]	; (80082f4 <__ieee754_pow+0x278>)
 800829e:	429e      	cmp	r6, r3
 80082a0:	dd09      	ble.n	80082b6 <__ieee754_pow+0x23a>
 80082a2:	4b0f      	ldr	r3, [pc, #60]	; (80082e0 <__ieee754_pow+0x264>)
 80082a4:	429c      	cmp	r4, r3
 80082a6:	dc0c      	bgt.n	80082c2 <__ieee754_pow+0x246>
 80082a8:	9b04      	ldr	r3, [sp, #16]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	da0c      	bge.n	80082c8 <__ieee754_pow+0x24c>
 80082ae:	2000      	movs	r0, #0
 80082b0:	f000 fc86 	bl	8008bc0 <__math_oflow>
 80082b4:	e708      	b.n	80080c8 <__ieee754_pow+0x4c>
 80082b6:	4b10      	ldr	r3, [pc, #64]	; (80082f8 <__ieee754_pow+0x27c>)
 80082b8:	429c      	cmp	r4, r3
 80082ba:	ddf5      	ble.n	80082a8 <__ieee754_pow+0x22c>
 80082bc:	4b0a      	ldr	r3, [pc, #40]	; (80082e8 <__ieee754_pow+0x26c>)
 80082be:	429c      	cmp	r4, r3
 80082c0:	dd1c      	ble.n	80082fc <__ieee754_pow+0x280>
 80082c2:	9b04      	ldr	r3, [sp, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	dcf2      	bgt.n	80082ae <__ieee754_pow+0x232>
 80082c8:	2000      	movs	r0, #0
 80082ca:	f000 fc72 	bl	8008bb2 <__math_uflow>
 80082ce:	e6fb      	b.n	80080c8 <__ieee754_pow+0x4c>
 80082d0:	fff00000 	.word	0xfff00000
 80082d4:	7ff00000 	.word	0x7ff00000
 80082d8:	c0100000 	.word	0xc0100000
 80082dc:	433fffff 	.word	0x433fffff
 80082e0:	3fefffff 	.word	0x3fefffff
 80082e4:	fffffc01 	.word	0xfffffc01
 80082e8:	3ff00000 	.word	0x3ff00000
 80082ec:	3fe00000 	.word	0x3fe00000
 80082f0:	41e00000 	.word	0x41e00000
 80082f4:	43f00000 	.word	0x43f00000
 80082f8:	3feffffe 	.word	0x3feffffe
 80082fc:	2200      	movs	r2, #0
 80082fe:	9800      	ldr	r0, [sp, #0]
 8008300:	9901      	ldr	r1, [sp, #4]
 8008302:	4b53      	ldr	r3, [pc, #332]	; (8008450 <__ieee754_pow+0x3d4>)
 8008304:	f7f9 fbd4 	bl	8001ab0 <__aeabi_dsub>
 8008308:	22c0      	movs	r2, #192	; 0xc0
 800830a:	4b52      	ldr	r3, [pc, #328]	; (8008454 <__ieee754_pow+0x3d8>)
 800830c:	05d2      	lsls	r2, r2, #23
 800830e:	0004      	movs	r4, r0
 8008310:	000d      	movs	r5, r1
 8008312:	f7f9 f90b 	bl	800152c <__aeabi_dmul>
 8008316:	4a50      	ldr	r2, [pc, #320]	; (8008458 <__ieee754_pow+0x3dc>)
 8008318:	0006      	movs	r6, r0
 800831a:	000f      	movs	r7, r1
 800831c:	0020      	movs	r0, r4
 800831e:	0029      	movs	r1, r5
 8008320:	4b4e      	ldr	r3, [pc, #312]	; (800845c <__ieee754_pow+0x3e0>)
 8008322:	f7f9 f903 	bl	800152c <__aeabi_dmul>
 8008326:	2200      	movs	r2, #0
 8008328:	9000      	str	r0, [sp, #0]
 800832a:	9101      	str	r1, [sp, #4]
 800832c:	4b4c      	ldr	r3, [pc, #304]	; (8008460 <__ieee754_pow+0x3e4>)
 800832e:	0020      	movs	r0, r4
 8008330:	0029      	movs	r1, r5
 8008332:	f7f9 f8fb 	bl	800152c <__aeabi_dmul>
 8008336:	0002      	movs	r2, r0
 8008338:	000b      	movs	r3, r1
 800833a:	484a      	ldr	r0, [pc, #296]	; (8008464 <__ieee754_pow+0x3e8>)
 800833c:	494a      	ldr	r1, [pc, #296]	; (8008468 <__ieee754_pow+0x3ec>)
 800833e:	f7f9 fbb7 	bl	8001ab0 <__aeabi_dsub>
 8008342:	0022      	movs	r2, r4
 8008344:	002b      	movs	r3, r5
 8008346:	f7f9 f8f1 	bl	800152c <__aeabi_dmul>
 800834a:	0002      	movs	r2, r0
 800834c:	000b      	movs	r3, r1
 800834e:	2000      	movs	r0, #0
 8008350:	4946      	ldr	r1, [pc, #280]	; (800846c <__ieee754_pow+0x3f0>)
 8008352:	f7f9 fbad 	bl	8001ab0 <__aeabi_dsub>
 8008356:	0022      	movs	r2, r4
 8008358:	002b      	movs	r3, r5
 800835a:	9004      	str	r0, [sp, #16]
 800835c:	9105      	str	r1, [sp, #20]
 800835e:	0020      	movs	r0, r4
 8008360:	0029      	movs	r1, r5
 8008362:	f7f9 f8e3 	bl	800152c <__aeabi_dmul>
 8008366:	0002      	movs	r2, r0
 8008368:	000b      	movs	r3, r1
 800836a:	9804      	ldr	r0, [sp, #16]
 800836c:	9905      	ldr	r1, [sp, #20]
 800836e:	f7f9 f8dd 	bl	800152c <__aeabi_dmul>
 8008372:	4a3f      	ldr	r2, [pc, #252]	; (8008470 <__ieee754_pow+0x3f4>)
 8008374:	4b37      	ldr	r3, [pc, #220]	; (8008454 <__ieee754_pow+0x3d8>)
 8008376:	f7f9 f8d9 	bl	800152c <__aeabi_dmul>
 800837a:	0002      	movs	r2, r0
 800837c:	000b      	movs	r3, r1
 800837e:	9800      	ldr	r0, [sp, #0]
 8008380:	9901      	ldr	r1, [sp, #4]
 8008382:	f7f9 fb95 	bl	8001ab0 <__aeabi_dsub>
 8008386:	0002      	movs	r2, r0
 8008388:	000b      	movs	r3, r1
 800838a:	0004      	movs	r4, r0
 800838c:	000d      	movs	r5, r1
 800838e:	0030      	movs	r0, r6
 8008390:	0039      	movs	r1, r7
 8008392:	f7f8 f971 	bl	8000678 <__aeabi_dadd>
 8008396:	2000      	movs	r0, #0
 8008398:	0032      	movs	r2, r6
 800839a:	003b      	movs	r3, r7
 800839c:	9004      	str	r0, [sp, #16]
 800839e:	9105      	str	r1, [sp, #20]
 80083a0:	f7f9 fb86 	bl	8001ab0 <__aeabi_dsub>
 80083a4:	0002      	movs	r2, r0
 80083a6:	000b      	movs	r3, r1
 80083a8:	0020      	movs	r0, r4
 80083aa:	0029      	movs	r1, r5
 80083ac:	f7f9 fb80 	bl	8001ab0 <__aeabi_dsub>
 80083b0:	9b06      	ldr	r3, [sp, #24]
 80083b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083b4:	3b01      	subs	r3, #1
 80083b6:	0006      	movs	r6, r0
 80083b8:	000f      	movs	r7, r1
 80083ba:	4313      	orrs	r3, r2
 80083bc:	d000      	beq.n	80083c0 <__ieee754_pow+0x344>
 80083be:	e1dc      	b.n	800877a <__ieee754_pow+0x6fe>
 80083c0:	2300      	movs	r3, #0
 80083c2:	4c2c      	ldr	r4, [pc, #176]	; (8008474 <__ieee754_pow+0x3f8>)
 80083c4:	9300      	str	r3, [sp, #0]
 80083c6:	9401      	str	r4, [sp, #4]
 80083c8:	9c02      	ldr	r4, [sp, #8]
 80083ca:	9d03      	ldr	r5, [sp, #12]
 80083cc:	9802      	ldr	r0, [sp, #8]
 80083ce:	9903      	ldr	r1, [sp, #12]
 80083d0:	2400      	movs	r4, #0
 80083d2:	002b      	movs	r3, r5
 80083d4:	0022      	movs	r2, r4
 80083d6:	f7f9 fb6b 	bl	8001ab0 <__aeabi_dsub>
 80083da:	9a04      	ldr	r2, [sp, #16]
 80083dc:	9b05      	ldr	r3, [sp, #20]
 80083de:	f7f9 f8a5 	bl	800152c <__aeabi_dmul>
 80083e2:	9a02      	ldr	r2, [sp, #8]
 80083e4:	9b03      	ldr	r3, [sp, #12]
 80083e6:	9006      	str	r0, [sp, #24]
 80083e8:	9107      	str	r1, [sp, #28]
 80083ea:	0030      	movs	r0, r6
 80083ec:	0039      	movs	r1, r7
 80083ee:	f7f9 f89d 	bl	800152c <__aeabi_dmul>
 80083f2:	0002      	movs	r2, r0
 80083f4:	000b      	movs	r3, r1
 80083f6:	9806      	ldr	r0, [sp, #24]
 80083f8:	9907      	ldr	r1, [sp, #28]
 80083fa:	f7f8 f93d 	bl	8000678 <__aeabi_dadd>
 80083fe:	0022      	movs	r2, r4
 8008400:	002b      	movs	r3, r5
 8008402:	0006      	movs	r6, r0
 8008404:	000f      	movs	r7, r1
 8008406:	9804      	ldr	r0, [sp, #16]
 8008408:	9905      	ldr	r1, [sp, #20]
 800840a:	f7f9 f88f 	bl	800152c <__aeabi_dmul>
 800840e:	0003      	movs	r3, r0
 8008410:	000c      	movs	r4, r1
 8008412:	9004      	str	r0, [sp, #16]
 8008414:	9105      	str	r1, [sp, #20]
 8008416:	9306      	str	r3, [sp, #24]
 8008418:	9407      	str	r4, [sp, #28]
 800841a:	0002      	movs	r2, r0
 800841c:	000b      	movs	r3, r1
 800841e:	0030      	movs	r0, r6
 8008420:	0039      	movs	r1, r7
 8008422:	f7f8 f929 	bl	8000678 <__aeabi_dadd>
 8008426:	4b14      	ldr	r3, [pc, #80]	; (8008478 <__ieee754_pow+0x3fc>)
 8008428:	0005      	movs	r5, r0
 800842a:	000c      	movs	r4, r1
 800842c:	9108      	str	r1, [sp, #32]
 800842e:	4299      	cmp	r1, r3
 8008430:	dc00      	bgt.n	8008434 <__ieee754_pow+0x3b8>
 8008432:	e2d4      	b.n	80089de <__ieee754_pow+0x962>
 8008434:	4b11      	ldr	r3, [pc, #68]	; (800847c <__ieee754_pow+0x400>)
 8008436:	18cb      	adds	r3, r1, r3
 8008438:	4303      	orrs	r3, r0
 800843a:	d100      	bne.n	800843e <__ieee754_pow+0x3c2>
 800843c:	e1d6      	b.n	80087ec <__ieee754_pow+0x770>
 800843e:	9800      	ldr	r0, [sp, #0]
 8008440:	9901      	ldr	r1, [sp, #4]
 8008442:	2300      	movs	r3, #0
 8008444:	2200      	movs	r2, #0
 8008446:	f7f7 ffe7 	bl	8000418 <__aeabi_dcmplt>
 800844a:	1e43      	subs	r3, r0, #1
 800844c:	4198      	sbcs	r0, r3
 800844e:	e72f      	b.n	80082b0 <__ieee754_pow+0x234>
 8008450:	3ff00000 	.word	0x3ff00000
 8008454:	3ff71547 	.word	0x3ff71547
 8008458:	f85ddf44 	.word	0xf85ddf44
 800845c:	3e54ae0b 	.word	0x3e54ae0b
 8008460:	3fd00000 	.word	0x3fd00000
 8008464:	55555555 	.word	0x55555555
 8008468:	3fd55555 	.word	0x3fd55555
 800846c:	3fe00000 	.word	0x3fe00000
 8008470:	652b82fe 	.word	0x652b82fe
 8008474:	bff00000 	.word	0xbff00000
 8008478:	408fffff 	.word	0x408fffff
 800847c:	bf700000 	.word	0xbf700000
 8008480:	4bbf      	ldr	r3, [pc, #764]	; (8008780 <__ieee754_pow+0x704>)
 8008482:	2200      	movs	r2, #0
 8008484:	422b      	tst	r3, r5
 8008486:	d10a      	bne.n	800849e <__ieee754_pow+0x422>
 8008488:	9800      	ldr	r0, [sp, #0]
 800848a:	9901      	ldr	r1, [sp, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	4bbd      	ldr	r3, [pc, #756]	; (8008784 <__ieee754_pow+0x708>)
 8008490:	f7f9 f84c 	bl	800152c <__aeabi_dmul>
 8008494:	2235      	movs	r2, #53	; 0x35
 8008496:	9000      	str	r0, [sp, #0]
 8008498:	9101      	str	r1, [sp, #4]
 800849a:	9c01      	ldr	r4, [sp, #4]
 800849c:	4252      	negs	r2, r2
 800849e:	49ba      	ldr	r1, [pc, #744]	; (8008788 <__ieee754_pow+0x70c>)
 80084a0:	1523      	asrs	r3, r4, #20
 80084a2:	185b      	adds	r3, r3, r1
 80084a4:	189b      	adds	r3, r3, r2
 80084a6:	0324      	lsls	r4, r4, #12
 80084a8:	4db8      	ldr	r5, [pc, #736]	; (800878c <__ieee754_pow+0x710>)
 80084aa:	930d      	str	r3, [sp, #52]	; 0x34
 80084ac:	4bb8      	ldr	r3, [pc, #736]	; (8008790 <__ieee754_pow+0x714>)
 80084ae:	0b22      	lsrs	r2, r4, #12
 80084b0:	4315      	orrs	r5, r2
 80084b2:	2400      	movs	r4, #0
 80084b4:	429a      	cmp	r2, r3
 80084b6:	dd09      	ble.n	80084cc <__ieee754_pow+0x450>
 80084b8:	4bb6      	ldr	r3, [pc, #728]	; (8008794 <__ieee754_pow+0x718>)
 80084ba:	3401      	adds	r4, #1
 80084bc:	429a      	cmp	r2, r3
 80084be:	dd05      	ble.n	80084cc <__ieee754_pow+0x450>
 80084c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084c2:	191b      	adds	r3, r3, r4
 80084c4:	2400      	movs	r4, #0
 80084c6:	930d      	str	r3, [sp, #52]	; 0x34
 80084c8:	4bb3      	ldr	r3, [pc, #716]	; (8008798 <__ieee754_pow+0x71c>)
 80084ca:	18ed      	adds	r5, r5, r3
 80084cc:	4bb3      	ldr	r3, [pc, #716]	; (800879c <__ieee754_pow+0x720>)
 80084ce:	00e2      	lsls	r2, r4, #3
 80084d0:	189b      	adds	r3, r3, r2
 80084d2:	9800      	ldr	r0, [sp, #0]
 80084d4:	9901      	ldr	r1, [sp, #4]
 80084d6:	920f      	str	r2, [sp, #60]	; 0x3c
 80084d8:	0029      	movs	r1, r5
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	0006      	movs	r6, r0
 80084e0:	920a      	str	r2, [sp, #40]	; 0x28
 80084e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80084e4:	f7f9 fae4 	bl	8001ab0 <__aeabi_dsub>
 80084e8:	0032      	movs	r2, r6
 80084ea:	002b      	movs	r3, r5
 80084ec:	9010      	str	r0, [sp, #64]	; 0x40
 80084ee:	9111      	str	r1, [sp, #68]	; 0x44
 80084f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80084f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084f4:	f7f8 f8c0 	bl	8000678 <__aeabi_dadd>
 80084f8:	0002      	movs	r2, r0
 80084fa:	000b      	movs	r3, r1
 80084fc:	2000      	movs	r0, #0
 80084fe:	49a3      	ldr	r1, [pc, #652]	; (800878c <__ieee754_pow+0x710>)
 8008500:	f7f8 fc1a 	bl	8000d38 <__aeabi_ddiv>
 8008504:	0002      	movs	r2, r0
 8008506:	000b      	movs	r3, r1
 8008508:	9012      	str	r0, [sp, #72]	; 0x48
 800850a:	9113      	str	r1, [sp, #76]	; 0x4c
 800850c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800850e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008510:	f7f9 f80c 	bl	800152c <__aeabi_dmul>
 8008514:	9008      	str	r0, [sp, #32]
 8008516:	9109      	str	r1, [sp, #36]	; 0x24
 8008518:	9a08      	ldr	r2, [sp, #32]
 800851a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851c:	9204      	str	r2, [sp, #16]
 800851e:	9305      	str	r3, [sp, #20]
 8008520:	2300      	movs	r3, #0
 8008522:	2180      	movs	r1, #128	; 0x80
 8008524:	2080      	movs	r0, #128	; 0x80
 8008526:	9304      	str	r3, [sp, #16]
 8008528:	9a04      	ldr	r2, [sp, #16]
 800852a:	9b05      	ldr	r3, [sp, #20]
 800852c:	9200      	str	r2, [sp, #0]
 800852e:	9301      	str	r3, [sp, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	002f      	movs	r7, r5
 8008534:	0589      	lsls	r1, r1, #22
 8008536:	106d      	asrs	r5, r5, #1
 8008538:	4329      	orrs	r1, r5
 800853a:	0300      	lsls	r0, r0, #12
 800853c:	1809      	adds	r1, r1, r0
 800853e:	04a0      	lsls	r0, r4, #18
 8008540:	180b      	adds	r3, r1, r0
 8008542:	9800      	ldr	r0, [sp, #0]
 8008544:	9901      	ldr	r1, [sp, #4]
 8008546:	0014      	movs	r4, r2
 8008548:	001d      	movs	r5, r3
 800854a:	f7f8 ffef 	bl	800152c <__aeabi_dmul>
 800854e:	0002      	movs	r2, r0
 8008550:	000b      	movs	r3, r1
 8008552:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008554:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008556:	f7f9 faab 	bl	8001ab0 <__aeabi_dsub>
 800855a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800855c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800855e:	9010      	str	r0, [sp, #64]	; 0x40
 8008560:	9111      	str	r1, [sp, #68]	; 0x44
 8008562:	0020      	movs	r0, r4
 8008564:	0029      	movs	r1, r5
 8008566:	f7f9 faa3 	bl	8001ab0 <__aeabi_dsub>
 800856a:	0002      	movs	r2, r0
 800856c:	000b      	movs	r3, r1
 800856e:	0030      	movs	r0, r6
 8008570:	0039      	movs	r1, r7
 8008572:	f7f9 fa9d 	bl	8001ab0 <__aeabi_dsub>
 8008576:	9a00      	ldr	r2, [sp, #0]
 8008578:	9b01      	ldr	r3, [sp, #4]
 800857a:	f7f8 ffd7 	bl	800152c <__aeabi_dmul>
 800857e:	0002      	movs	r2, r0
 8008580:	000b      	movs	r3, r1
 8008582:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008584:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008586:	f7f9 fa93 	bl	8001ab0 <__aeabi_dsub>
 800858a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800858c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800858e:	f7f8 ffcd 	bl	800152c <__aeabi_dmul>
 8008592:	9a08      	ldr	r2, [sp, #32]
 8008594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008596:	900a      	str	r0, [sp, #40]	; 0x28
 8008598:	910b      	str	r1, [sp, #44]	; 0x2c
 800859a:	0010      	movs	r0, r2
 800859c:	0019      	movs	r1, r3
 800859e:	f7f8 ffc5 	bl	800152c <__aeabi_dmul>
 80085a2:	0006      	movs	r6, r0
 80085a4:	000f      	movs	r7, r1
 80085a6:	4a7e      	ldr	r2, [pc, #504]	; (80087a0 <__ieee754_pow+0x724>)
 80085a8:	4b7e      	ldr	r3, [pc, #504]	; (80087a4 <__ieee754_pow+0x728>)
 80085aa:	f7f8 ffbf 	bl	800152c <__aeabi_dmul>
 80085ae:	4a7e      	ldr	r2, [pc, #504]	; (80087a8 <__ieee754_pow+0x72c>)
 80085b0:	4b7e      	ldr	r3, [pc, #504]	; (80087ac <__ieee754_pow+0x730>)
 80085b2:	f7f8 f861 	bl	8000678 <__aeabi_dadd>
 80085b6:	0032      	movs	r2, r6
 80085b8:	003b      	movs	r3, r7
 80085ba:	f7f8 ffb7 	bl	800152c <__aeabi_dmul>
 80085be:	4a7c      	ldr	r2, [pc, #496]	; (80087b0 <__ieee754_pow+0x734>)
 80085c0:	4b7c      	ldr	r3, [pc, #496]	; (80087b4 <__ieee754_pow+0x738>)
 80085c2:	f7f8 f859 	bl	8000678 <__aeabi_dadd>
 80085c6:	0032      	movs	r2, r6
 80085c8:	003b      	movs	r3, r7
 80085ca:	f7f8 ffaf 	bl	800152c <__aeabi_dmul>
 80085ce:	4a7a      	ldr	r2, [pc, #488]	; (80087b8 <__ieee754_pow+0x73c>)
 80085d0:	4b7a      	ldr	r3, [pc, #488]	; (80087bc <__ieee754_pow+0x740>)
 80085d2:	f7f8 f851 	bl	8000678 <__aeabi_dadd>
 80085d6:	0032      	movs	r2, r6
 80085d8:	003b      	movs	r3, r7
 80085da:	f7f8 ffa7 	bl	800152c <__aeabi_dmul>
 80085de:	4a78      	ldr	r2, [pc, #480]	; (80087c0 <__ieee754_pow+0x744>)
 80085e0:	4b78      	ldr	r3, [pc, #480]	; (80087c4 <__ieee754_pow+0x748>)
 80085e2:	f7f8 f849 	bl	8000678 <__aeabi_dadd>
 80085e6:	0032      	movs	r2, r6
 80085e8:	003b      	movs	r3, r7
 80085ea:	f7f8 ff9f 	bl	800152c <__aeabi_dmul>
 80085ee:	4a76      	ldr	r2, [pc, #472]	; (80087c8 <__ieee754_pow+0x74c>)
 80085f0:	4b76      	ldr	r3, [pc, #472]	; (80087cc <__ieee754_pow+0x750>)
 80085f2:	f7f8 f841 	bl	8000678 <__aeabi_dadd>
 80085f6:	0032      	movs	r2, r6
 80085f8:	0004      	movs	r4, r0
 80085fa:	000d      	movs	r5, r1
 80085fc:	003b      	movs	r3, r7
 80085fe:	0030      	movs	r0, r6
 8008600:	0039      	movs	r1, r7
 8008602:	f7f8 ff93 	bl	800152c <__aeabi_dmul>
 8008606:	0002      	movs	r2, r0
 8008608:	000b      	movs	r3, r1
 800860a:	0020      	movs	r0, r4
 800860c:	0029      	movs	r1, r5
 800860e:	f7f8 ff8d 	bl	800152c <__aeabi_dmul>
 8008612:	9a00      	ldr	r2, [sp, #0]
 8008614:	9b01      	ldr	r3, [sp, #4]
 8008616:	0004      	movs	r4, r0
 8008618:	000d      	movs	r5, r1
 800861a:	9808      	ldr	r0, [sp, #32]
 800861c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800861e:	f7f8 f82b 	bl	8000678 <__aeabi_dadd>
 8008622:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008626:	f7f8 ff81 	bl	800152c <__aeabi_dmul>
 800862a:	0022      	movs	r2, r4
 800862c:	002b      	movs	r3, r5
 800862e:	f7f8 f823 	bl	8000678 <__aeabi_dadd>
 8008632:	9a00      	ldr	r2, [sp, #0]
 8008634:	9b01      	ldr	r3, [sp, #4]
 8008636:	9010      	str	r0, [sp, #64]	; 0x40
 8008638:	9111      	str	r1, [sp, #68]	; 0x44
 800863a:	0010      	movs	r0, r2
 800863c:	0019      	movs	r1, r3
 800863e:	f7f8 ff75 	bl	800152c <__aeabi_dmul>
 8008642:	2200      	movs	r2, #0
 8008644:	4b62      	ldr	r3, [pc, #392]	; (80087d0 <__ieee754_pow+0x754>)
 8008646:	0004      	movs	r4, r0
 8008648:	000d      	movs	r5, r1
 800864a:	f7f8 f815 	bl	8000678 <__aeabi_dadd>
 800864e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008650:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008652:	f7f8 f811 	bl	8000678 <__aeabi_dadd>
 8008656:	2000      	movs	r0, #0
 8008658:	000f      	movs	r7, r1
 800865a:	0006      	movs	r6, r0
 800865c:	0002      	movs	r2, r0
 800865e:	000b      	movs	r3, r1
 8008660:	9800      	ldr	r0, [sp, #0]
 8008662:	9901      	ldr	r1, [sp, #4]
 8008664:	f7f8 ff62 	bl	800152c <__aeabi_dmul>
 8008668:	2200      	movs	r2, #0
 800866a:	9000      	str	r0, [sp, #0]
 800866c:	9101      	str	r1, [sp, #4]
 800866e:	4b58      	ldr	r3, [pc, #352]	; (80087d0 <__ieee754_pow+0x754>)
 8008670:	0030      	movs	r0, r6
 8008672:	0039      	movs	r1, r7
 8008674:	f7f9 fa1c 	bl	8001ab0 <__aeabi_dsub>
 8008678:	0022      	movs	r2, r4
 800867a:	002b      	movs	r3, r5
 800867c:	f7f9 fa18 	bl	8001ab0 <__aeabi_dsub>
 8008680:	0002      	movs	r2, r0
 8008682:	000b      	movs	r3, r1
 8008684:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008686:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008688:	f7f9 fa12 	bl	8001ab0 <__aeabi_dsub>
 800868c:	9a08      	ldr	r2, [sp, #32]
 800868e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008690:	f7f8 ff4c 	bl	800152c <__aeabi_dmul>
 8008694:	0032      	movs	r2, r6
 8008696:	0004      	movs	r4, r0
 8008698:	000d      	movs	r5, r1
 800869a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800869c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800869e:	003b      	movs	r3, r7
 80086a0:	f7f8 ff44 	bl	800152c <__aeabi_dmul>
 80086a4:	0002      	movs	r2, r0
 80086a6:	000b      	movs	r3, r1
 80086a8:	0020      	movs	r0, r4
 80086aa:	0029      	movs	r1, r5
 80086ac:	f7f7 ffe4 	bl	8000678 <__aeabi_dadd>
 80086b0:	0004      	movs	r4, r0
 80086b2:	000d      	movs	r5, r1
 80086b4:	0002      	movs	r2, r0
 80086b6:	000b      	movs	r3, r1
 80086b8:	9800      	ldr	r0, [sp, #0]
 80086ba:	9901      	ldr	r1, [sp, #4]
 80086bc:	f7f7 ffdc 	bl	8000678 <__aeabi_dadd>
 80086c0:	22e0      	movs	r2, #224	; 0xe0
 80086c2:	2000      	movs	r0, #0
 80086c4:	4b43      	ldr	r3, [pc, #268]	; (80087d4 <__ieee754_pow+0x758>)
 80086c6:	0612      	lsls	r2, r2, #24
 80086c8:	0006      	movs	r6, r0
 80086ca:	000f      	movs	r7, r1
 80086cc:	f7f8 ff2e 	bl	800152c <__aeabi_dmul>
 80086d0:	9008      	str	r0, [sp, #32]
 80086d2:	9109      	str	r1, [sp, #36]	; 0x24
 80086d4:	9a00      	ldr	r2, [sp, #0]
 80086d6:	9b01      	ldr	r3, [sp, #4]
 80086d8:	0030      	movs	r0, r6
 80086da:	0039      	movs	r1, r7
 80086dc:	f7f9 f9e8 	bl	8001ab0 <__aeabi_dsub>
 80086e0:	0002      	movs	r2, r0
 80086e2:	000b      	movs	r3, r1
 80086e4:	0020      	movs	r0, r4
 80086e6:	0029      	movs	r1, r5
 80086e8:	f7f9 f9e2 	bl	8001ab0 <__aeabi_dsub>
 80086ec:	4a3a      	ldr	r2, [pc, #232]	; (80087d8 <__ieee754_pow+0x75c>)
 80086ee:	4b39      	ldr	r3, [pc, #228]	; (80087d4 <__ieee754_pow+0x758>)
 80086f0:	f7f8 ff1c 	bl	800152c <__aeabi_dmul>
 80086f4:	4a39      	ldr	r2, [pc, #228]	; (80087dc <__ieee754_pow+0x760>)
 80086f6:	0004      	movs	r4, r0
 80086f8:	000d      	movs	r5, r1
 80086fa:	0030      	movs	r0, r6
 80086fc:	0039      	movs	r1, r7
 80086fe:	4b38      	ldr	r3, [pc, #224]	; (80087e0 <__ieee754_pow+0x764>)
 8008700:	f7f8 ff14 	bl	800152c <__aeabi_dmul>
 8008704:	0002      	movs	r2, r0
 8008706:	000b      	movs	r3, r1
 8008708:	0020      	movs	r0, r4
 800870a:	0029      	movs	r1, r5
 800870c:	f7f7 ffb4 	bl	8000678 <__aeabi_dadd>
 8008710:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008712:	4b34      	ldr	r3, [pc, #208]	; (80087e4 <__ieee754_pow+0x768>)
 8008714:	189b      	adds	r3, r3, r2
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	f7f7 ffad 	bl	8000678 <__aeabi_dadd>
 800871e:	9000      	str	r0, [sp, #0]
 8008720:	9101      	str	r1, [sp, #4]
 8008722:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008724:	f7f9 fd9a 	bl	800225c <__aeabi_i2d>
 8008728:	0004      	movs	r4, r0
 800872a:	000d      	movs	r5, r1
 800872c:	9808      	ldr	r0, [sp, #32]
 800872e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008730:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008732:	4b2d      	ldr	r3, [pc, #180]	; (80087e8 <__ieee754_pow+0x76c>)
 8008734:	189b      	adds	r3, r3, r2
 8008736:	681e      	ldr	r6, [r3, #0]
 8008738:	685f      	ldr	r7, [r3, #4]
 800873a:	9a00      	ldr	r2, [sp, #0]
 800873c:	9b01      	ldr	r3, [sp, #4]
 800873e:	f7f7 ff9b 	bl	8000678 <__aeabi_dadd>
 8008742:	0032      	movs	r2, r6
 8008744:	003b      	movs	r3, r7
 8008746:	f7f7 ff97 	bl	8000678 <__aeabi_dadd>
 800874a:	0022      	movs	r2, r4
 800874c:	002b      	movs	r3, r5
 800874e:	f7f7 ff93 	bl	8000678 <__aeabi_dadd>
 8008752:	2000      	movs	r0, #0
 8008754:	0022      	movs	r2, r4
 8008756:	002b      	movs	r3, r5
 8008758:	9004      	str	r0, [sp, #16]
 800875a:	9105      	str	r1, [sp, #20]
 800875c:	f7f9 f9a8 	bl	8001ab0 <__aeabi_dsub>
 8008760:	0032      	movs	r2, r6
 8008762:	003b      	movs	r3, r7
 8008764:	f7f9 f9a4 	bl	8001ab0 <__aeabi_dsub>
 8008768:	9a08      	ldr	r2, [sp, #32]
 800876a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800876c:	f7f9 f9a0 	bl	8001ab0 <__aeabi_dsub>
 8008770:	0002      	movs	r2, r0
 8008772:	000b      	movs	r3, r1
 8008774:	9800      	ldr	r0, [sp, #0]
 8008776:	9901      	ldr	r1, [sp, #4]
 8008778:	e618      	b.n	80083ac <__ieee754_pow+0x330>
 800877a:	2300      	movs	r3, #0
 800877c:	4c03      	ldr	r4, [pc, #12]	; (800878c <__ieee754_pow+0x710>)
 800877e:	e621      	b.n	80083c4 <__ieee754_pow+0x348>
 8008780:	7ff00000 	.word	0x7ff00000
 8008784:	43400000 	.word	0x43400000
 8008788:	fffffc01 	.word	0xfffffc01
 800878c:	3ff00000 	.word	0x3ff00000
 8008790:	0003988e 	.word	0x0003988e
 8008794:	000bb679 	.word	0x000bb679
 8008798:	fff00000 	.word	0xfff00000
 800879c:	08008ef8 	.word	0x08008ef8
 80087a0:	4a454eef 	.word	0x4a454eef
 80087a4:	3fca7e28 	.word	0x3fca7e28
 80087a8:	93c9db65 	.word	0x93c9db65
 80087ac:	3fcd864a 	.word	0x3fcd864a
 80087b0:	a91d4101 	.word	0xa91d4101
 80087b4:	3fd17460 	.word	0x3fd17460
 80087b8:	518f264d 	.word	0x518f264d
 80087bc:	3fd55555 	.word	0x3fd55555
 80087c0:	db6fabff 	.word	0xdb6fabff
 80087c4:	3fdb6db6 	.word	0x3fdb6db6
 80087c8:	33333303 	.word	0x33333303
 80087cc:	3fe33333 	.word	0x3fe33333
 80087d0:	40080000 	.word	0x40080000
 80087d4:	3feec709 	.word	0x3feec709
 80087d8:	dc3a03fd 	.word	0xdc3a03fd
 80087dc:	145b01f5 	.word	0x145b01f5
 80087e0:	be3e2fe0 	.word	0xbe3e2fe0
 80087e4:	08008f18 	.word	0x08008f18
 80087e8:	08008f08 	.word	0x08008f08
 80087ec:	4a90      	ldr	r2, [pc, #576]	; (8008a30 <__ieee754_pow+0x9b4>)
 80087ee:	4b91      	ldr	r3, [pc, #580]	; (8008a34 <__ieee754_pow+0x9b8>)
 80087f0:	0030      	movs	r0, r6
 80087f2:	0039      	movs	r1, r7
 80087f4:	f7f7 ff40 	bl	8000678 <__aeabi_dadd>
 80087f8:	9a04      	ldr	r2, [sp, #16]
 80087fa:	9b05      	ldr	r3, [sp, #20]
 80087fc:	9002      	str	r0, [sp, #8]
 80087fe:	9103      	str	r1, [sp, #12]
 8008800:	0028      	movs	r0, r5
 8008802:	0021      	movs	r1, r4
 8008804:	f7f9 f954 	bl	8001ab0 <__aeabi_dsub>
 8008808:	0002      	movs	r2, r0
 800880a:	000b      	movs	r3, r1
 800880c:	9802      	ldr	r0, [sp, #8]
 800880e:	9903      	ldr	r1, [sp, #12]
 8008810:	f7f7 fe16 	bl	8000440 <__aeabi_dcmpgt>
 8008814:	2800      	cmp	r0, #0
 8008816:	d000      	beq.n	800881a <__ieee754_pow+0x79e>
 8008818:	e611      	b.n	800843e <__ieee754_pow+0x3c2>
 800881a:	2100      	movs	r1, #0
 800881c:	4a86      	ldr	r2, [pc, #536]	; (8008a38 <__ieee754_pow+0x9bc>)
 800881e:	0063      	lsls	r3, r4, #1
 8008820:	085b      	lsrs	r3, r3, #1
 8008822:	9102      	str	r1, [sp, #8]
 8008824:	4293      	cmp	r3, r2
 8008826:	dd25      	ble.n	8008874 <__ieee754_pow+0x7f8>
 8008828:	4a84      	ldr	r2, [pc, #528]	; (8008a3c <__ieee754_pow+0x9c0>)
 800882a:	151b      	asrs	r3, r3, #20
 800882c:	189b      	adds	r3, r3, r2
 800882e:	2280      	movs	r2, #128	; 0x80
 8008830:	0352      	lsls	r2, r2, #13
 8008832:	0011      	movs	r1, r2
 8008834:	4119      	asrs	r1, r3
 8008836:	190b      	adds	r3, r1, r4
 8008838:	005c      	lsls	r4, r3, #1
 800883a:	4981      	ldr	r1, [pc, #516]	; (8008a40 <__ieee754_pow+0x9c4>)
 800883c:	4d81      	ldr	r5, [pc, #516]	; (8008a44 <__ieee754_pow+0x9c8>)
 800883e:	0d64      	lsrs	r4, r4, #21
 8008840:	1864      	adds	r4, r4, r1
 8008842:	4125      	asrs	r5, r4
 8008844:	401d      	ands	r5, r3
 8008846:	031b      	lsls	r3, r3, #12
 8008848:	0b1b      	lsrs	r3, r3, #12
 800884a:	4313      	orrs	r3, r2
 800884c:	2214      	movs	r2, #20
 800884e:	1b12      	subs	r2, r2, r4
 8008850:	4113      	asrs	r3, r2
 8008852:	9302      	str	r3, [sp, #8]
 8008854:	9b08      	ldr	r3, [sp, #32]
 8008856:	2000      	movs	r0, #0
 8008858:	0029      	movs	r1, r5
 800885a:	2b00      	cmp	r3, #0
 800885c:	da02      	bge.n	8008864 <__ieee754_pow+0x7e8>
 800885e:	9b02      	ldr	r3, [sp, #8]
 8008860:	425b      	negs	r3, r3
 8008862:	9302      	str	r3, [sp, #8]
 8008864:	0002      	movs	r2, r0
 8008866:	000b      	movs	r3, r1
 8008868:	9804      	ldr	r0, [sp, #16]
 800886a:	9905      	ldr	r1, [sp, #20]
 800886c:	f7f9 f920 	bl	8001ab0 <__aeabi_dsub>
 8008870:	9006      	str	r0, [sp, #24]
 8008872:	9107      	str	r1, [sp, #28]
 8008874:	9806      	ldr	r0, [sp, #24]
 8008876:	9907      	ldr	r1, [sp, #28]
 8008878:	0032      	movs	r2, r6
 800887a:	003b      	movs	r3, r7
 800887c:	f7f7 fefc 	bl	8000678 <__aeabi_dadd>
 8008880:	2000      	movs	r0, #0
 8008882:	2200      	movs	r2, #0
 8008884:	4b70      	ldr	r3, [pc, #448]	; (8008a48 <__ieee754_pow+0x9cc>)
 8008886:	9004      	str	r0, [sp, #16]
 8008888:	9105      	str	r1, [sp, #20]
 800888a:	f7f8 fe4f 	bl	800152c <__aeabi_dmul>
 800888e:	9a06      	ldr	r2, [sp, #24]
 8008890:	9b07      	ldr	r3, [sp, #28]
 8008892:	9008      	str	r0, [sp, #32]
 8008894:	9109      	str	r1, [sp, #36]	; 0x24
 8008896:	9804      	ldr	r0, [sp, #16]
 8008898:	9905      	ldr	r1, [sp, #20]
 800889a:	f7f9 f909 	bl	8001ab0 <__aeabi_dsub>
 800889e:	0002      	movs	r2, r0
 80088a0:	000b      	movs	r3, r1
 80088a2:	0030      	movs	r0, r6
 80088a4:	0039      	movs	r1, r7
 80088a6:	f7f9 f903 	bl	8001ab0 <__aeabi_dsub>
 80088aa:	4a68      	ldr	r2, [pc, #416]	; (8008a4c <__ieee754_pow+0x9d0>)
 80088ac:	4b68      	ldr	r3, [pc, #416]	; (8008a50 <__ieee754_pow+0x9d4>)
 80088ae:	f7f8 fe3d 	bl	800152c <__aeabi_dmul>
 80088b2:	4a68      	ldr	r2, [pc, #416]	; (8008a54 <__ieee754_pow+0x9d8>)
 80088b4:	0004      	movs	r4, r0
 80088b6:	000d      	movs	r5, r1
 80088b8:	9804      	ldr	r0, [sp, #16]
 80088ba:	9905      	ldr	r1, [sp, #20]
 80088bc:	4b66      	ldr	r3, [pc, #408]	; (8008a58 <__ieee754_pow+0x9dc>)
 80088be:	f7f8 fe35 	bl	800152c <__aeabi_dmul>
 80088c2:	0002      	movs	r2, r0
 80088c4:	000b      	movs	r3, r1
 80088c6:	0020      	movs	r0, r4
 80088c8:	0029      	movs	r1, r5
 80088ca:	f7f7 fed5 	bl	8000678 <__aeabi_dadd>
 80088ce:	0004      	movs	r4, r0
 80088d0:	000d      	movs	r5, r1
 80088d2:	0002      	movs	r2, r0
 80088d4:	000b      	movs	r3, r1
 80088d6:	9808      	ldr	r0, [sp, #32]
 80088d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088da:	f7f7 fecd 	bl	8000678 <__aeabi_dadd>
 80088de:	9a08      	ldr	r2, [sp, #32]
 80088e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e2:	0006      	movs	r6, r0
 80088e4:	000f      	movs	r7, r1
 80088e6:	f7f9 f8e3 	bl	8001ab0 <__aeabi_dsub>
 80088ea:	0002      	movs	r2, r0
 80088ec:	000b      	movs	r3, r1
 80088ee:	0020      	movs	r0, r4
 80088f0:	0029      	movs	r1, r5
 80088f2:	f7f9 f8dd 	bl	8001ab0 <__aeabi_dsub>
 80088f6:	0032      	movs	r2, r6
 80088f8:	9004      	str	r0, [sp, #16]
 80088fa:	9105      	str	r1, [sp, #20]
 80088fc:	003b      	movs	r3, r7
 80088fe:	0030      	movs	r0, r6
 8008900:	0039      	movs	r1, r7
 8008902:	f7f8 fe13 	bl	800152c <__aeabi_dmul>
 8008906:	0004      	movs	r4, r0
 8008908:	000d      	movs	r5, r1
 800890a:	4a54      	ldr	r2, [pc, #336]	; (8008a5c <__ieee754_pow+0x9e0>)
 800890c:	4b54      	ldr	r3, [pc, #336]	; (8008a60 <__ieee754_pow+0x9e4>)
 800890e:	f7f8 fe0d 	bl	800152c <__aeabi_dmul>
 8008912:	4a54      	ldr	r2, [pc, #336]	; (8008a64 <__ieee754_pow+0x9e8>)
 8008914:	4b54      	ldr	r3, [pc, #336]	; (8008a68 <__ieee754_pow+0x9ec>)
 8008916:	f7f9 f8cb 	bl	8001ab0 <__aeabi_dsub>
 800891a:	0022      	movs	r2, r4
 800891c:	002b      	movs	r3, r5
 800891e:	f7f8 fe05 	bl	800152c <__aeabi_dmul>
 8008922:	4a52      	ldr	r2, [pc, #328]	; (8008a6c <__ieee754_pow+0x9f0>)
 8008924:	4b52      	ldr	r3, [pc, #328]	; (8008a70 <__ieee754_pow+0x9f4>)
 8008926:	f7f7 fea7 	bl	8000678 <__aeabi_dadd>
 800892a:	0022      	movs	r2, r4
 800892c:	002b      	movs	r3, r5
 800892e:	f7f8 fdfd 	bl	800152c <__aeabi_dmul>
 8008932:	4a50      	ldr	r2, [pc, #320]	; (8008a74 <__ieee754_pow+0x9f8>)
 8008934:	4b50      	ldr	r3, [pc, #320]	; (8008a78 <__ieee754_pow+0x9fc>)
 8008936:	f7f9 f8bb 	bl	8001ab0 <__aeabi_dsub>
 800893a:	0022      	movs	r2, r4
 800893c:	002b      	movs	r3, r5
 800893e:	f7f8 fdf5 	bl	800152c <__aeabi_dmul>
 8008942:	4a4e      	ldr	r2, [pc, #312]	; (8008a7c <__ieee754_pow+0xa00>)
 8008944:	4b4e      	ldr	r3, [pc, #312]	; (8008a80 <__ieee754_pow+0xa04>)
 8008946:	f7f7 fe97 	bl	8000678 <__aeabi_dadd>
 800894a:	0022      	movs	r2, r4
 800894c:	002b      	movs	r3, r5
 800894e:	f7f8 fded 	bl	800152c <__aeabi_dmul>
 8008952:	0002      	movs	r2, r0
 8008954:	000b      	movs	r3, r1
 8008956:	0030      	movs	r0, r6
 8008958:	0039      	movs	r1, r7
 800895a:	f7f9 f8a9 	bl	8001ab0 <__aeabi_dsub>
 800895e:	0004      	movs	r4, r0
 8008960:	000d      	movs	r5, r1
 8008962:	0002      	movs	r2, r0
 8008964:	000b      	movs	r3, r1
 8008966:	0030      	movs	r0, r6
 8008968:	0039      	movs	r1, r7
 800896a:	f7f8 fddf 	bl	800152c <__aeabi_dmul>
 800896e:	2380      	movs	r3, #128	; 0x80
 8008970:	9006      	str	r0, [sp, #24]
 8008972:	9107      	str	r1, [sp, #28]
 8008974:	2200      	movs	r2, #0
 8008976:	0020      	movs	r0, r4
 8008978:	0029      	movs	r1, r5
 800897a:	05db      	lsls	r3, r3, #23
 800897c:	f7f9 f898 	bl	8001ab0 <__aeabi_dsub>
 8008980:	0002      	movs	r2, r0
 8008982:	000b      	movs	r3, r1
 8008984:	9806      	ldr	r0, [sp, #24]
 8008986:	9907      	ldr	r1, [sp, #28]
 8008988:	f7f8 f9d6 	bl	8000d38 <__aeabi_ddiv>
 800898c:	9a04      	ldr	r2, [sp, #16]
 800898e:	9b05      	ldr	r3, [sp, #20]
 8008990:	0004      	movs	r4, r0
 8008992:	000d      	movs	r5, r1
 8008994:	0030      	movs	r0, r6
 8008996:	0039      	movs	r1, r7
 8008998:	f7f8 fdc8 	bl	800152c <__aeabi_dmul>
 800899c:	9a04      	ldr	r2, [sp, #16]
 800899e:	9b05      	ldr	r3, [sp, #20]
 80089a0:	f7f7 fe6a 	bl	8000678 <__aeabi_dadd>
 80089a4:	0002      	movs	r2, r0
 80089a6:	000b      	movs	r3, r1
 80089a8:	0020      	movs	r0, r4
 80089aa:	0029      	movs	r1, r5
 80089ac:	f7f9 f880 	bl	8001ab0 <__aeabi_dsub>
 80089b0:	0032      	movs	r2, r6
 80089b2:	003b      	movs	r3, r7
 80089b4:	f7f9 f87c 	bl	8001ab0 <__aeabi_dsub>
 80089b8:	0002      	movs	r2, r0
 80089ba:	000b      	movs	r3, r1
 80089bc:	2000      	movs	r0, #0
 80089be:	4931      	ldr	r1, [pc, #196]	; (8008a84 <__ieee754_pow+0xa08>)
 80089c0:	f7f9 f876 	bl	8001ab0 <__aeabi_dsub>
 80089c4:	9b02      	ldr	r3, [sp, #8]
 80089c6:	051b      	lsls	r3, r3, #20
 80089c8:	185b      	adds	r3, r3, r1
 80089ca:	151a      	asrs	r2, r3, #20
 80089cc:	2a00      	cmp	r2, #0
 80089ce:	dc25      	bgt.n	8008a1c <__ieee754_pow+0x9a0>
 80089d0:	9a02      	ldr	r2, [sp, #8]
 80089d2:	f000 f861 	bl	8008a98 <scalbn>
 80089d6:	9a00      	ldr	r2, [sp, #0]
 80089d8:	9b01      	ldr	r3, [sp, #4]
 80089da:	f7ff fc33 	bl	8008244 <__ieee754_pow+0x1c8>
 80089de:	4a2a      	ldr	r2, [pc, #168]	; (8008a88 <__ieee754_pow+0xa0c>)
 80089e0:	004b      	lsls	r3, r1, #1
 80089e2:	085b      	lsrs	r3, r3, #1
 80089e4:	4293      	cmp	r3, r2
 80089e6:	dc00      	bgt.n	80089ea <__ieee754_pow+0x96e>
 80089e8:	e717      	b.n	800881a <__ieee754_pow+0x79e>
 80089ea:	4b28      	ldr	r3, [pc, #160]	; (8008a8c <__ieee754_pow+0xa10>)
 80089ec:	18cb      	adds	r3, r1, r3
 80089ee:	4303      	orrs	r3, r0
 80089f0:	d008      	beq.n	8008a04 <__ieee754_pow+0x988>
 80089f2:	9800      	ldr	r0, [sp, #0]
 80089f4:	9901      	ldr	r1, [sp, #4]
 80089f6:	2300      	movs	r3, #0
 80089f8:	2200      	movs	r2, #0
 80089fa:	f7f7 fd0d 	bl	8000418 <__aeabi_dcmplt>
 80089fe:	1e43      	subs	r3, r0, #1
 8008a00:	4198      	sbcs	r0, r3
 8008a02:	e462      	b.n	80082ca <__ieee754_pow+0x24e>
 8008a04:	9a04      	ldr	r2, [sp, #16]
 8008a06:	9b05      	ldr	r3, [sp, #20]
 8008a08:	f7f9 f852 	bl	8001ab0 <__aeabi_dsub>
 8008a0c:	0032      	movs	r2, r6
 8008a0e:	003b      	movs	r3, r7
 8008a10:	f7f7 fd20 	bl	8000454 <__aeabi_dcmpge>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	d100      	bne.n	8008a1a <__ieee754_pow+0x99e>
 8008a18:	e6ff      	b.n	800881a <__ieee754_pow+0x79e>
 8008a1a:	e7ea      	b.n	80089f2 <__ieee754_pow+0x976>
 8008a1c:	0019      	movs	r1, r3
 8008a1e:	e7da      	b.n	80089d6 <__ieee754_pow+0x95a>
 8008a20:	2300      	movs	r3, #0
 8008a22:	4c18      	ldr	r4, [pc, #96]	; (8008a84 <__ieee754_pow+0xa08>)
 8008a24:	f7ff fbf1 	bl	800820a <__ieee754_pow+0x18e>
 8008a28:	2300      	movs	r3, #0
 8008a2a:	2400      	movs	r4, #0
 8008a2c:	f7ff fbed 	bl	800820a <__ieee754_pow+0x18e>
 8008a30:	652b82fe 	.word	0x652b82fe
 8008a34:	3c971547 	.word	0x3c971547
 8008a38:	3fe00000 	.word	0x3fe00000
 8008a3c:	fffffc02 	.word	0xfffffc02
 8008a40:	fffffc01 	.word	0xfffffc01
 8008a44:	fff00000 	.word	0xfff00000
 8008a48:	3fe62e43 	.word	0x3fe62e43
 8008a4c:	fefa39ef 	.word	0xfefa39ef
 8008a50:	3fe62e42 	.word	0x3fe62e42
 8008a54:	0ca86c39 	.word	0x0ca86c39
 8008a58:	be205c61 	.word	0xbe205c61
 8008a5c:	72bea4d0 	.word	0x72bea4d0
 8008a60:	3e663769 	.word	0x3e663769
 8008a64:	c5d26bf1 	.word	0xc5d26bf1
 8008a68:	3ebbbd41 	.word	0x3ebbbd41
 8008a6c:	af25de2c 	.word	0xaf25de2c
 8008a70:	3f11566a 	.word	0x3f11566a
 8008a74:	16bebd93 	.word	0x16bebd93
 8008a78:	3f66c16c 	.word	0x3f66c16c
 8008a7c:	5555553e 	.word	0x5555553e
 8008a80:	3fc55555 	.word	0x3fc55555
 8008a84:	3ff00000 	.word	0x3ff00000
 8008a88:	4090cbff 	.word	0x4090cbff
 8008a8c:	3f6f3400 	.word	0x3f6f3400

08008a90 <fabs>:
 8008a90:	0049      	lsls	r1, r1, #1
 8008a92:	084b      	lsrs	r3, r1, #1
 8008a94:	0019      	movs	r1, r3
 8008a96:	4770      	bx	lr

08008a98 <scalbn>:
 8008a98:	b570      	push	{r4, r5, r6, lr}
 8008a9a:	0014      	movs	r4, r2
 8008a9c:	004a      	lsls	r2, r1, #1
 8008a9e:	000b      	movs	r3, r1
 8008aa0:	0d52      	lsrs	r2, r2, #21
 8008aa2:	d10f      	bne.n	8008ac4 <scalbn+0x2c>
 8008aa4:	004b      	lsls	r3, r1, #1
 8008aa6:	085b      	lsrs	r3, r3, #1
 8008aa8:	4303      	orrs	r3, r0
 8008aaa:	d011      	beq.n	8008ad0 <scalbn+0x38>
 8008aac:	4b22      	ldr	r3, [pc, #136]	; (8008b38 <scalbn+0xa0>)
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f7f8 fd3c 	bl	800152c <__aeabi_dmul>
 8008ab4:	4b21      	ldr	r3, [pc, #132]	; (8008b3c <scalbn+0xa4>)
 8008ab6:	429c      	cmp	r4, r3
 8008ab8:	da0b      	bge.n	8008ad2 <scalbn+0x3a>
 8008aba:	4a21      	ldr	r2, [pc, #132]	; (8008b40 <scalbn+0xa8>)
 8008abc:	4b21      	ldr	r3, [pc, #132]	; (8008b44 <scalbn+0xac>)
 8008abe:	f7f8 fd35 	bl	800152c <__aeabi_dmul>
 8008ac2:	e005      	b.n	8008ad0 <scalbn+0x38>
 8008ac4:	4d20      	ldr	r5, [pc, #128]	; (8008b48 <scalbn+0xb0>)
 8008ac6:	42aa      	cmp	r2, r5
 8008ac8:	d107      	bne.n	8008ada <scalbn+0x42>
 8008aca:	0002      	movs	r2, r0
 8008acc:	f7f7 fdd4 	bl	8000678 <__aeabi_dadd>
 8008ad0:	bd70      	pop	{r4, r5, r6, pc}
 8008ad2:	000b      	movs	r3, r1
 8008ad4:	004a      	lsls	r2, r1, #1
 8008ad6:	0d52      	lsrs	r2, r2, #21
 8008ad8:	3a36      	subs	r2, #54	; 0x36
 8008ada:	4d1c      	ldr	r5, [pc, #112]	; (8008b4c <scalbn+0xb4>)
 8008adc:	42ac      	cmp	r4, r5
 8008ade:	dd0a      	ble.n	8008af6 <scalbn+0x5e>
 8008ae0:	4c1b      	ldr	r4, [pc, #108]	; (8008b50 <scalbn+0xb8>)
 8008ae2:	4d1c      	ldr	r5, [pc, #112]	; (8008b54 <scalbn+0xbc>)
 8008ae4:	2900      	cmp	r1, #0
 8008ae6:	da01      	bge.n	8008aec <scalbn+0x54>
 8008ae8:	4c19      	ldr	r4, [pc, #100]	; (8008b50 <scalbn+0xb8>)
 8008aea:	4d1b      	ldr	r5, [pc, #108]	; (8008b58 <scalbn+0xc0>)
 8008aec:	4a18      	ldr	r2, [pc, #96]	; (8008b50 <scalbn+0xb8>)
 8008aee:	4b19      	ldr	r3, [pc, #100]	; (8008b54 <scalbn+0xbc>)
 8008af0:	0020      	movs	r0, r4
 8008af2:	0029      	movs	r1, r5
 8008af4:	e7e3      	b.n	8008abe <scalbn+0x26>
 8008af6:	18a2      	adds	r2, r4, r2
 8008af8:	4c18      	ldr	r4, [pc, #96]	; (8008b5c <scalbn+0xc4>)
 8008afa:	42a2      	cmp	r2, r4
 8008afc:	dcf0      	bgt.n	8008ae0 <scalbn+0x48>
 8008afe:	2a00      	cmp	r2, #0
 8008b00:	dd05      	ble.n	8008b0e <scalbn+0x76>
 8008b02:	4c17      	ldr	r4, [pc, #92]	; (8008b60 <scalbn+0xc8>)
 8008b04:	0512      	lsls	r2, r2, #20
 8008b06:	4023      	ands	r3, r4
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	0019      	movs	r1, r3
 8008b0c:	e7e0      	b.n	8008ad0 <scalbn+0x38>
 8008b0e:	0014      	movs	r4, r2
 8008b10:	3435      	adds	r4, #53	; 0x35
 8008b12:	da08      	bge.n	8008b26 <scalbn+0x8e>
 8008b14:	4c0a      	ldr	r4, [pc, #40]	; (8008b40 <scalbn+0xa8>)
 8008b16:	4d0b      	ldr	r5, [pc, #44]	; (8008b44 <scalbn+0xac>)
 8008b18:	2900      	cmp	r1, #0
 8008b1a:	da01      	bge.n	8008b20 <scalbn+0x88>
 8008b1c:	4c08      	ldr	r4, [pc, #32]	; (8008b40 <scalbn+0xa8>)
 8008b1e:	4d11      	ldr	r5, [pc, #68]	; (8008b64 <scalbn+0xcc>)
 8008b20:	4a07      	ldr	r2, [pc, #28]	; (8008b40 <scalbn+0xa8>)
 8008b22:	4b08      	ldr	r3, [pc, #32]	; (8008b44 <scalbn+0xac>)
 8008b24:	e7e4      	b.n	8008af0 <scalbn+0x58>
 8008b26:	4c0e      	ldr	r4, [pc, #56]	; (8008b60 <scalbn+0xc8>)
 8008b28:	3236      	adds	r2, #54	; 0x36
 8008b2a:	4023      	ands	r3, r4
 8008b2c:	0512      	lsls	r2, r2, #20
 8008b2e:	431a      	orrs	r2, r3
 8008b30:	0011      	movs	r1, r2
 8008b32:	4b0d      	ldr	r3, [pc, #52]	; (8008b68 <scalbn+0xd0>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	e7c2      	b.n	8008abe <scalbn+0x26>
 8008b38:	43500000 	.word	0x43500000
 8008b3c:	ffff3cb0 	.word	0xffff3cb0
 8008b40:	c2f8f359 	.word	0xc2f8f359
 8008b44:	01a56e1f 	.word	0x01a56e1f
 8008b48:	000007ff 	.word	0x000007ff
 8008b4c:	0000c350 	.word	0x0000c350
 8008b50:	8800759c 	.word	0x8800759c
 8008b54:	7e37e43c 	.word	0x7e37e43c
 8008b58:	fe37e43c 	.word	0xfe37e43c
 8008b5c:	000007fe 	.word	0x000007fe
 8008b60:	800fffff 	.word	0x800fffff
 8008b64:	81a56e1f 	.word	0x81a56e1f
 8008b68:	3c900000 	.word	0x3c900000

08008b6c <with_errno>:
 8008b6c:	b570      	push	{r4, r5, r6, lr}
 8008b6e:	000d      	movs	r5, r1
 8008b70:	0016      	movs	r6, r2
 8008b72:	0004      	movs	r4, r0
 8008b74:	f7ff f9e2 	bl	8007f3c <__errno>
 8008b78:	0029      	movs	r1, r5
 8008b7a:	6006      	str	r6, [r0, #0]
 8008b7c:	0020      	movs	r0, r4
 8008b7e:	bd70      	pop	{r4, r5, r6, pc}

08008b80 <xflow>:
 8008b80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b82:	0015      	movs	r5, r2
 8008b84:	001c      	movs	r4, r3
 8008b86:	2800      	cmp	r0, #0
 8008b88:	d010      	beq.n	8008bac <xflow+0x2c>
 8008b8a:	2380      	movs	r3, #128	; 0x80
 8008b8c:	0010      	movs	r0, r2
 8008b8e:	061b      	lsls	r3, r3, #24
 8008b90:	18e1      	adds	r1, r4, r3
 8008b92:	9000      	str	r0, [sp, #0]
 8008b94:	9101      	str	r1, [sp, #4]
 8008b96:	9a00      	ldr	r2, [sp, #0]
 8008b98:	9b01      	ldr	r3, [sp, #4]
 8008b9a:	0028      	movs	r0, r5
 8008b9c:	0021      	movs	r1, r4
 8008b9e:	f7f8 fcc5 	bl	800152c <__aeabi_dmul>
 8008ba2:	2222      	movs	r2, #34	; 0x22
 8008ba4:	f7ff ffe2 	bl	8008b6c <with_errno>
 8008ba8:	b003      	add	sp, #12
 8008baa:	bd30      	pop	{r4, r5, pc}
 8008bac:	0010      	movs	r0, r2
 8008bae:	0019      	movs	r1, r3
 8008bb0:	e7ef      	b.n	8008b92 <xflow+0x12>

08008bb2 <__math_uflow>:
 8008bb2:	2380      	movs	r3, #128	; 0x80
 8008bb4:	b510      	push	{r4, lr}
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	055b      	lsls	r3, r3, #21
 8008bba:	f7ff ffe1 	bl	8008b80 <xflow>
 8008bbe:	bd10      	pop	{r4, pc}

08008bc0 <__math_oflow>:
 8008bc0:	23e0      	movs	r3, #224	; 0xe0
 8008bc2:	b510      	push	{r4, lr}
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	05db      	lsls	r3, r3, #23
 8008bc8:	f7ff ffda 	bl	8008b80 <xflow>
 8008bcc:	bd10      	pop	{r4, pc}
	...

08008bd0 <__ieee754_sqrt>:
 8008bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bd2:	000a      	movs	r2, r1
 8008bd4:	000c      	movs	r4, r1
 8008bd6:	496f      	ldr	r1, [pc, #444]	; (8008d94 <__ieee754_sqrt+0x1c4>)
 8008bd8:	0005      	movs	r5, r0
 8008bda:	0003      	movs	r3, r0
 8008bdc:	0008      	movs	r0, r1
 8008bde:	b087      	sub	sp, #28
 8008be0:	4020      	ands	r0, r4
 8008be2:	4288      	cmp	r0, r1
 8008be4:	d111      	bne.n	8008c0a <__ieee754_sqrt+0x3a>
 8008be6:	002a      	movs	r2, r5
 8008be8:	0023      	movs	r3, r4
 8008bea:	0028      	movs	r0, r5
 8008bec:	0021      	movs	r1, r4
 8008bee:	f7f8 fc9d 	bl	800152c <__aeabi_dmul>
 8008bf2:	0002      	movs	r2, r0
 8008bf4:	000b      	movs	r3, r1
 8008bf6:	0028      	movs	r0, r5
 8008bf8:	0021      	movs	r1, r4
 8008bfa:	f7f7 fd3d 	bl	8000678 <__aeabi_dadd>
 8008bfe:	0005      	movs	r5, r0
 8008c00:	000c      	movs	r4, r1
 8008c02:	0028      	movs	r0, r5
 8008c04:	0021      	movs	r1, r4
 8008c06:	b007      	add	sp, #28
 8008c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c0a:	2c00      	cmp	r4, #0
 8008c0c:	dc12      	bgt.n	8008c34 <__ieee754_sqrt+0x64>
 8008c0e:	0061      	lsls	r1, r4, #1
 8008c10:	0849      	lsrs	r1, r1, #1
 8008c12:	4329      	orrs	r1, r5
 8008c14:	d0f5      	beq.n	8008c02 <__ieee754_sqrt+0x32>
 8008c16:	2100      	movs	r1, #0
 8008c18:	428c      	cmp	r4, r1
 8008c1a:	d100      	bne.n	8008c1e <__ieee754_sqrt+0x4e>
 8008c1c:	e09f      	b.n	8008d5e <__ieee754_sqrt+0x18e>
 8008c1e:	002a      	movs	r2, r5
 8008c20:	0023      	movs	r3, r4
 8008c22:	0028      	movs	r0, r5
 8008c24:	0021      	movs	r1, r4
 8008c26:	f7f8 ff43 	bl	8001ab0 <__aeabi_dsub>
 8008c2a:	0002      	movs	r2, r0
 8008c2c:	000b      	movs	r3, r1
 8008c2e:	f7f8 f883 	bl	8000d38 <__aeabi_ddiv>
 8008c32:	e7e4      	b.n	8008bfe <__ieee754_sqrt+0x2e>
 8008c34:	1521      	asrs	r1, r4, #20
 8008c36:	d100      	bne.n	8008c3a <__ieee754_sqrt+0x6a>
 8008c38:	e091      	b.n	8008d5e <__ieee754_sqrt+0x18e>
 8008c3a:	4857      	ldr	r0, [pc, #348]	; (8008d98 <__ieee754_sqrt+0x1c8>)
 8008c3c:	0312      	lsls	r2, r2, #12
 8008c3e:	180c      	adds	r4, r1, r0
 8008c40:	2080      	movs	r0, #128	; 0x80
 8008c42:	0b12      	lsrs	r2, r2, #12
 8008c44:	0340      	lsls	r0, r0, #13
 8008c46:	4310      	orrs	r0, r2
 8008c48:	07c9      	lsls	r1, r1, #31
 8008c4a:	d403      	bmi.n	8008c54 <__ieee754_sqrt+0x84>
 8008c4c:	0fda      	lsrs	r2, r3, #31
 8008c4e:	0040      	lsls	r0, r0, #1
 8008c50:	1810      	adds	r0, r2, r0
 8008c52:	005b      	lsls	r3, r3, #1
 8008c54:	2500      	movs	r5, #0
 8008c56:	1062      	asrs	r2, r4, #1
 8008c58:	0040      	lsls	r0, r0, #1
 8008c5a:	2480      	movs	r4, #128	; 0x80
 8008c5c:	9205      	str	r2, [sp, #20]
 8008c5e:	0fda      	lsrs	r2, r3, #31
 8008c60:	1812      	adds	r2, r2, r0
 8008c62:	0029      	movs	r1, r5
 8008c64:	2016      	movs	r0, #22
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	03a4      	lsls	r4, r4, #14
 8008c6a:	190e      	adds	r6, r1, r4
 8008c6c:	4296      	cmp	r6, r2
 8008c6e:	dc02      	bgt.n	8008c76 <__ieee754_sqrt+0xa6>
 8008c70:	1931      	adds	r1, r6, r4
 8008c72:	1b92      	subs	r2, r2, r6
 8008c74:	192d      	adds	r5, r5, r4
 8008c76:	0fde      	lsrs	r6, r3, #31
 8008c78:	0052      	lsls	r2, r2, #1
 8008c7a:	3801      	subs	r0, #1
 8008c7c:	18b2      	adds	r2, r6, r2
 8008c7e:	005b      	lsls	r3, r3, #1
 8008c80:	0864      	lsrs	r4, r4, #1
 8008c82:	2800      	cmp	r0, #0
 8008c84:	d1f1      	bne.n	8008c6a <__ieee754_sqrt+0x9a>
 8008c86:	2620      	movs	r6, #32
 8008c88:	2780      	movs	r7, #128	; 0x80
 8008c8a:	0004      	movs	r4, r0
 8008c8c:	9604      	str	r6, [sp, #16]
 8008c8e:	063f      	lsls	r7, r7, #24
 8008c90:	183e      	adds	r6, r7, r0
 8008c92:	46b4      	mov	ip, r6
 8008c94:	428a      	cmp	r2, r1
 8008c96:	dc02      	bgt.n	8008c9e <__ieee754_sqrt+0xce>
 8008c98:	d114      	bne.n	8008cc4 <__ieee754_sqrt+0xf4>
 8008c9a:	429e      	cmp	r6, r3
 8008c9c:	d812      	bhi.n	8008cc4 <__ieee754_sqrt+0xf4>
 8008c9e:	4660      	mov	r0, ip
 8008ca0:	4666      	mov	r6, ip
 8008ca2:	19c0      	adds	r0, r0, r7
 8008ca4:	9100      	str	r1, [sp, #0]
 8008ca6:	2e00      	cmp	r6, #0
 8008ca8:	da03      	bge.n	8008cb2 <__ieee754_sqrt+0xe2>
 8008caa:	43c6      	mvns	r6, r0
 8008cac:	0ff6      	lsrs	r6, r6, #31
 8008cae:	198e      	adds	r6, r1, r6
 8008cb0:	9600      	str	r6, [sp, #0]
 8008cb2:	1a52      	subs	r2, r2, r1
 8008cb4:	4563      	cmp	r3, ip
 8008cb6:	4189      	sbcs	r1, r1
 8008cb8:	4249      	negs	r1, r1
 8008cba:	1a52      	subs	r2, r2, r1
 8008cbc:	4661      	mov	r1, ip
 8008cbe:	1a5b      	subs	r3, r3, r1
 8008cc0:	9900      	ldr	r1, [sp, #0]
 8008cc2:	19e4      	adds	r4, r4, r7
 8008cc4:	0fde      	lsrs	r6, r3, #31
 8008cc6:	0052      	lsls	r2, r2, #1
 8008cc8:	18b2      	adds	r2, r6, r2
 8008cca:	9e04      	ldr	r6, [sp, #16]
 8008ccc:	005b      	lsls	r3, r3, #1
 8008cce:	3e01      	subs	r6, #1
 8008cd0:	087f      	lsrs	r7, r7, #1
 8008cd2:	9604      	str	r6, [sp, #16]
 8008cd4:	2e00      	cmp	r6, #0
 8008cd6:	d1db      	bne.n	8008c90 <__ieee754_sqrt+0xc0>
 8008cd8:	431a      	orrs	r2, r3
 8008cda:	d01f      	beq.n	8008d1c <__ieee754_sqrt+0x14c>
 8008cdc:	4e2f      	ldr	r6, [pc, #188]	; (8008d9c <__ieee754_sqrt+0x1cc>)
 8008cde:	4f30      	ldr	r7, [pc, #192]	; (8008da0 <__ieee754_sqrt+0x1d0>)
 8008ce0:	6830      	ldr	r0, [r6, #0]
 8008ce2:	6871      	ldr	r1, [r6, #4]
 8008ce4:	683a      	ldr	r2, [r7, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	9200      	str	r2, [sp, #0]
 8008cea:	9301      	str	r3, [sp, #4]
 8008cec:	6832      	ldr	r2, [r6, #0]
 8008cee:	6873      	ldr	r3, [r6, #4]
 8008cf0:	9202      	str	r2, [sp, #8]
 8008cf2:	9303      	str	r3, [sp, #12]
 8008cf4:	9a00      	ldr	r2, [sp, #0]
 8008cf6:	9b01      	ldr	r3, [sp, #4]
 8008cf8:	f7f8 feda 	bl	8001ab0 <__aeabi_dsub>
 8008cfc:	0002      	movs	r2, r0
 8008cfe:	000b      	movs	r3, r1
 8008d00:	9802      	ldr	r0, [sp, #8]
 8008d02:	9903      	ldr	r1, [sp, #12]
 8008d04:	f7f7 fb92 	bl	800042c <__aeabi_dcmple>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	d007      	beq.n	8008d1c <__ieee754_sqrt+0x14c>
 8008d0c:	6830      	ldr	r0, [r6, #0]
 8008d0e:	6871      	ldr	r1, [r6, #4]
 8008d10:	683a      	ldr	r2, [r7, #0]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	1c67      	adds	r7, r4, #1
 8008d16:	d127      	bne.n	8008d68 <__ieee754_sqrt+0x198>
 8008d18:	9c04      	ldr	r4, [sp, #16]
 8008d1a:	3501      	adds	r5, #1
 8008d1c:	4b21      	ldr	r3, [pc, #132]	; (8008da4 <__ieee754_sqrt+0x1d4>)
 8008d1e:	1069      	asrs	r1, r5, #1
 8008d20:	18c9      	adds	r1, r1, r3
 8008d22:	0864      	lsrs	r4, r4, #1
 8008d24:	07ed      	lsls	r5, r5, #31
 8008d26:	d502      	bpl.n	8008d2e <__ieee754_sqrt+0x15e>
 8008d28:	2380      	movs	r3, #128	; 0x80
 8008d2a:	061b      	lsls	r3, r3, #24
 8008d2c:	431c      	orrs	r4, r3
 8008d2e:	9b05      	ldr	r3, [sp, #20]
 8008d30:	0025      	movs	r5, r4
 8008d32:	0518      	lsls	r0, r3, #20
 8008d34:	1843      	adds	r3, r0, r1
 8008d36:	001c      	movs	r4, r3
 8008d38:	e763      	b.n	8008c02 <__ieee754_sqrt+0x32>
 8008d3a:	0ada      	lsrs	r2, r3, #11
 8008d3c:	3815      	subs	r0, #21
 8008d3e:	055b      	lsls	r3, r3, #21
 8008d40:	2a00      	cmp	r2, #0
 8008d42:	d0fa      	beq.n	8008d3a <__ieee754_sqrt+0x16a>
 8008d44:	2480      	movs	r4, #128	; 0x80
 8008d46:	0364      	lsls	r4, r4, #13
 8008d48:	4222      	tst	r2, r4
 8008d4a:	d00a      	beq.n	8008d62 <__ieee754_sqrt+0x192>
 8008d4c:	2420      	movs	r4, #32
 8008d4e:	001e      	movs	r6, r3
 8008d50:	1a64      	subs	r4, r4, r1
 8008d52:	40e6      	lsrs	r6, r4
 8008d54:	1e4d      	subs	r5, r1, #1
 8008d56:	408b      	lsls	r3, r1
 8008d58:	4332      	orrs	r2, r6
 8008d5a:	1b41      	subs	r1, r0, r5
 8008d5c:	e76d      	b.n	8008c3a <__ieee754_sqrt+0x6a>
 8008d5e:	2000      	movs	r0, #0
 8008d60:	e7ee      	b.n	8008d40 <__ieee754_sqrt+0x170>
 8008d62:	0052      	lsls	r2, r2, #1
 8008d64:	3101      	adds	r1, #1
 8008d66:	e7ef      	b.n	8008d48 <__ieee754_sqrt+0x178>
 8008d68:	f7f7 fc86 	bl	8000678 <__aeabi_dadd>
 8008d6c:	6877      	ldr	r7, [r6, #4]
 8008d6e:	6836      	ldr	r6, [r6, #0]
 8008d70:	0002      	movs	r2, r0
 8008d72:	000b      	movs	r3, r1
 8008d74:	0030      	movs	r0, r6
 8008d76:	0039      	movs	r1, r7
 8008d78:	f7f7 fb4e 	bl	8000418 <__aeabi_dcmplt>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d004      	beq.n	8008d8a <__ieee754_sqrt+0x1ba>
 8008d80:	3402      	adds	r4, #2
 8008d82:	4263      	negs	r3, r4
 8008d84:	4163      	adcs	r3, r4
 8008d86:	18ed      	adds	r5, r5, r3
 8008d88:	e7c8      	b.n	8008d1c <__ieee754_sqrt+0x14c>
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	3401      	adds	r4, #1
 8008d8e:	439c      	bics	r4, r3
 8008d90:	e7c4      	b.n	8008d1c <__ieee754_sqrt+0x14c>
 8008d92:	46c0      	nop			; (mov r8, r8)
 8008d94:	7ff00000 	.word	0x7ff00000
 8008d98:	fffffc01 	.word	0xfffffc01
 8008d9c:	20000068 	.word	0x20000068
 8008da0:	20000070 	.word	0x20000070
 8008da4:	3fe00000 	.word	0x3fe00000

08008da8 <_init>:
 8008da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008daa:	46c0      	nop			; (mov r8, r8)
 8008dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dae:	bc08      	pop	{r3}
 8008db0:	469e      	mov	lr, r3
 8008db2:	4770      	bx	lr

08008db4 <_fini>:
 8008db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db6:	46c0      	nop			; (mov r8, r8)
 8008db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dba:	bc08      	pop	{r3}
 8008dbc:	469e      	mov	lr, r3
 8008dbe:	4770      	bx	lr
