<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>kernel_gemm</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.401</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>489202</Best-caseLatency>
            <Average-caseLatency>489202</Average-caseLatency>
            <Worst-caseLatency>489202</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.629 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.629 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.629 ms</Worst-caseRealTimeLatency>
            <Interval-min>489203</Interval-min>
            <Interval-max>489203</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>110</DSP>
            <FF>15402</FF>
            <LUT>9758</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v24_address0</name>
            <Object>v24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v24_ce0</name>
            <Object>v24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v24_q0</name>
            <Object>v24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_0_address0</name>
            <Object>v25_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_0_ce0</name>
            <Object>v25_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_0_q0</name>
            <Object>v25_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_1_address0</name>
            <Object>v25_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_1_ce0</name>
            <Object>v25_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_1_q0</name>
            <Object>v25_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_2_address0</name>
            <Object>v25_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_2_ce0</name>
            <Object>v25_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_2_q0</name>
            <Object>v25_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_3_address0</name>
            <Object>v25_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_3_ce0</name>
            <Object>v25_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_3_q0</name>
            <Object>v25_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_4_address0</name>
            <Object>v25_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_4_ce0</name>
            <Object>v25_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_4_q0</name>
            <Object>v25_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_5_address0</name>
            <Object>v25_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_5_ce0</name>
            <Object>v25_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_5_q0</name>
            <Object>v25_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_6_address0</name>
            <Object>v25_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_6_ce0</name>
            <Object>v25_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_6_q0</name>
            <Object>v25_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_7_address0</name>
            <Object>v25_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_7_ce0</name>
            <Object>v25_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_7_q0</name>
            <Object>v25_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_8_address0</name>
            <Object>v25_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_8_ce0</name>
            <Object>v25_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_8_q0</name>
            <Object>v25_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_9_address0</name>
            <Object>v25_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_9_ce0</name>
            <Object>v25_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_9_q0</name>
            <Object>v25_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_10_address0</name>
            <Object>v25_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_10_ce0</name>
            <Object>v25_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_10_q0</name>
            <Object>v25_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_11_address0</name>
            <Object>v25_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_11_ce0</name>
            <Object>v25_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_11_q0</name>
            <Object>v25_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_12_address0</name>
            <Object>v25_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_12_ce0</name>
            <Object>v25_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_12_q0</name>
            <Object>v25_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_13_address0</name>
            <Object>v25_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_13_ce0</name>
            <Object>v25_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_13_q0</name>
            <Object>v25_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_14_address0</name>
            <Object>v25_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_14_ce0</name>
            <Object>v25_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_14_q0</name>
            <Object>v25_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_15_address0</name>
            <Object>v25_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_15_ce0</name>
            <Object>v25_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_15_q0</name>
            <Object>v25_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_16_address0</name>
            <Object>v25_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_16_ce0</name>
            <Object>v25_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_16_q0</name>
            <Object>v25_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_17_address0</name>
            <Object>v25_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_17_ce0</name>
            <Object>v25_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_17_q0</name>
            <Object>v25_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_18_address0</name>
            <Object>v25_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_18_ce0</name>
            <Object>v25_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_18_q0</name>
            <Object>v25_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_19_address0</name>
            <Object>v25_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_19_ce0</name>
            <Object>v25_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_19_q0</name>
            <Object>v25_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_20_address0</name>
            <Object>v25_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_20_ce0</name>
            <Object>v25_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_20_q0</name>
            <Object>v25_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_21_address0</name>
            <Object>v25_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_21_ce0</name>
            <Object>v25_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v25_21_q0</name>
            <Object>v25_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_0_address0</name>
            <Object>out_AB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_0_ce0</name>
            <Object>out_AB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_0_we0</name>
            <Object>out_AB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_0_d0</name>
            <Object>out_AB_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_1_address0</name>
            <Object>out_AB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_1_ce0</name>
            <Object>out_AB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_1_we0</name>
            <Object>out_AB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_1_d0</name>
            <Object>out_AB_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_2_address0</name>
            <Object>out_AB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_2_ce0</name>
            <Object>out_AB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_2_we0</name>
            <Object>out_AB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_2_d0</name>
            <Object>out_AB_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_3_address0</name>
            <Object>out_AB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_3_ce0</name>
            <Object>out_AB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_3_we0</name>
            <Object>out_AB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_3_d0</name>
            <Object>out_AB_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_4_address0</name>
            <Object>out_AB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_4_ce0</name>
            <Object>out_AB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_4_we0</name>
            <Object>out_AB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_4_d0</name>
            <Object>out_AB_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_5_address0</name>
            <Object>out_AB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_5_ce0</name>
            <Object>out_AB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_5_we0</name>
            <Object>out_AB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_5_d0</name>
            <Object>out_AB_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_6_address0</name>
            <Object>out_AB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_6_ce0</name>
            <Object>out_AB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_6_we0</name>
            <Object>out_AB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_6_d0</name>
            <Object>out_AB_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_7_address0</name>
            <Object>out_AB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_7_ce0</name>
            <Object>out_AB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_7_we0</name>
            <Object>out_AB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_7_d0</name>
            <Object>out_AB_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_8_address0</name>
            <Object>out_AB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_8_ce0</name>
            <Object>out_AB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_8_we0</name>
            <Object>out_AB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_8_d0</name>
            <Object>out_AB_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_9_address0</name>
            <Object>out_AB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_9_ce0</name>
            <Object>out_AB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_9_we0</name>
            <Object>out_AB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_9_d0</name>
            <Object>out_AB_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_10_address0</name>
            <Object>out_AB_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_10_ce0</name>
            <Object>out_AB_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_10_we0</name>
            <Object>out_AB_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_10_d0</name>
            <Object>out_AB_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_11_address0</name>
            <Object>out_AB_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_11_ce0</name>
            <Object>out_AB_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_11_we0</name>
            <Object>out_AB_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_11_d0</name>
            <Object>out_AB_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_12_address0</name>
            <Object>out_AB_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_12_ce0</name>
            <Object>out_AB_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_12_we0</name>
            <Object>out_AB_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_12_d0</name>
            <Object>out_AB_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_13_address0</name>
            <Object>out_AB_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_13_ce0</name>
            <Object>out_AB_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_13_we0</name>
            <Object>out_AB_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_13_d0</name>
            <Object>out_AB_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_14_address0</name>
            <Object>out_AB_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_14_ce0</name>
            <Object>out_AB_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_14_we0</name>
            <Object>out_AB_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_14_d0</name>
            <Object>out_AB_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_15_address0</name>
            <Object>out_AB_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_15_ce0</name>
            <Object>out_AB_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_15_we0</name>
            <Object>out_AB_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_15_d0</name>
            <Object>out_AB_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_16_address0</name>
            <Object>out_AB_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_16_ce0</name>
            <Object>out_AB_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_16_we0</name>
            <Object>out_AB_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_16_d0</name>
            <Object>out_AB_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_17_address0</name>
            <Object>out_AB_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_17_ce0</name>
            <Object>out_AB_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_17_we0</name>
            <Object>out_AB_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_17_d0</name>
            <Object>out_AB_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_18_address0</name>
            <Object>out_AB_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_18_ce0</name>
            <Object>out_AB_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_18_we0</name>
            <Object>out_AB_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_18_d0</name>
            <Object>out_AB_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_19_address0</name>
            <Object>out_AB_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_19_ce0</name>
            <Object>out_AB_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_19_we0</name>
            <Object>out_AB_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_19_d0</name>
            <Object>out_AB_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_20_address0</name>
            <Object>out_AB_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_20_ce0</name>
            <Object>out_AB_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_20_we0</name>
            <Object>out_AB_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_20_d0</name>
            <Object>out_AB_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_21_address0</name>
            <Object>out_AB_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_21_ce0</name>
            <Object>out_AB_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_21_we0</name>
            <Object>out_AB_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_AB_21_d0</name>
            <Object>out_AB_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_gemm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mm1_fu_108</InstName>
                    <ModuleName>mm1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>108</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mm1_Pipeline_l_j0_init_fu_230</InstName>
                            <ModuleName>mm1_Pipeline_l_j0_init</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>230</ID>
                            <BindInstances>add_ln26_fu_396_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mm1_Pipeline_l_S_k0_0_k0_l_j0_fu_256</InstName>
                            <ModuleName>mm1_Pipeline_l_S_k0_0_k0_l_j0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>add_ln31_2_fu_1041_p2 add_ln31_fu_1083_p2 add_ln31_1_fu_1151_p2 mul_8ns_10ns_17_1_1_U67 fmul_32ns_32ns_32_4_max_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U24 fmul_32ns_32ns_32_4_max_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U25 fmul_32ns_32ns_32_4_max_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U27 fmul_32ns_32ns_32_4_max_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U33 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U37 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U42 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U43 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U44 add_ln32_fu_1064_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mm1_Pipeline_l_j0_back_fu_329</InstName>
                            <ModuleName>mm1_Pipeline_l_j0_back</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>329</ID>
                            <BindInstances>add_ln43_fu_718_p2 add_ln47_1_fu_758_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v4_U v4_1_U v4_2_U v4_3_U v4_4_U v4_5_U v4_6_U v4_7_U v4_8_U v4_9_U v4_10_U v4_11_U v4_12_U v4_13_U v4_14_U v4_15_U v4_16_U v4_17_U v4_18_U v4_19_U v4_20_U v4_21_U add_ln23_fu_414_p2 empty_12_fu_443_p2 add_ln47_fu_468_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mm1_Pipeline_l_j0_init</Name>
            <Loops>
                <l_j0_init/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.960 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.960 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.960 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j0_init>
                        <Name>l_j0_init</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>33.300 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j0_init>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j0_init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_396_p2" SOURCE="version3.cpp:26" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm1_Pipeline_l_S_k0_0_k0_l_j0</Name>
            <Loops>
                <l_S_k0_0_k0_l_j0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2416</Best-caseLatency>
                    <Average-caseLatency>2416</Average-caseLatency>
                    <Worst-caseLatency>2416</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.045 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.045 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.045 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2416</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_S_k0_0_k0_l_j0>
                        <Name>l_S_k0_0_k0_l_j0</Name>
                        <TripCount>2400</TripCount>
                        <Latency>2414</Latency>
                        <AbsoluteTimeLatency>8.039 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_S_k0_0_k0_l_j0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>110</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>14630</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7080</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_1041_p2" SOURCE="version3.cpp:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1083_p2" SOURCE="version3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_1151_p2" SOURCE="version3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U67" SOURCE="version3.cpp:36" URAM="0" VARIABLE="mul_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U54" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="version3.cpp:37" URAM="0" VARIABLE="v10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="version3.cpp:39" URAM="0" VARIABLE="v12_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_S_k0_0_k0_l_j0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1064_p2" SOURCE="version3.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm1_Pipeline_l_j0_back</Name>
            <Loops>
                <l_j0_back/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.938</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.960 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.960 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.960 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_j0_back>
                        <Name>l_j0_back</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>33.300 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </l_j0_back>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j0_back" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_718_p2" SOURCE="version3.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_j0_back" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_758_p2" SOURCE="version3.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm1</Name>
            <Loops>
                <l_mm1_i0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>489201</Best-caseLatency>
                    <Average-caseLatency>489201</Average-caseLatency>
                    <Worst-caseLatency>489201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.629 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.629 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.629 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>489201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <l_mm1_i0>
                        <Name>l_mm1_i0</Name>
                        <TripCount>200</TripCount>
                        <Latency>489200</Latency>
                        <AbsoluteTimeLatency>1.629 ms</AbsoluteTimeLatency>
                        <IterationLatency>2446</IterationLatency>
                        <PipelineDepth>2446</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mm1_Pipeline_l_j0_init_fu_230</Instance>
                            <Instance>grp_mm1_Pipeline_l_S_k0_0_k0_l_j0_fu_256</Instance>
                            <Instance>grp_mm1_Pipeline_l_j0_back_fu_329</Instance>
                        </InstanceList>
                    </l_mm1_i0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>110</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>15399</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9744</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_1_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_2_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_3_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_4_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_5_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_6_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_7_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_8_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_9_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_10_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_11_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_12_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_13_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_14_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_15_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_16_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_17_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_18_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_19_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_20_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v4_21_U" SOURCE="version3.cpp:24" URAM="0" VARIABLE="v4_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mm1_i0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_414_p2" SOURCE="version3.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mm1_i0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_12_fu_443_p2" SOURCE="version3.cpp:23" URAM="0" VARIABLE="empty_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="l_mm1_i0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_468_p2" SOURCE="version3.cpp:47" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>489202</Best-caseLatency>
                    <Average-caseLatency>489202</Average-caseLatency>
                    <Worst-caseLatency>489202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.629 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.629 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.629 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>489203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>110</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>15402</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9758</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v24" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v24_address0" name="v24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v24_ce0" name="v24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v24_q0" name="v24_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v25" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v25_0_address0" name="v25_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_0_ce0" name="v25_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_0_q0" name="v25_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_1_address0" name="v25_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_1_ce0" name="v25_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_1_q0" name="v25_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_2_address0" name="v25_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_2_ce0" name="v25_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_2_q0" name="v25_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_3_address0" name="v25_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_3_ce0" name="v25_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_3_q0" name="v25_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_4_address0" name="v25_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_4_ce0" name="v25_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_4_q0" name="v25_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_5_address0" name="v25_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_5_ce0" name="v25_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_5_q0" name="v25_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_6_address0" name="v25_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_6_ce0" name="v25_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_6_q0" name="v25_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_7_address0" name="v25_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_7_ce0" name="v25_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_7_q0" name="v25_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_8_address0" name="v25_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_8_ce0" name="v25_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_8_q0" name="v25_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_9_address0" name="v25_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_9_ce0" name="v25_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_9_q0" name="v25_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_10_address0" name="v25_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_10_ce0" name="v25_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_10_q0" name="v25_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_11_address0" name="v25_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_11_ce0" name="v25_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_11_q0" name="v25_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_12_address0" name="v25_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_12_ce0" name="v25_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_12_q0" name="v25_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_13_address0" name="v25_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_13_ce0" name="v25_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_13_q0" name="v25_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_14_address0" name="v25_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_14_ce0" name="v25_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_14_q0" name="v25_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_15_address0" name="v25_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_15_ce0" name="v25_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_15_q0" name="v25_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_16_address0" name="v25_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_16_ce0" name="v25_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_16_q0" name="v25_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_17_address0" name="v25_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_17_ce0" name="v25_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_17_q0" name="v25_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_18_address0" name="v25_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_18_ce0" name="v25_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_18_q0" name="v25_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_19_address0" name="v25_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_19_ce0" name="v25_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_19_q0" name="v25_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_20_address0" name="v25_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_20_ce0" name="v25_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_20_q0" name="v25_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v25_21_address0" name="v25_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v25_21_ce0" name="v25_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v25_21_q0" name="v25_21_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_AB" index="2" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_AB_0_address0" name="out_AB_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_0_ce0" name="out_AB_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_0_we0" name="out_AB_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_0_d0" name="out_AB_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_1_address0" name="out_AB_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_1_ce0" name="out_AB_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_1_we0" name="out_AB_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_1_d0" name="out_AB_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_2_address0" name="out_AB_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_2_ce0" name="out_AB_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_2_we0" name="out_AB_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_2_d0" name="out_AB_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_3_address0" name="out_AB_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_3_ce0" name="out_AB_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_3_we0" name="out_AB_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_3_d0" name="out_AB_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_4_address0" name="out_AB_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_4_ce0" name="out_AB_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_4_we0" name="out_AB_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_4_d0" name="out_AB_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_5_address0" name="out_AB_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_5_ce0" name="out_AB_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_5_we0" name="out_AB_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_5_d0" name="out_AB_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_6_address0" name="out_AB_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_6_ce0" name="out_AB_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_6_we0" name="out_AB_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_6_d0" name="out_AB_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_7_address0" name="out_AB_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_7_ce0" name="out_AB_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_7_we0" name="out_AB_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_7_d0" name="out_AB_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_8_address0" name="out_AB_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_8_ce0" name="out_AB_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_8_we0" name="out_AB_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_8_d0" name="out_AB_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_9_address0" name="out_AB_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_9_ce0" name="out_AB_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_9_we0" name="out_AB_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_9_d0" name="out_AB_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_10_address0" name="out_AB_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_10_ce0" name="out_AB_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_10_we0" name="out_AB_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_10_d0" name="out_AB_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_11_address0" name="out_AB_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_11_ce0" name="out_AB_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_11_we0" name="out_AB_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_11_d0" name="out_AB_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_12_address0" name="out_AB_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_12_ce0" name="out_AB_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_12_we0" name="out_AB_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_12_d0" name="out_AB_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_13_address0" name="out_AB_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_13_ce0" name="out_AB_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_13_we0" name="out_AB_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_13_d0" name="out_AB_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_14_address0" name="out_AB_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_14_ce0" name="out_AB_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_14_we0" name="out_AB_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_14_d0" name="out_AB_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_15_address0" name="out_AB_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_15_ce0" name="out_AB_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_15_we0" name="out_AB_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_15_d0" name="out_AB_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_16_address0" name="out_AB_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_16_ce0" name="out_AB_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_16_we0" name="out_AB_16_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_16_d0" name="out_AB_16_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_17_address0" name="out_AB_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_17_ce0" name="out_AB_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_17_we0" name="out_AB_17_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_17_d0" name="out_AB_17_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_18_address0" name="out_AB_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_18_ce0" name="out_AB_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_18_we0" name="out_AB_18_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_18_d0" name="out_AB_18_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_19_address0" name="out_AB_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_19_ce0" name="out_AB_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_19_we0" name="out_AB_19_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_19_d0" name="out_AB_19_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_20_address0" name="out_AB_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_20_ce0" name="out_AB_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_20_we0" name="out_AB_20_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_20_d0" name="out_AB_20_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_AB_21_address0" name="out_AB_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_AB_21_ce0" name="out_AB_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_21_we0" name="out_AB_21_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_AB_21_d0" name="out_AB_21_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v24"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v24"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="v25_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v25_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v25_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v25_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v25"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_16_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_16_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_16_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_17_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_17_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_17_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_18_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_18_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_18_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_19_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_19_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_19_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_20_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_20_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_20_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="out_AB_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_AB_21_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_AB_21_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_AB_21_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out_AB"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="out_AB_0_address0">11, , </column>
                    <column name="out_AB_0_d0">32, , </column>
                    <column name="out_AB_10_address0">11, , </column>
                    <column name="out_AB_10_d0">32, , </column>
                    <column name="out_AB_11_address0">11, , </column>
                    <column name="out_AB_11_d0">32, , </column>
                    <column name="out_AB_12_address0">11, , </column>
                    <column name="out_AB_12_d0">32, , </column>
                    <column name="out_AB_13_address0">11, , </column>
                    <column name="out_AB_13_d0">32, , </column>
                    <column name="out_AB_14_address0">11, , </column>
                    <column name="out_AB_14_d0">32, , </column>
                    <column name="out_AB_15_address0">11, , </column>
                    <column name="out_AB_15_d0">32, , </column>
                    <column name="out_AB_16_address0">11, , </column>
                    <column name="out_AB_16_d0">32, , </column>
                    <column name="out_AB_17_address0">11, , </column>
                    <column name="out_AB_17_d0">32, , </column>
                    <column name="out_AB_18_address0">11, , </column>
                    <column name="out_AB_18_d0">32, , </column>
                    <column name="out_AB_19_address0">11, , </column>
                    <column name="out_AB_19_d0">32, , </column>
                    <column name="out_AB_1_address0">11, , </column>
                    <column name="out_AB_1_d0">32, , </column>
                    <column name="out_AB_20_address0">11, , </column>
                    <column name="out_AB_20_d0">32, , </column>
                    <column name="out_AB_21_address0">11, , </column>
                    <column name="out_AB_21_d0">32, , </column>
                    <column name="out_AB_2_address0">11, , </column>
                    <column name="out_AB_2_d0">32, , </column>
                    <column name="out_AB_3_address0">11, , </column>
                    <column name="out_AB_3_d0">32, , </column>
                    <column name="out_AB_4_address0">11, , </column>
                    <column name="out_AB_4_d0">32, , </column>
                    <column name="out_AB_5_address0">11, , </column>
                    <column name="out_AB_5_d0">32, , </column>
                    <column name="out_AB_6_address0">11, , </column>
                    <column name="out_AB_6_d0">32, , </column>
                    <column name="out_AB_7_address0">11, , </column>
                    <column name="out_AB_7_d0">32, , </column>
                    <column name="out_AB_8_address0">11, , </column>
                    <column name="out_AB_8_d0">32, , </column>
                    <column name="out_AB_9_address0">11, , </column>
                    <column name="out_AB_9_d0">32, , </column>
                    <column name="v24_address0">16, , </column>
                    <column name="v24_q0">32, , </column>
                    <column name="v25_0_address0">12, , </column>
                    <column name="v25_0_q0">32, , </column>
                    <column name="v25_10_address0">12, , </column>
                    <column name="v25_10_q0">32, , </column>
                    <column name="v25_11_address0">12, , </column>
                    <column name="v25_11_q0">32, , </column>
                    <column name="v25_12_address0">12, , </column>
                    <column name="v25_12_q0">32, , </column>
                    <column name="v25_13_address0">12, , </column>
                    <column name="v25_13_q0">32, , </column>
                    <column name="v25_14_address0">12, , </column>
                    <column name="v25_14_q0">32, , </column>
                    <column name="v25_15_address0">12, , </column>
                    <column name="v25_15_q0">32, , </column>
                    <column name="v25_16_address0">12, , </column>
                    <column name="v25_16_q0">32, , </column>
                    <column name="v25_17_address0">12, , </column>
                    <column name="v25_17_q0">32, , </column>
                    <column name="v25_18_address0">12, , </column>
                    <column name="v25_18_q0">32, , </column>
                    <column name="v25_19_address0">12, , </column>
                    <column name="v25_19_q0">32, , </column>
                    <column name="v25_1_address0">12, , </column>
                    <column name="v25_1_q0">32, , </column>
                    <column name="v25_20_address0">12, , </column>
                    <column name="v25_20_q0">32, , </column>
                    <column name="v25_21_address0">12, , </column>
                    <column name="v25_21_q0">32, , </column>
                    <column name="v25_2_address0">12, , </column>
                    <column name="v25_2_q0">32, , </column>
                    <column name="v25_3_address0">12, , </column>
                    <column name="v25_3_q0">32, , </column>
                    <column name="v25_4_address0">12, , </column>
                    <column name="v25_4_q0">32, , </column>
                    <column name="v25_5_address0">12, , </column>
                    <column name="v25_5_q0">32, , </column>
                    <column name="v25_6_address0">12, , </column>
                    <column name="v25_6_q0">32, , </column>
                    <column name="v25_7_address0">12, , </column>
                    <column name="v25_7_q0">32, , </column>
                    <column name="v25_8_address0">12, , </column>
                    <column name="v25_8_q0">32, , </column>
                    <column name="v25_9_address0">12, , </column>
                    <column name="v25_9_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v24">in, float*</column>
                    <column name="v25">in, float*</column>
                    <column name="out_AB">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v24">v24_address0, port, offset, </column>
                    <column name="v24">v24_ce0, port, , </column>
                    <column name="v24">v24_q0, port, , </column>
                    <column name="v25">v25_0_address0, port, offset, </column>
                    <column name="v25">v25_0_ce0, port, , </column>
                    <column name="v25">v25_0_q0, port, , </column>
                    <column name="v25">v25_1_address0, port, offset, </column>
                    <column name="v25">v25_1_ce0, port, , </column>
                    <column name="v25">v25_1_q0, port, , </column>
                    <column name="v25">v25_2_address0, port, offset, </column>
                    <column name="v25">v25_2_ce0, port, , </column>
                    <column name="v25">v25_2_q0, port, , </column>
                    <column name="v25">v25_3_address0, port, offset, </column>
                    <column name="v25">v25_3_ce0, port, , </column>
                    <column name="v25">v25_3_q0, port, , </column>
                    <column name="v25">v25_4_address0, port, offset, </column>
                    <column name="v25">v25_4_ce0, port, , </column>
                    <column name="v25">v25_4_q0, port, , </column>
                    <column name="v25">v25_5_address0, port, offset, </column>
                    <column name="v25">v25_5_ce0, port, , </column>
                    <column name="v25">v25_5_q0, port, , </column>
                    <column name="v25">v25_6_address0, port, offset, </column>
                    <column name="v25">v25_6_ce0, port, , </column>
                    <column name="v25">v25_6_q0, port, , </column>
                    <column name="v25">v25_7_address0, port, offset, </column>
                    <column name="v25">v25_7_ce0, port, , </column>
                    <column name="v25">v25_7_q0, port, , </column>
                    <column name="v25">v25_8_address0, port, offset, </column>
                    <column name="v25">v25_8_ce0, port, , </column>
                    <column name="v25">v25_8_q0, port, , </column>
                    <column name="v25">v25_9_address0, port, offset, </column>
                    <column name="v25">v25_9_ce0, port, , </column>
                    <column name="v25">v25_9_q0, port, , </column>
                    <column name="v25">v25_10_address0, port, offset, </column>
                    <column name="v25">v25_10_ce0, port, , </column>
                    <column name="v25">v25_10_q0, port, , </column>
                    <column name="v25">v25_11_address0, port, offset, </column>
                    <column name="v25">v25_11_ce0, port, , </column>
                    <column name="v25">v25_11_q0, port, , </column>
                    <column name="v25">v25_12_address0, port, offset, </column>
                    <column name="v25">v25_12_ce0, port, , </column>
                    <column name="v25">v25_12_q0, port, , </column>
                    <column name="v25">v25_13_address0, port, offset, </column>
                    <column name="v25">v25_13_ce0, port, , </column>
                    <column name="v25">v25_13_q0, port, , </column>
                    <column name="v25">v25_14_address0, port, offset, </column>
                    <column name="v25">v25_14_ce0, port, , </column>
                    <column name="v25">v25_14_q0, port, , </column>
                    <column name="v25">v25_15_address0, port, offset, </column>
                    <column name="v25">v25_15_ce0, port, , </column>
                    <column name="v25">v25_15_q0, port, , </column>
                    <column name="v25">v25_16_address0, port, offset, </column>
                    <column name="v25">v25_16_ce0, port, , </column>
                    <column name="v25">v25_16_q0, port, , </column>
                    <column name="v25">v25_17_address0, port, offset, </column>
                    <column name="v25">v25_17_ce0, port, , </column>
                    <column name="v25">v25_17_q0, port, , </column>
                    <column name="v25">v25_18_address0, port, offset, </column>
                    <column name="v25">v25_18_ce0, port, , </column>
                    <column name="v25">v25_18_q0, port, , </column>
                    <column name="v25">v25_19_address0, port, offset, </column>
                    <column name="v25">v25_19_ce0, port, , </column>
                    <column name="v25">v25_19_q0, port, , </column>
                    <column name="v25">v25_20_address0, port, offset, </column>
                    <column name="v25">v25_20_ce0, port, , </column>
                    <column name="v25">v25_20_q0, port, , </column>
                    <column name="v25">v25_21_address0, port, offset, </column>
                    <column name="v25">v25_21_ce0, port, , </column>
                    <column name="v25">v25_21_q0, port, , </column>
                    <column name="out_AB">out_AB_0_address0, port, offset, </column>
                    <column name="out_AB">out_AB_0_ce0, port, , </column>
                    <column name="out_AB">out_AB_0_we0, port, , </column>
                    <column name="out_AB">out_AB_0_d0, port, , </column>
                    <column name="out_AB">out_AB_1_address0, port, offset, </column>
                    <column name="out_AB">out_AB_1_ce0, port, , </column>
                    <column name="out_AB">out_AB_1_we0, port, , </column>
                    <column name="out_AB">out_AB_1_d0, port, , </column>
                    <column name="out_AB">out_AB_2_address0, port, offset, </column>
                    <column name="out_AB">out_AB_2_ce0, port, , </column>
                    <column name="out_AB">out_AB_2_we0, port, , </column>
                    <column name="out_AB">out_AB_2_d0, port, , </column>
                    <column name="out_AB">out_AB_3_address0, port, offset, </column>
                    <column name="out_AB">out_AB_3_ce0, port, , </column>
                    <column name="out_AB">out_AB_3_we0, port, , </column>
                    <column name="out_AB">out_AB_3_d0, port, , </column>
                    <column name="out_AB">out_AB_4_address0, port, offset, </column>
                    <column name="out_AB">out_AB_4_ce0, port, , </column>
                    <column name="out_AB">out_AB_4_we0, port, , </column>
                    <column name="out_AB">out_AB_4_d0, port, , </column>
                    <column name="out_AB">out_AB_5_address0, port, offset, </column>
                    <column name="out_AB">out_AB_5_ce0, port, , </column>
                    <column name="out_AB">out_AB_5_we0, port, , </column>
                    <column name="out_AB">out_AB_5_d0, port, , </column>
                    <column name="out_AB">out_AB_6_address0, port, offset, </column>
                    <column name="out_AB">out_AB_6_ce0, port, , </column>
                    <column name="out_AB">out_AB_6_we0, port, , </column>
                    <column name="out_AB">out_AB_6_d0, port, , </column>
                    <column name="out_AB">out_AB_7_address0, port, offset, </column>
                    <column name="out_AB">out_AB_7_ce0, port, , </column>
                    <column name="out_AB">out_AB_7_we0, port, , </column>
                    <column name="out_AB">out_AB_7_d0, port, , </column>
                    <column name="out_AB">out_AB_8_address0, port, offset, </column>
                    <column name="out_AB">out_AB_8_ce0, port, , </column>
                    <column name="out_AB">out_AB_8_we0, port, , </column>
                    <column name="out_AB">out_AB_8_d0, port, , </column>
                    <column name="out_AB">out_AB_9_address0, port, offset, </column>
                    <column name="out_AB">out_AB_9_ce0, port, , </column>
                    <column name="out_AB">out_AB_9_we0, port, , </column>
                    <column name="out_AB">out_AB_9_d0, port, , </column>
                    <column name="out_AB">out_AB_10_address0, port, offset, </column>
                    <column name="out_AB">out_AB_10_ce0, port, , </column>
                    <column name="out_AB">out_AB_10_we0, port, , </column>
                    <column name="out_AB">out_AB_10_d0, port, , </column>
                    <column name="out_AB">out_AB_11_address0, port, offset, </column>
                    <column name="out_AB">out_AB_11_ce0, port, , </column>
                    <column name="out_AB">out_AB_11_we0, port, , </column>
                    <column name="out_AB">out_AB_11_d0, port, , </column>
                    <column name="out_AB">out_AB_12_address0, port, offset, </column>
                    <column name="out_AB">out_AB_12_ce0, port, , </column>
                    <column name="out_AB">out_AB_12_we0, port, , </column>
                    <column name="out_AB">out_AB_12_d0, port, , </column>
                    <column name="out_AB">out_AB_13_address0, port, offset, </column>
                    <column name="out_AB">out_AB_13_ce0, port, , </column>
                    <column name="out_AB">out_AB_13_we0, port, , </column>
                    <column name="out_AB">out_AB_13_d0, port, , </column>
                    <column name="out_AB">out_AB_14_address0, port, offset, </column>
                    <column name="out_AB">out_AB_14_ce0, port, , </column>
                    <column name="out_AB">out_AB_14_we0, port, , </column>
                    <column name="out_AB">out_AB_14_d0, port, , </column>
                    <column name="out_AB">out_AB_15_address0, port, offset, </column>
                    <column name="out_AB">out_AB_15_ce0, port, , </column>
                    <column name="out_AB">out_AB_15_we0, port, , </column>
                    <column name="out_AB">out_AB_15_d0, port, , </column>
                    <column name="out_AB">out_AB_16_address0, port, offset, </column>
                    <column name="out_AB">out_AB_16_ce0, port, , </column>
                    <column name="out_AB">out_AB_16_we0, port, , </column>
                    <column name="out_AB">out_AB_16_d0, port, , </column>
                    <column name="out_AB">out_AB_17_address0, port, offset, </column>
                    <column name="out_AB">out_AB_17_ce0, port, , </column>
                    <column name="out_AB">out_AB_17_we0, port, , </column>
                    <column name="out_AB">out_AB_17_d0, port, , </column>
                    <column name="out_AB">out_AB_18_address0, port, offset, </column>
                    <column name="out_AB">out_AB_18_ce0, port, , </column>
                    <column name="out_AB">out_AB_18_we0, port, , </column>
                    <column name="out_AB">out_AB_18_d0, port, , </column>
                    <column name="out_AB">out_AB_19_address0, port, offset, </column>
                    <column name="out_AB">out_AB_19_ce0, port, , </column>
                    <column name="out_AB">out_AB_19_we0, port, , </column>
                    <column name="out_AB">out_AB_19_d0, port, , </column>
                    <column name="out_AB">out_AB_20_address0, port, offset, </column>
                    <column name="out_AB">out_AB_20_ce0, port, , </column>
                    <column name="out_AB">out_AB_20_we0, port, , </column>
                    <column name="out_AB">out_AB_20_d0, port, , </column>
                    <column name="out_AB">out_AB_21_address0, port, offset, </column>
                    <column name="out_AB">out_AB_21_ce0, port, , </column>
                    <column name="out_AB">out_AB_21_we0, port, , </column>
                    <column name="out_AB">out_AB_21_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="version3.cpp:21" status="valid" parentFunction="mm1" variable="v1" isDirective="0" options="variable=v1 type=cyclic factor=22 dim=2"/>
        <Pragma type="array_partition" location="version3.cpp:22" status="valid" parentFunction="mm1" variable="v2" isDirective="0" options="variable=v2 type=cyclic factor=22 dim=2"/>
        <Pragma type="array_partition" location="version3.cpp:25" status="valid" parentFunction="mm1" variable="v4" isDirective="0" options="variable=v4 type=cyclic factor=22 dim=1"/>
        <Pragma type="unroll" location="version3.cpp:27" status="valid" parentFunction="mm1" variable="" isDirective="0" options="factor=22"/>
        <Pragma type="pipeline" location="version3.cpp:28" status="valid" parentFunction="mm1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="version3.cpp:33" status="valid" parentFunction="mm1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="version3.cpp:34" status="valid" parentFunction="mm1" variable="" isDirective="0" options="factor=22"/>
        <Pragma type="unroll" location="version3.cpp:44" status="valid" parentFunction="mm1" variable="" isDirective="0" options="factor=22"/>
        <Pragma type="pipeline" location="version3.cpp:45" status="valid" parentFunction="mm1" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

