{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524856845738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524856845738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 14:20:45 2018 " "Processing started: Fri Apr 27 14:20:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524856845738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524856845738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FP_PartA -c FP_PartA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FP_PartA -c FP_PartA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524856845738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524856846549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscramasp18/triscramasp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscramasp18/triscramasp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMAsp18 " "Found entity 1: TRISCRAMAsp18" {  } { { "../TRISCRAMAsp18/TRISCRAMAsp18.v" "" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846643 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab9_2.v(9) " "Verilog HDL information at Lab9_2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524856846674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_2/lab9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_2/lab9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_2 " "Found entity 1: Lab9_2" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_1/lab9_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_1/lab9_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_1 " "Found entity 1: Lab9_1" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/programcounter/programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/programcounter/programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab6/lab6.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab6/lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9/lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9/lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Found entity 1: Lab9" {  } { { "../Lab9/Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fp_parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FP_PartA " "Found entity 1: FP_PartA" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856846861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856846861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP_PartA " "Elaborating entity \"FP_PartA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524856847204 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ProgramCounter inst9 " "Block or symbol \"ProgramCounter\" of instance \"inst9\" overlaps another block or symbol" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 320 288 440 448 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1524856847220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9 Lab9:inst " "Elaborating entity \"Lab9\" for hierarchy \"Lab9:inst\"" {  } { { "FP_PartA.bdf" "inst" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 400 880 976 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9_2 Lab9:inst\|Lab9_2:inst2 " "Elaborating entity \"Lab9_2\" for hierarchy \"Lab9:inst\|Lab9_2:inst2\"" {  } { { "../Lab9/Lab9.bdf" "inst2" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 288 800 984 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847407 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_2.v(16) " "Verilog HDL Case Statement warning at Lab9_2.v(16): incomplete case statement has no default case item" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524856847407 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab9_2.v(16) " "Verilog HDL Case Statement information at Lab9_2.v(16): all case item expressions in this case statement are onehot" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524856847407 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Lab9_2.v(9) " "Verilog HDL Always Construct warning at Lab9_2.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524856847407 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S6 Lab9_2.v(9) " "Inferred latch for \"nextstate.S6\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847423 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 Lab9_2.v(9) " "Inferred latch for \"nextstate.S5\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847423 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 Lab9_2.v(9) " "Inferred latch for \"nextstate.S4\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847423 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 Lab9_2.v(9) " "Inferred latch for \"nextstate.S3\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847423 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 Lab9_2.v(9) " "Inferred latch for \"nextstate.S2\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847423 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 Lab9_2.v(9) " "Inferred latch for \"nextstate.S1\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847423 "|FP_PartA|Lab9:inst|Lab9_2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9_1 Lab9:inst\|Lab9_1:inst " "Elaborating entity \"Lab9_1\" for hierarchy \"Lab9:inst\|Lab9_1:inst\"" {  } { { "../Lab9/Lab9.bdf" "inst" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 288 520 704 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847485 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_1.v(5) " "Verilog HDL Case Statement warning at Lab9_1.v(5): incomplete case statement has no default case item" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1524856847485 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op Lab9_1.v(4) " "Verilog HDL Always Construct warning at Lab9_1.v(4): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524856847485 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Lab9_1.v(4) " "Inferred latch for \"op\[0\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847485 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Lab9_1.v(4) " "Inferred latch for \"op\[1\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847485 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Lab9_1.v(4) " "Inferred latch for \"op\[2\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Lab9_1.v(4) " "Inferred latch for \"op\[3\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Lab9_1.v(4) " "Inferred latch for \"op\[4\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Lab9_1.v(4) " "Inferred latch for \"op\[5\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Lab9_1.v(4) " "Inferred latch for \"op\[6\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Lab9_1.v(4) " "Inferred latch for \"op\[7\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Lab9_1.v(4) " "Inferred latch for \"op\[8\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Lab9_1.v(4) " "Inferred latch for \"op\[9\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Lab9_1.v(4) " "Inferred latch for \"op\[10\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524856847501 "|FP_PartA|Lab9:inst|Lab9_1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6 Lab6:inst6 " "Elaborating entity \"Lab6\" for hierarchy \"Lab6:inst6\"" {  } { { "FP_PartA.bdf" "inst6" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 216 880 960 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMAsp18 TRISCRAMAsp18:inst7 " "Elaborating entity \"TRISCRAMAsp18\" for hierarchy \"TRISCRAMAsp18:inst7\"" {  } { { "FP_PartA.bdf" "inst7" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 320 -32 184 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMAsp18/TRISCRAMAsp18.v" "altsyncram_component" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMAsp18/TRISCRAMAsp18.v" "" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMAsp18.hex " "Parameter \"init_file\" = \"TRISCRAMAsp18.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856847922 ""}  } { { "../TRISCRAMAsp18/TRISCRAMAsp18.v" "" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524856847922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpc1 " "Found entity 1: altsyncram_qpc1" {  } { { "db/altsyncram_qpc1.tdf" "" { Text "E:/CSE2440/PartA/db/altsyncram_qpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524856848031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524856848031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpc1 TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component\|altsyncram_qpc1:auto_generated " "Elaborating entity \"altsyncram_qpc1\" for hierarchy \"TRISCRAMAsp18:inst7\|altsyncram:altsyncram_component\|altsyncram_qpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856848047 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "TRISCRAMAsp18.hex " "Byte addressed memory initialization file \"TRISCRAMAsp18.hex\" was read in the word-addressed format" {  } { { "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.hex" "" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1524856848062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst9 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst9\"" {  } { { "FP_PartA.bdf" "inst9" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 320 288 440 448 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856848187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ProgramCounter:inst9\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"ProgramCounter:inst9\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856848281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:inst9\|74193:inst " "Elaborated megafunction instantiation \"ProgramCounter:inst9\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524856848343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 ProgramCounter:inst9\|7404:inst5 " "Elaborating entity \"7404\" for hierarchy \"ProgramCounter:inst9\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst5" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524856848390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:inst9\|7404:inst5 " "Elaborated megafunction instantiation \"ProgramCounter:inst9\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524856848452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_2:inst2\|nextstate.S5_121 " "Latch Lab9:inst\|Lab9_2:inst2\|nextstate.S5_121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab9:inst\|Lab9_1:inst\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab9:inst\|Lab9_1:inst\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849513 ""}  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_2:inst2\|nextstate.S6_114 " "Latch Lab9:inst\|Lab9_2:inst2\|nextstate.S6_114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab9:inst\|Lab9_1:inst\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab9:inst\|Lab9_1:inst\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849513 ""}  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[0\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[1\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[1\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[2\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[3\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[4\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[5\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[6\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[1\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[7\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[8\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[9\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9:inst\|Lab9_1:inst\|op\[10\] " "Latch Lab9:inst\|Lab9_1:inst\|op\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1524856849529 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1524856849529 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[15\] GND " "Pin \"C\[15\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[14\] GND " "Pin \"C\[14\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[13\] GND " "Pin \"C\[13\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[12\] GND " "Pin \"C\[12\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[11\] GND " "Pin \"C\[11\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[10\] GND " "Pin \"C\[10\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[5\] GND " "Pin \"C\[5\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[1\] GND " "Pin \"C\[1\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { 648 1128 1304 664 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[7\] GND " "Pin \"MDI\[7\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { -8 1208 1384 8 "MDI\[7..0\]" "" } { -16 -72 728 0 "MDI\[7..0\]" "" } { 296 712 782 344 "MDI\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|MDI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[6\] GND " "Pin \"MDI\[6\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { -8 1208 1384 8 "MDI\[7..0\]" "" } { -16 -72 728 0 "MDI\[7..0\]" "" } { 296 712 782 344 "MDI\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|MDI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[5\] GND " "Pin \"MDI\[5\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { -8 1208 1384 8 "MDI\[7..0\]" "" } { -16 -72 728 0 "MDI\[7..0\]" "" } { 296 712 782 344 "MDI\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|MDI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[4\] GND " "Pin \"MDI\[4\]\" is stuck at GND" {  } { { "FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { { -8 1208 1384 8 "MDI\[7..0\]" "" } { -16 -72 728 0 "MDI\[7..0\]" "" } { 296 712 782 344 "MDI\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524856849544 "|FP_PartA|MDI[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524856849544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524856849622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/PartA/output_files/FP_PartA.map.smsg " "Generated suppressed messages file E:/CSE2440/PartA/output_files/FP_PartA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524856850262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524856852056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524856852056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524856852602 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524856852602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524856852602 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524856852602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524856852602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524856852820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 14:20:52 2018 " "Processing ended: Fri Apr 27 14:20:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524856852820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524856852820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524856852820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524856852820 ""}
