Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
   <UDEF_wclk>           1                1   -12035  -324388             52      
   <UDEF_rclk>           1                1   -12182  -336083             54      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
             wclk         wclk  <UDEF_wclk>           (auto) 2000            (0,1000)                  14034                     71.256 
             rclk         rclk  <UDEF_rclk>           (auto) 2000            (0,1000)                  14181                     70.517 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
             wclk            wclk         <UDEF_wclk>           52      -12035    -324388             52
             rclk            rclk         <UDEF_rclk>           54      -12182    -336083             54




Timing Details for Clock Pair wclk and wclk
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
             wclk            wclk         <UDEF_wclk>           52      -12035    -324388             52

   Slack (not met):                        -12035ps
     Path type:                               SETUP
     Group:                             <UDEF_wclk>
     Launching clock:                          wclk (rising edge)
     Capturing clock:                          wclk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      14035ps (82.7% logic, 17.3% route, logic stage 2)
   - Delay of the launching clock:              0ps
   = Slack:                                -12035ps

   Instance/Pin or Net Name                                                   Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   wclk                                                                       CLOCK-PORT    -                     -     launch     r               0   
   wclk                                                                       Clock net   123          (fanout=395)          0                     -   
   $auto$ff.cc:266:slice$2040/CLK                                             RBB_6L       32  [TILE 0 0, RBB 1 22]          -     r               0   
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2040/D                                               RBB_6L       32  [TILE 0 0, RBB 1 22]       5800     r            5800   
   WE_s[2]                                                                    Net          87            (fanout=1)       1196                     -   
   $auto$ff.cc:266:slice$2040/C2                                              RBB_6L       32  [TILE 0 0, RBB 1 22]          -     r            6996   
   $auto$ff.cc:266:slice$2040/C                                               RBB_6L       32  [TILE 0 0, RBB 1 22]       1800     r            8796   
   WE_r                                                                       Net         118            (fanout=2)       1239                     -   
   $auto$alumacc.cc:485:replace_alu$1342.genblk1.slice[0].genblk1.carry4/A6   RBB_6L       25  [TILE 0 0, RBB 1 16]          -     r           10035   
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1342.genblk1.slice[0].genblk1.carry4/CLK  RBB_6L       25  [TILE 0 0, RBB 1 16]       4000     r           14035   
   wclk                                                                       Clock net   123          (fanout=395)          0                     -   
   wclk                                                                       CLOCK-PORT    -                     -    capture     r           14035   
   ------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -12035ps
     Path type:                               SETUP
     Group:                             <UDEF_wclk>
     Launching clock:                          wclk (rising edge)
     Capturing clock:                          wclk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      14035ps (82.7% logic, 17.3% route, logic stage 2)
   - Delay of the launching clock:              0ps
   = Slack:                                -12035ps

   Instance/Pin or Net Name                                                   Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   wclk                                                                       CLOCK-PORT    -                     -     launch     r               0   
   wclk                                                                       Clock net   123          (fanout=395)          0                     -   
   $auto$ff.cc:266:slice$2040/CLK                                             RBB_6L       32  [TILE 0 0, RBB 1 22]          -     r               0   
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2040/D                                               RBB_6L       32  [TILE 0 0, RBB 1 22]       5800     r            5800   
   WE_s[2]                                                                    Net          87            (fanout=1)       1196                     -   
   $auto$ff.cc:266:slice$2040/C2                                              RBB_6L       32  [TILE 0 0, RBB 1 22]          -     r            6996   
   $auto$ff.cc:266:slice$2040/C                                               RBB_6L       32  [TILE 0 0, RBB 1 22]       1800     r            8796   
   WE_r                                                                       Net         118            (fanout=2)       1239                     -   
   $auto$alumacc.cc:485:replace_alu$1342.genblk1.slice[0].genblk1.carry4/A6   RBB_6L       25  [TILE 0 0, RBB 1 16]          -     r           10035   
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1342.genblk1.slice[0].genblk1.carry4/CLK  RBB_6L       25  [TILE 0 0, RBB 1 16]       4000     r           14035   
   wclk                                                                       Clock net   123          (fanout=395)          0                     -   
   wclk                                                                       CLOCK-PORT    -                     -    capture     r           14035   
   ------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -12035ps
     Path type:                               SETUP
     Group:                             <UDEF_wclk>
     Launching clock:                          wclk (rising edge)
     Capturing clock:                          wclk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      14035ps (82.7% logic, 17.3% route, logic stage 2)
   - Delay of the launching clock:              0ps
   = Slack:                                -12035ps

   Instance/Pin or Net Name                                                   Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   wclk                                                                       CLOCK-PORT    -                     -     launch     r               0   
   wclk                                                                       Clock net   123          (fanout=395)          0                     -   
   $auto$ff.cc:266:slice$2040/CLK                                             RBB_6L       32  [TILE 0 0, RBB 1 22]          -     r               0   
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2040/D                                               RBB_6L       32  [TILE 0 0, RBB 1 22]       5800     r            5800   
   WE_s[2]                                                                    Net          87            (fanout=1)       1196                     -   
   $auto$ff.cc:266:slice$2040/C2                                              RBB_6L       32  [TILE 0 0, RBB 1 22]          -     r            6996   
   $auto$ff.cc:266:slice$2040/C                                               RBB_6L       32  [TILE 0 0, RBB 1 22]       1800     r            8796   
   WE_r                                                                       Net         118            (fanout=2)       1239                     -   
   $auto$alumacc.cc:485:replace_alu$1342.genblk1.slice[0].genblk1.carry4/A6   RBB_6L       25  [TILE 0 0, RBB 1 16]          -     r           10035   
   ------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1342.genblk1.slice[0].genblk1.carry4/CLK  RBB_6L       25  [TILE 0 0, RBB 1 16]       4000     r           14035   
   wclk                                                                       Clock net   123          (fanout=395)          0                     -   
   wclk                                                                       CLOCK-PORT    -                     -    capture     r           14035   
   ------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair rclk and rclk
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
             rclk            rclk         <UDEF_rclk>           54      -12182    -336083             54

   Slack (not met):                        -12182ps
     Path type:                               SETUP
     Group:                             <UDEF_rclk>
     Launching clock:                          rclk (rising edge)
     Capturing clock:                          rclk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      14182ps (81.8% logic, 18.2% route, logic stage 2)
   - Delay of the launching clock:              0ps
   = Slack:                                -12182ps

   Instance/Pin or Net Name                                                   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   rclk                                                                       CLOCK-PORT    -                      -     launch     r               0   
   rclk                                                                       Clock net   122           (fanout=366)          0                     -   
   $auto$ff.cc:266:slice$2036/CLK                                             RBB_6L       31  [TILE 0 0, RBB 10 22]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2036/D                                               RBB_6L       31  [TILE 0 0, RBB 10 22]       5800     r            5800   
   RE_s[2]                                                                    Net          84             (fanout=1)       1239                     -   
   $auto$ff.cc:266:slice$2036/C2                                              RBB_6L       31  [TILE 0 0, RBB 10 22]          -     r            7039   
   $auto$ff.cc:266:slice$2036/C                                               RBB_6L       31  [TILE 0 0, RBB 10 22]       1800     r            8839   
   RE_r                                                                       Net         117             (fanout=2)       1343                     -   
   $auto$alumacc.cc:485:replace_alu$1345.genblk1.slice[0].genblk1.carry4/A6   RBB_6L       28   [TILE 0 0, RBB 1 20]          -     r           10182   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1345.genblk1.slice[0].genblk1.carry4/CLK  RBB_6L       28   [TILE 0 0, RBB 1 20]       4000     r           14182   
   rclk                                                                       Clock net   122           (fanout=366)          0                     -   
   rclk                                                                       CLOCK-PORT    -                      -    capture     r           14182   
   -------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -12182ps
     Path type:                               SETUP
     Group:                             <UDEF_rclk>
     Launching clock:                          rclk (rising edge)
     Capturing clock:                          rclk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      14182ps (81.8% logic, 18.2% route, logic stage 2)
   - Delay of the launching clock:              0ps
   = Slack:                                -12182ps

   Instance/Pin or Net Name                                                   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   rclk                                                                       CLOCK-PORT    -                      -     launch     r               0   
   rclk                                                                       Clock net   122           (fanout=366)          0                     -   
   $auto$ff.cc:266:slice$2036/CLK                                             RBB_6L       31  [TILE 0 0, RBB 10 22]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2036/D                                               RBB_6L       31  [TILE 0 0, RBB 10 22]       5800     r            5800   
   RE_s[2]                                                                    Net          84             (fanout=1)       1239                     -   
   $auto$ff.cc:266:slice$2036/C2                                              RBB_6L       31  [TILE 0 0, RBB 10 22]          -     r            7039   
   $auto$ff.cc:266:slice$2036/C                                               RBB_6L       31  [TILE 0 0, RBB 10 22]       1800     r            8839   
   RE_r                                                                       Net         117             (fanout=2)       1343                     -   
   $auto$alumacc.cc:485:replace_alu$1345.genblk1.slice[0].genblk1.carry4/A6   RBB_6L       28   [TILE 0 0, RBB 1 20]          -     r           10182   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1345.genblk1.slice[0].genblk1.carry4/CLK  RBB_6L       28   [TILE 0 0, RBB 1 20]       4000     r           14182   
   rclk                                                                       Clock net   122           (fanout=366)          0                     -   
   rclk                                                                       CLOCK-PORT    -                      -    capture     r           14182   
   -------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -12182ps
     Path type:                               SETUP
     Group:                             <UDEF_rclk>
     Launching clock:                          rclk (rising edge)
     Capturing clock:                          rclk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      14182ps (81.8% logic, 18.2% route, logic stage 2)
   - Delay of the launching clock:              0ps
   = Slack:                                -12182ps

   Instance/Pin or Net Name                                                   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   rclk                                                                       CLOCK-PORT    -                      -     launch     r               0   
   rclk                                                                       Clock net   122           (fanout=366)          0                     -   
   $auto$ff.cc:266:slice$2036/CLK                                             RBB_6L       31  [TILE 0 0, RBB 10 22]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2036/D                                               RBB_6L       31  [TILE 0 0, RBB 10 22]       5800     r            5800   
   RE_s[2]                                                                    Net          84             (fanout=1)       1239                     -   
   $auto$ff.cc:266:slice$2036/C2                                              RBB_6L       31  [TILE 0 0, RBB 10 22]          -     r            7039   
   $auto$ff.cc:266:slice$2036/C                                               RBB_6L       31  [TILE 0 0, RBB 10 22]       1800     r            8839   
   RE_r                                                                       Net         117             (fanout=2)       1343                     -   
   $auto$alumacc.cc:485:replace_alu$1345.genblk1.slice[0].genblk1.carry4/A6   RBB_6L       28   [TILE 0 0, RBB 1 20]          -     r           10182   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1345.genblk1.slice[0].genblk1.carry4/CLK  RBB_6L       28   [TILE 0 0, RBB 1 20]       4000     r           14182   
   rclk                                                                       Clock net   122           (fanout=366)          0                     -   
   rclk                                                                       CLOCK-PORT    -                      -    capture     r           14182   
   -------------------------------------------------------------------------------------------------------------------------------------------------------













