`timescale 1ns/1ns

module testbench;
    reg [7:0] a = 12;
    reg [7:0] b = 34;
    integer c = 67;
    integer d = 255;

    initial begin
        #12;
        $display("a: %0d, b: %0d, c: %0d, d: %0d", a, b, c, d);
        $finish;
    end
endmodule
