Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 16:16:41 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     90.795        0.000                      0                  904        0.057        0.000                      0                  904        3.750        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        90.795        0.000                      0                  904        0.057        0.000                      0                  904        3.750        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       90.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.795ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 8.532ns (93.844%)  route 0.560ns (6.156%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.914    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.248 r  nolabel_line37/current_clk_cycles_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.248    nolabel_line37/current_clk_cycles_reg[252]_i_1_n_6
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.496   104.837    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[253]/C
                         clock pessimism              0.180   105.017    
                         clock uncertainty           -0.035   104.981    
    SLICE_X4Y69          FDRE (Setup_fdre_C_D)        0.062   105.043    nolabel_line37/current_clk_cycles_reg[253]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                 90.795    

Slack (MET) :             90.816ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 8.511ns (93.830%)  route 0.560ns (6.170%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.914    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.227 r  nolabel_line37/current_clk_cycles_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.227    nolabel_line37/current_clk_cycles_reg[252]_i_1_n_4
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.496   104.837    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[255]/C
                         clock pessimism              0.180   105.017    
                         clock uncertainty           -0.035   104.981    
    SLICE_X4Y69          FDRE (Setup_fdre_C_D)        0.062   105.043    nolabel_line37/current_clk_cycles_reg[255]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                 90.816    

Slack (MET) :             90.890ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 8.437ns (93.779%)  route 0.560ns (6.221%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.914    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.153 r  nolabel_line37/current_clk_cycles_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.153    nolabel_line37/current_clk_cycles_reg[252]_i_1_n_5
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.496   104.837    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[254]/C
                         clock pessimism              0.180   105.017    
                         clock uncertainty           -0.035   104.981    
    SLICE_X4Y69          FDRE (Setup_fdre_C_D)        0.062   105.043    nolabel_line37/current_clk_cycles_reg[254]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                 90.890    

Slack (MET) :             90.906ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 8.421ns (93.768%)  route 0.560ns (6.232%))
  Logic Levels:           64  (CARRY4=64)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.914 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.914    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.137 r  nolabel_line37/current_clk_cycles_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.137    nolabel_line37/current_clk_cycles_reg[252]_i_1_n_7
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.496   104.837    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[252]/C
                         clock pessimism              0.180   105.017    
                         clock uncertainty           -0.035   104.981    
    SLICE_X4Y69          FDRE (Setup_fdre_C_D)        0.062   105.043    nolabel_line37/current_clk_cycles_reg[252]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                 90.906    

Slack (MET) :             90.910ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 8.418ns (93.766%)  route 0.560ns (6.234%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.134 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.134    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_6
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.497   104.838    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[249]/C
                         clock pessimism              0.180   105.018    
                         clock uncertainty           -0.035   104.982    
    SLICE_X4Y68          FDRE (Setup_fdre_C_D)        0.062   105.044    nolabel_line37/current_clk_cycles_reg[249]
  -------------------------------------------------------------------
                         required time                        105.044    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 90.910    

Slack (MET) :             90.931ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 8.397ns (93.751%)  route 0.560ns (6.249%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.113 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.113    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_4
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.497   104.838    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[251]/C
                         clock pessimism              0.180   105.018    
                         clock uncertainty           -0.035   104.982    
    SLICE_X4Y68          FDRE (Setup_fdre_C_D)        0.062   105.044    nolabel_line37/current_clk_cycles_reg[251]
  -------------------------------------------------------------------
                         required time                        105.044    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                 90.931    

Slack (MET) :             91.005ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 8.323ns (93.699%)  route 0.560ns (6.301%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.039 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.039    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_5
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.497   104.838    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[250]/C
                         clock pessimism              0.180   105.018    
                         clock uncertainty           -0.035   104.982    
    SLICE_X4Y68          FDRE (Setup_fdre_C_D)        0.062   105.044    nolabel_line37/current_clk_cycles_reg[250]
  -------------------------------------------------------------------
                         required time                        105.044    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 91.005    

Slack (MET) :             91.021ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 8.307ns (93.688%)  route 0.560ns (6.312%))
  Logic Levels:           63  (CARRY4=63)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.800 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.800    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.023 r  nolabel_line37/current_clk_cycles_reg[248]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.023    nolabel_line37/current_clk_cycles_reg[248]_i_1_n_7
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.497   104.838    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[248]/C
                         clock pessimism              0.180   105.018    
                         clock uncertainty           -0.035   104.982    
    SLICE_X4Y68          FDRE (Setup_fdre_C_D)        0.062   105.044    nolabel_line37/current_clk_cycles_reg[248]
  -------------------------------------------------------------------
                         required time                        105.044    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                 91.021    

Slack (MET) :             91.026ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 8.304ns (93.686%)  route 0.560ns (6.314%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.020 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.020    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_6
    SLICE_X4Y67          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.499   104.840    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[245]/C
                         clock pessimism              0.180   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.062   105.046    nolabel_line37/current_clk_cycles_reg[245]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                 91.026    

Slack (MET) :             91.047ns  (required time - arrival time)
  Source:                 nolabel_line37/current_clk_cycles_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 8.283ns (93.671%)  route 0.560ns (6.329%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.635     5.156    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  nolabel_line37/current_clk_cycles_reg[1]/Q
                         net (fo=2, routed)           0.550     6.162    nolabel_line37/current_clk_cycles_reg[1]
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.836 r  nolabel_line37/current_clk_cycles_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    nolabel_line37/current_clk_cycles_reg[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  nolabel_line37/current_clk_cycles_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    nolabel_line37/current_clk_cycles_reg[4]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.064 r  nolabel_line37/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    nolabel_line37/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  nolabel_line37/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    nolabel_line37/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  nolabel_line37/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    nolabel_line37/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  nolabel_line37/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    nolabel_line37/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  nolabel_line37/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    nolabel_line37/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  nolabel_line37/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    nolabel_line37/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.748 r  nolabel_line37/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.748    nolabel_line37/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.862 r  nolabel_line37/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.862    nolabel_line37/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.976 r  nolabel_line37/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.976    nolabel_line37/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.090 r  nolabel_line37/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.090    nolabel_line37/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.204 r  nolabel_line37/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.204    nolabel_line37/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.318 r  nolabel_line37/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.318    nolabel_line37/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.432 r  nolabel_line37/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.432    nolabel_line37/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.546 r  nolabel_line37/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.546    nolabel_line37/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.660 r  nolabel_line37/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.660    nolabel_line37/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.774 r  nolabel_line37/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    nolabel_line37/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.888 r  nolabel_line37/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.897    nolabel_line37/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.011 r  nolabel_line37/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.011    nolabel_line37/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.125 r  nolabel_line37/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.125    nolabel_line37/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.239 r  nolabel_line37/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    nolabel_line37/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.353 r  nolabel_line37/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    nolabel_line37/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  nolabel_line37/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    nolabel_line37/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  nolabel_line37/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    nolabel_line37/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  nolabel_line37/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    nolabel_line37/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  nolabel_line37/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    nolabel_line37/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  nolabel_line37/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    nolabel_line37/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  nolabel_line37/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.037    nolabel_line37/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.151 r  nolabel_line37/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.151    nolabel_line37/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.265 r  nolabel_line37/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.265    nolabel_line37/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.379 r  nolabel_line37/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.379    nolabel_line37/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.493 r  nolabel_line37/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.493    nolabel_line37/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.607 r  nolabel_line37/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.607    nolabel_line37/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.721 r  nolabel_line37/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.721    nolabel_line37/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  nolabel_line37/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.835    nolabel_line37/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.949 r  nolabel_line37/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.949    nolabel_line37/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.063 r  nolabel_line37/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.063    nolabel_line37/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.177 r  nolabel_line37/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.177    nolabel_line37/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.291 r  nolabel_line37/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.291    nolabel_line37/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.405 r  nolabel_line37/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.405    nolabel_line37/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.519 r  nolabel_line37/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.519    nolabel_line37/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  nolabel_line37/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.633    nolabel_line37/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.748    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.862    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  nolabel_line37/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.976    nolabel_line37/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  nolabel_line37/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.090    nolabel_line37/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  nolabel_line37/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.204    nolabel_line37/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  nolabel_line37/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.318    nolabel_line37/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  nolabel_line37/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.432    nolabel_line37/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  nolabel_line37/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.546    nolabel_line37/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  nolabel_line37/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.660    nolabel_line37/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  nolabel_line37/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.774    nolabel_line37/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  nolabel_line37/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.888    nolabel_line37/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.002 r  nolabel_line37/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.002    nolabel_line37/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.116 r  nolabel_line37/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.116    nolabel_line37/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.230 r  nolabel_line37/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.230    nolabel_line37/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  nolabel_line37/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.344    nolabel_line37/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  nolabel_line37/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.458    nolabel_line37/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  nolabel_line37/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.572    nolabel_line37/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  nolabel_line37/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.686    nolabel_line37/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.999 r  nolabel_line37/current_clk_cycles_reg[244]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.999    nolabel_line37/current_clk_cycles_reg[244]_i_1_n_4
    SLICE_X4Y67          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.499   104.840    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[247]/C
                         clock pessimism              0.180   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.062   105.046    nolabel_line37/current_clk_cycles_reg[247]
  -------------------------------------------------------------------
                         required time                        105.046    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                 91.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.859    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/A0
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.993    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/WCLK
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/DP/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.859    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/A0
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.993    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/WCLK
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/SP/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.859    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/A0
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.993    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/WCLK
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/DP/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line24/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.065%)  route 0.239ns (62.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    nolabel_line27/nolabel_line24/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  nolabel_line27/nolabel_line24/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line27/nolabel_line24/wptr_reg[0]/Q
                         net (fo=18, routed)          0.239     1.859    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/A0
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.993    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/WCLK
    SLICE_X2Y44          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    nolabel_line27/nolabel_line24/fifo_reg_0_1_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line13/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  nolabel_line27/nolabel_line13/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  nolabel_line27/nolabel_line13/rxshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.729    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/DIA0
    SLICE_X2Y45          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.993    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X2Y45          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.641    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line17/raw_distance_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line17/nolabel_line29/s_reg[2][7]_srl2___nolabel_line17_nolabel_line29_s_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.559%)  route 0.137ns (45.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.587     1.470    nolabel_line17/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  nolabel_line17/raw_distance_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line17/raw_distance_reg[7]/Q
                         net (fo=4, routed)           0.137     1.771    nolabel_line17/nolabel_line29/Q[7]
    SLICE_X2Y28          SRL16E                                       r  nolabel_line17/nolabel_line29/s_reg[2][7]_srl2___nolabel_line17_nolabel_line29_s_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.854     1.981    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y28          SRL16E                                       r  nolabel_line17/nolabel_line29/s_reg[2][7]_srl2___nolabel_line17_nolabel_line29_s_reg_r_0/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.665    nolabel_line17/nolabel_line29/s_reg[2][7]_srl2___nolabel_line17_nolabel_line29_s_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line13/samplecounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line13/inc_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.522%)  route 0.285ns (60.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.596     1.479    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  nolabel_line27/nolabel_line13/samplecounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  nolabel_line27/nolabel_line13/samplecounter_reg[1]/Q
                         net (fo=6, routed)           0.285     1.905    nolabel_line27/nolabel_line13/samplecounter[1]
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.950 r  nolabel_line27/nolabel_line13/inc_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     1.950    nolabel_line27/nolabel_line13/inc_samplecounter_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  nolabel_line27/nolabel_line13/inc_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.992    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  nolabel_line27/nolabel_line13/inc_samplecounter_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.840    nolabel_line27/nolabel_line13/inc_samplecounter_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line37/current_clk_cycles_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.594     1.477    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line37/current_clk_cycles_reg[174]/Q
                         net (fo=2, routed)           0.134     1.752    nolabel_line37/current_clk_cycles_reg[174]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.966 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_7
    SLICE_X4Y50          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.863     1.990    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[176]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    nolabel_line37/current_clk_cycles_reg[176]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line37/current_clk_cycles_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line37/current_clk_cycles_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.594     1.477    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line37/current_clk_cycles_reg[174]/Q
                         net (fo=2, routed)           0.134     1.752    nolabel_line37/current_clk_cycles_reg[174]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.912 r  nolabel_line37/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.912    nolabel_line37/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.977 r  nolabel_line37/current_clk_cycles_reg[176]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    nolabel_line37/current_clk_cycles_reg[176]_i_1_n_5
    SLICE_X4Y50          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.863     1.990    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  nolabel_line37/current_clk_cycles_reg[178]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    nolabel_line37/current_clk_cycles_reg[178]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line27/nolabel_line13/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    nolabel_line27/nolabel_line13/clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  nolabel_line27/nolabel_line13/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  nolabel_line27/nolabel_line13/rxshiftreg_reg[5]/Q
                         net (fo=2, routed)           0.125     1.767    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/DIC0
    SLICE_X2Y45          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.993    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X2Y45          RAMD32                                       r  nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.638    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y43    elbowPWM/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y45    elbowPWM/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y45    elbowPWM/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y46    elbowPWM/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y46    elbowPWM/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y46    elbowPWM/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y46    elbowPWM/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y47    elbowPWM/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y47    elbowPWM/counter_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y45    nolabel_line27/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 3.977ns (44.090%)  route 5.044ns (55.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.630     5.151    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  nolabel_line17/nolabel_line29/divided_reg[15]/Q
                         net (fo=1, routed)           5.044    10.651    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.172 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.172    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 3.963ns (45.336%)  route 4.779ns (54.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.630     5.151    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  nolabel_line17/nolabel_line29/divided_reg[13]/Q
                         net (fo=1, routed)           4.779    10.386    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.894 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.894    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 3.974ns (46.487%)  route 4.575ns (53.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.631     5.152    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  nolabel_line17/nolabel_line29/divided_reg[12]/Q
                         net (fo=1, routed)           4.575    10.183    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.701 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.701    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 3.971ns (48.860%)  route 4.157ns (51.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.630     5.151    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  nolabel_line17/nolabel_line29/divided_reg[14]/Q
                         net (fo=1, routed)           4.157     9.764    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.279 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.279    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 4.098ns (53.180%)  route 3.608ns (46.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.626     5.147    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  nolabel_line17/nolabel_line29/divided_reg[11]/Q
                         net (fo=1, routed)           3.608     9.174    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.679    12.853 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.853    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 3.981ns (52.195%)  route 3.647ns (47.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.631     5.152    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  nolabel_line17/nolabel_line29/divided_reg[10]/Q
                         net (fo=1, routed)           3.647     9.255    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.780 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.780    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.099ns (56.567%)  route 3.147ns (43.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.626     5.147    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  nolabel_line17/nolabel_line29/divided_reg[9]/Q
                         net (fo=1, routed)           3.147     8.714    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.680    12.394 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.394    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.095ns (61.461%)  route 2.568ns (38.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.624     5.145    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  nolabel_line17/nolabel_line29/divided_reg[7]/Q
                         net (fo=1, routed)           2.568     8.132    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.676    11.807 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.807    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 4.022ns (61.616%)  route 2.506ns (38.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.618     5.139    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  nolabel_line17/nolabel_line29/divided_reg[8]/Q
                         net (fo=1, routed)           2.506     8.163    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.667 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.667    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 4.024ns (61.648%)  route 2.503ns (38.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.618     5.139    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  nolabel_line17/nolabel_line29/divided_reg[6]/Q
                         net (fo=1, routed)           2.503     8.161    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.667 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.667    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.343ns (82.439%)  route 0.286ns (17.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.586     1.469    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line17/nolabel_line29/divided_reg[2]/Q
                         net (fo=1, routed)           0.286     1.896    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.098 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.098    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.351ns (79.141%)  route 0.356ns (20.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.585     1.468    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line17/nolabel_line29/divided_reg[3]/Q
                         net (fo=1, routed)           0.356     1.965    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.175 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.175    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.351ns (74.593%)  route 0.460ns (25.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.582     1.465    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line17/nolabel_line29/divided_reg[4]/Q
                         net (fo=1, routed)           0.460     2.066    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.276 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.276    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.395ns (76.452%)  route 0.430ns (23.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.590     1.473    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  nolabel_line17/nolabel_line29/divided_reg[1]/Q
                         net (fo=1, routed)           0.430     2.067    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.297 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.297    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.350ns (72.213%)  route 0.519ns (27.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    shoulderPWM/clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           0.519     2.139    shoulder_servo_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.348 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.348    shoulder_servo
    M18                                                               r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 elbowPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            elbow_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.379ns (69.396%)  route 0.608ns (30.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.478    elbowPWM/clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  elbowPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  elbowPWM/servo_reg/Q
                         net (fo=1, routed)           0.608     2.227    elbow_servo_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.465 r  elbow_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    elbow_servo
    K17                                                               r  elbow_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.380ns (68.530%)  route 0.633ns (31.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.582     1.465    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  nolabel_line17/nolabel_line29/divided_reg[5]/Q
                         net (fo=1, routed)           0.633     2.263    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.478 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.478    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.347ns (66.026%)  route 0.693ns (33.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.582     1.465    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line17/nolabel_line29/divided_reg[0]/Q
                         net (fo=1, routed)           0.693     2.299    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.505 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.505    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.369ns (66.570%)  route 0.688ns (33.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.582     1.465    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  nolabel_line17/nolabel_line29/divided_reg[8]/Q
                         net (fo=1, routed)           0.688     2.317    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.522 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.522    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line17/nolabel_line29/divided_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.371ns (66.383%)  route 0.694ns (33.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.582     1.465    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  nolabel_line17/nolabel_line29/divided_reg[6]/Q
                         net (fo=1, routed)           0.694     2.324    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.531 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.531    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           460 Endpoints
Min Delay           460 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.213ns  (logic 1.594ns (15.611%)  route 8.619ns (84.389%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.458    10.213    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.517     4.858    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.213ns  (logic 1.594ns (15.611%)  route 8.619ns (84.389%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.458    10.213    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.517     4.858    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.213ns  (logic 1.594ns (15.611%)  route 8.619ns (84.389%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.458    10.213    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.517     4.858    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.213ns  (logic 1.594ns (15.611%)  route 8.619ns (84.389%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.458    10.213    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.517     4.858    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.164ns  (logic 1.594ns (15.686%)  route 8.570ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.409    10.164    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.516     4.857    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.164ns  (logic 1.594ns (15.686%)  route 8.570ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.409    10.164    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.516     4.857    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.164ns  (logic 1.594ns (15.686%)  route 8.570ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.409    10.164    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.516     4.857    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.164ns  (logic 1.594ns (15.686%)  route 8.570ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.409    10.164    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.516     4.857    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.063ns  (logic 1.594ns (15.844%)  route 8.468ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.308    10.063    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.516     4.857    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line37/current_clk_cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.063ns  (logic 1.594ns (15.844%)  route 8.468ns (84.156%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.161     5.602    nolabel_line37/reset_IBUF
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.153     5.755 r  nolabel_line37/current_clk_cycles[0]_i_1/O
                         net (fo=256, routed)         4.308    10.063    nolabel_line37/current_clk_cycles[0]_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.516     4.857    nolabel_line37/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  nolabel_line37/current_clk_cycles_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/old_pwm_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.206ns (31.044%)  route 0.457ns (68.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.457     0.663    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          FDRE                                         r  nolabel_line17/old_pwm_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.851     1.978    nolabel_line17/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  nolabel_line17/old_pwm_in_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line17/nolabel_line29/divided_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.210ns (26.270%)  route 0.588ns (73.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=121, routed)         0.588     0.798    nolabel_line17/nolabel_line29/reset_IBUF
    SLICE_X0Y20          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.855     1.982    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line17/nolabel_line29/divided_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.210ns (24.779%)  route 0.636ns (75.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=121, routed)         0.636     0.846    nolabel_line17/nolabel_line29/reset_IBUF
    SLICE_X0Y22          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.853     1.980    nolabel_line17/nolabel_line29/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  nolabel_line17/nolabel_line29/divided_reg[3]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.254ns (28.549%)  route 0.635ns (71.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.048     0.746 r  nolabel_line17/count[0]_i_1/O
                         net (fo=16, routed)          0.143     0.889    nolabel_line17/count[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.853     1.980    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[4]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.254ns (28.549%)  route 0.635ns (71.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.048     0.746 r  nolabel_line17/count[0]_i_1/O
                         net (fo=16, routed)          0.143     0.889    nolabel_line17/count[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.853     1.980    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[5]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.254ns (28.549%)  route 0.635ns (71.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.048     0.746 r  nolabel_line17/count[0]_i_1/O
                         net (fo=16, routed)          0.143     0.889    nolabel_line17/count[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.853     1.980    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[6]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.254ns (28.549%)  route 0.635ns (71.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.048     0.746 r  nolabel_line17/count[0]_i_1/O
                         net (fo=16, routed)          0.143     0.889    nolabel_line17/count[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.853     1.980    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  nolabel_line17/count_reg[7]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.251ns (26.911%)  route 0.681ns (73.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.743 r  nolabel_line17/count[0]_i_2/O
                         net (fo=16, routed)          0.189     0.932    nolabel_line17/count
    SLICE_X1Y26          FDRE                                         r  nolabel_line17/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.851     1.978    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  nolabel_line17/count_reg[0]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.251ns (26.911%)  route 0.681ns (73.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.743 r  nolabel_line17/count[0]_i_2/O
                         net (fo=16, routed)          0.189     0.932    nolabel_line17/count
    SLICE_X1Y26          FDRE                                         r  nolabel_line17/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.851     1.978    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  nolabel_line17/count_reg[1]/C

Slack:                    inf
  Source:                 ultrasonic
                            (input port)
  Destination:            nolabel_line17/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.251ns (26.911%)  route 0.681ns (73.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  ultrasonic (IN)
                         net (fo=0)                   0.000     0.000    ultrasonic
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  ultrasonic_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.698    nolabel_line17/ultrasonic_IBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.045     0.743 r  nolabel_line17/count[0]_i_2/O
                         net (fo=16, routed)          0.189     0.932    nolabel_line17/count
    SLICE_X1Y26          FDRE                                         r  nolabel_line17/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.851     1.978    nolabel_line17/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  nolabel_line17/count_reg[2]/C





