#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* isr */
isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr__INTC_MASK EQU 0x10000
isr__INTC_NUMBER EQU 16
isr__INTC_PRIOR_MASK EQU 0xC0
isr__INTC_PRIOR_NUM EQU 3
isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SPI_1_miso_s */
SPI_1_miso_s__0__DM__MASK EQU 0x38000
SPI_1_miso_s__0__DM__SHIFT EQU 15
SPI_1_miso_s__0__DR EQU CYREG_PRT0_DR
SPI_1_miso_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_miso_s__0__HSIOM_MASK EQU 0x00F00000
SPI_1_miso_s__0__HSIOM_SHIFT EQU 20
SPI_1_miso_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_miso_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_miso_s__0__MASK EQU 0x20
SPI_1_miso_s__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_1_miso_s__0__OUT_SEL_SHIFT EQU 10
SPI_1_miso_s__0__OUT_SEL_VAL EQU -1
SPI_1_miso_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_miso_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_miso_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_miso_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_miso_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_miso_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_miso_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_miso_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_miso_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_miso_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_miso_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_miso_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_miso_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_miso_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_miso_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_miso_s__0__PC EQU CYREG_PRT0_PC
SPI_1_miso_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_miso_s__0__PORT EQU 0
SPI_1_miso_s__0__PS EQU CYREG_PRT0_PS
SPI_1_miso_s__0__SHIFT EQU 5
SPI_1_miso_s__DR EQU CYREG_PRT0_DR
SPI_1_miso_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_miso_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_miso_s__MASK EQU 0x20
SPI_1_miso_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_miso_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_miso_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_miso_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_miso_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_miso_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_miso_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_miso_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_miso_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_miso_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_miso_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_miso_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_miso_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_miso_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_miso_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_miso_s__PC EQU CYREG_PRT0_PC
SPI_1_miso_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_miso_s__PORT EQU 0
SPI_1_miso_s__PS EQU CYREG_PRT0_PS
SPI_1_miso_s__SHIFT EQU 5

/* SPI_1_mosi_s */
SPI_1_mosi_s__0__DM__MASK EQU 0x7000
SPI_1_mosi_s__0__DM__SHIFT EQU 12
SPI_1_mosi_s__0__DR EQU CYREG_PRT0_DR
SPI_1_mosi_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_mosi_s__0__HSIOM_MASK EQU 0x000F0000
SPI_1_mosi_s__0__HSIOM_SHIFT EQU 16
SPI_1_mosi_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_mosi_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_mosi_s__0__MASK EQU 0x10
SPI_1_mosi_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_mosi_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_mosi_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_mosi_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_mosi_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_mosi_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_mosi_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_mosi_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_mosi_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_mosi_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_mosi_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_mosi_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_mosi_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_mosi_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_mosi_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_mosi_s__0__PC EQU CYREG_PRT0_PC
SPI_1_mosi_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_mosi_s__0__PORT EQU 0
SPI_1_mosi_s__0__PS EQU CYREG_PRT0_PS
SPI_1_mosi_s__0__SHIFT EQU 4
SPI_1_mosi_s__DR EQU CYREG_PRT0_DR
SPI_1_mosi_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_mosi_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_mosi_s__MASK EQU 0x10
SPI_1_mosi_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_mosi_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_mosi_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_mosi_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_mosi_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_mosi_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_mosi_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_mosi_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_mosi_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_mosi_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_mosi_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_mosi_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_mosi_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_mosi_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_mosi_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_mosi_s__PC EQU CYREG_PRT0_PC
SPI_1_mosi_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_mosi_s__PORT EQU 0
SPI_1_mosi_s__PS EQU CYREG_PRT0_PS
SPI_1_mosi_s__SHIFT EQU 4

/* SPI_1_SCB */
SPI_1_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPI_1_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPI_1_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_1_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPI_1_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPI_1_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPI_1_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPI_1_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPI_1_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPI_1_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPI_1_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPI_1_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPI_1_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* SPI_1_SCBCLK */
SPI_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_1_SCBCLK__MASK EQU 0x80000000
SPI_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* SPI_1_sclk_s */
SPI_1_sclk_s__0__DM__MASK EQU 0x1C0000
SPI_1_sclk_s__0__DM__SHIFT EQU 18
SPI_1_sclk_s__0__DR EQU CYREG_PRT0_DR
SPI_1_sclk_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_sclk_s__0__HSIOM_MASK EQU 0x0F000000
SPI_1_sclk_s__0__HSIOM_SHIFT EQU 24
SPI_1_sclk_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_sclk_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_sclk_s__0__MASK EQU 0x40
SPI_1_sclk_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_sclk_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_sclk_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_sclk_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_sclk_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_sclk_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_sclk_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_sclk_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_sclk_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_sclk_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_sclk_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_sclk_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_sclk_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_sclk_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_sclk_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_sclk_s__0__PC EQU CYREG_PRT0_PC
SPI_1_sclk_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_sclk_s__0__PORT EQU 0
SPI_1_sclk_s__0__PS EQU CYREG_PRT0_PS
SPI_1_sclk_s__0__SHIFT EQU 6
SPI_1_sclk_s__DR EQU CYREG_PRT0_DR
SPI_1_sclk_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_sclk_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_sclk_s__MASK EQU 0x40
SPI_1_sclk_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_sclk_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_sclk_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_sclk_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_sclk_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_sclk_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_sclk_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_sclk_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_sclk_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_sclk_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_sclk_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_sclk_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_sclk_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_sclk_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_sclk_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_sclk_s__PC EQU CYREG_PRT0_PC
SPI_1_sclk_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_sclk_s__PORT EQU 0
SPI_1_sclk_s__PS EQU CYREG_PRT0_PS
SPI_1_sclk_s__SHIFT EQU 6

/* SPI_1_ss_s */
SPI_1_ss_s__0__DM__MASK EQU 0xE00000
SPI_1_ss_s__0__DM__SHIFT EQU 21
SPI_1_ss_s__0__DR EQU CYREG_PRT0_DR
SPI_1_ss_s__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_1_ss_s__0__HSIOM_MASK EQU 0xF0000000
SPI_1_ss_s__0__HSIOM_SHIFT EQU 28
SPI_1_ss_s__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_ss_s__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_ss_s__0__MASK EQU 0x80
SPI_1_ss_s__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_ss_s__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_ss_s__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_ss_s__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_ss_s__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_ss_s__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_ss_s__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_ss_s__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_ss_s__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_ss_s__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_ss_s__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_ss_s__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_ss_s__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_ss_s__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_ss_s__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_ss_s__0__PC EQU CYREG_PRT0_PC
SPI_1_ss_s__0__PC2 EQU CYREG_PRT0_PC2
SPI_1_ss_s__0__PORT EQU 0
SPI_1_ss_s__0__PS EQU CYREG_PRT0_PS
SPI_1_ss_s__0__SHIFT EQU 7
SPI_1_ss_s__DR EQU CYREG_PRT0_DR
SPI_1_ss_s__INTCFG EQU CYREG_PRT0_INTCFG
SPI_1_ss_s__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_1_ss_s__MASK EQU 0x80
SPI_1_ss_s__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_1_ss_s__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_1_ss_s__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_1_ss_s__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_1_ss_s__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_1_ss_s__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_1_ss_s__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_1_ss_s__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_1_ss_s__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_1_ss_s__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_1_ss_s__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_1_ss_s__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_1_ss_s__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_1_ss_s__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_1_ss_s__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_1_ss_s__PC EQU CYREG_PRT0_PC
SPI_1_ss_s__PC2 EQU CYREG_PRT0_PC2
SPI_1_ss_s__PORT EQU 0
SPI_1_ss_s__PS EQU CYREG_PRT0_PS
SPI_1_ss_s__SHIFT EQU 7

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* GimbalP */
GimbalP__0__DM__MASK EQU 0xE00
GimbalP__0__DM__SHIFT EQU 9
GimbalP__0__DR EQU CYREG_PRT1_DR
GimbalP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GimbalP__0__HSIOM_MASK EQU 0x0000F000
GimbalP__0__HSIOM_SHIFT EQU 12
GimbalP__0__INTCFG EQU CYREG_PRT1_INTCFG
GimbalP__0__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalP__0__MASK EQU 0x08
GimbalP__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
GimbalP__0__OUT_SEL_SHIFT EQU 6
GimbalP__0__OUT_SEL_VAL EQU 2
GimbalP__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalP__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalP__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalP__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalP__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalP__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalP__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalP__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalP__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalP__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalP__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalP__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalP__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalP__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalP__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalP__0__PC EQU CYREG_PRT1_PC
GimbalP__0__PC2 EQU CYREG_PRT1_PC2
GimbalP__0__PORT EQU 1
GimbalP__0__PS EQU CYREG_PRT1_PS
GimbalP__0__SHIFT EQU 3
GimbalP__DR EQU CYREG_PRT1_DR
GimbalP__INTCFG EQU CYREG_PRT1_INTCFG
GimbalP__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalP__MASK EQU 0x08
GimbalP__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalP__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalP__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalP__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalP__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalP__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalP__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalP__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalP__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalP__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalP__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalP__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalP__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalP__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalP__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalP__PC EQU CYREG_PRT1_PC
GimbalP__PC2 EQU CYREG_PRT1_PC2
GimbalP__PORT EQU 1
GimbalP__PS EQU CYREG_PRT1_PS
GimbalP__SHIFT EQU 3

/* GimbalT */
GimbalT__0__DM__MASK EQU 0x1C0
GimbalT__0__DM__SHIFT EQU 6
GimbalT__0__DR EQU CYREG_PRT1_DR
GimbalT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GimbalT__0__HSIOM_MASK EQU 0x00000F00
GimbalT__0__HSIOM_SHIFT EQU 8
GimbalT__0__INTCFG EQU CYREG_PRT1_INTCFG
GimbalT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalT__0__MASK EQU 0x04
GimbalT__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
GimbalT__0__OUT_SEL_SHIFT EQU 4
GimbalT__0__OUT_SEL_VAL EQU 0
GimbalT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalT__0__PC EQU CYREG_PRT1_PC
GimbalT__0__PC2 EQU CYREG_PRT1_PC2
GimbalT__0__PORT EQU 1
GimbalT__0__PS EQU CYREG_PRT1_PS
GimbalT__0__SHIFT EQU 2
GimbalT__DR EQU CYREG_PRT1_DR
GimbalT__INTCFG EQU CYREG_PRT1_INTCFG
GimbalT__INTSTAT EQU CYREG_PRT1_INTSTAT
GimbalT__MASK EQU 0x04
GimbalT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GimbalT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GimbalT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GimbalT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GimbalT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GimbalT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GimbalT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GimbalT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GimbalT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GimbalT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GimbalT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GimbalT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GimbalT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GimbalT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GimbalT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GimbalT__PC EQU CYREG_PRT1_PC
GimbalT__PC2 EQU CYREG_PRT1_PC2
GimbalT__PORT EQU 1
GimbalT__PS EQU CYREG_PRT1_PS
GimbalT__SHIFT EQU 2

/* ISRUART */
ISRUART__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISRUART__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISRUART__INTC_MASK EQU 0x400
ISRUART__INTC_NUMBER EQU 10
ISRUART__INTC_PRIOR_MASK EQU 0xC00000
ISRUART__INTC_PRIOR_NUM EQU 3
ISRUART__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ISRUART__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISRUART__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* L_Servo */
L_Servo__0__DM__MASK EQU 0x07
L_Servo__0__DM__SHIFT EQU 0
L_Servo__0__DR EQU CYREG_PRT1_DR
L_Servo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
L_Servo__0__HSIOM_MASK EQU 0x0000000F
L_Servo__0__HSIOM_SHIFT EQU 0
L_Servo__0__INTCFG EQU CYREG_PRT1_INTCFG
L_Servo__0__INTSTAT EQU CYREG_PRT1_INTSTAT
L_Servo__0__MASK EQU 0x01
L_Servo__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
L_Servo__0__OUT_SEL_SHIFT EQU 0
L_Servo__0__OUT_SEL_VAL EQU 1
L_Servo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L_Servo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L_Servo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L_Servo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L_Servo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L_Servo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L_Servo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L_Servo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L_Servo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L_Servo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L_Servo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L_Servo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L_Servo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L_Servo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L_Servo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L_Servo__0__PC EQU CYREG_PRT1_PC
L_Servo__0__PC2 EQU CYREG_PRT1_PC2
L_Servo__0__PORT EQU 1
L_Servo__0__PS EQU CYREG_PRT1_PS
L_Servo__0__SHIFT EQU 0
L_Servo__DR EQU CYREG_PRT1_DR
L_Servo__INTCFG EQU CYREG_PRT1_INTCFG
L_Servo__INTSTAT EQU CYREG_PRT1_INTSTAT
L_Servo__MASK EQU 0x01
L_Servo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
L_Servo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
L_Servo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
L_Servo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
L_Servo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
L_Servo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
L_Servo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
L_Servo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
L_Servo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
L_Servo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
L_Servo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
L_Servo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
L_Servo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
L_Servo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
L_Servo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
L_Servo__PC EQU CYREG_PRT1_PC
L_Servo__PC2 EQU CYREG_PRT1_PC2
L_Servo__PORT EQU 1
L_Servo__PS EQU CYREG_PRT1_PS
L_Servo__SHIFT EQU 0

/* R_Servo */
R_Servo__0__DM__MASK EQU 0xE00000
R_Servo__0__DM__SHIFT EQU 21
R_Servo__0__DR EQU CYREG_PRT1_DR
R_Servo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R_Servo__0__HSIOM_MASK EQU 0xF0000000
R_Servo__0__HSIOM_SHIFT EQU 28
R_Servo__0__INTCFG EQU CYREG_PRT1_INTCFG
R_Servo__0__INTSTAT EQU CYREG_PRT1_INTSTAT
R_Servo__0__MASK EQU 0x80
R_Servo__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
R_Servo__0__OUT_SEL_SHIFT EQU 14
R_Servo__0__OUT_SEL_VAL EQU 0
R_Servo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_Servo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_Servo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_Servo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_Servo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_Servo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_Servo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_Servo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_Servo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_Servo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_Servo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_Servo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_Servo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_Servo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_Servo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_Servo__0__PC EQU CYREG_PRT1_PC
R_Servo__0__PC2 EQU CYREG_PRT1_PC2
R_Servo__0__PORT EQU 1
R_Servo__0__PS EQU CYREG_PRT1_PS
R_Servo__0__SHIFT EQU 7
R_Servo__DR EQU CYREG_PRT1_DR
R_Servo__INTCFG EQU CYREG_PRT1_INTCFG
R_Servo__INTSTAT EQU CYREG_PRT1_INTSTAT
R_Servo__MASK EQU 0x80
R_Servo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_Servo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_Servo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_Servo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_Servo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_Servo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_Servo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_Servo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_Servo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_Servo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_Servo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_Servo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_Servo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_Servo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_Servo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_Servo__PC EQU CYREG_PRT1_PC
R_Servo__PC2 EQU CYREG_PRT1_PC2
R_Servo__PORT EQU 1
R_Servo__PS EQU CYREG_PRT1_PS
R_Servo__SHIFT EQU 7

/* Servo_isr */
Servo_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Servo_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Servo_isr__INTC_MASK EQU 0x20000
Servo_isr__INTC_NUMBER EQU 17
Servo_isr__INTC_PRIOR_MASK EQU 0xC000
Servo_isr__INTC_PRIOR_NUM EQU 3
Servo_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Servo_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Servo_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SignalSel */
SignalSel_Sync_ctrl_reg__0__MASK EQU 0x01
SignalSel_Sync_ctrl_reg__0__POS EQU 0
SignalSel_Sync_ctrl_reg__1__MASK EQU 0x02
SignalSel_Sync_ctrl_reg__1__POS EQU 1
SignalSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SignalSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
SignalSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
SignalSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
SignalSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
SignalSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
SignalSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
SignalSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
SignalSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
SignalSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SignalSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
SignalSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SignalSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
SignalSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
SignalSel_Sync_ctrl_reg__MASK EQU 0x03
SignalSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SignalSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
SignalSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* InputValue */
InputValue_Sync_ctrl_reg__0__MASK EQU 0x01
InputValue_Sync_ctrl_reg__0__POS EQU 0
InputValue_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
InputValue_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
InputValue_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
InputValue_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
InputValue_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
InputValue_Sync_ctrl_reg__MASK EQU 0x01
InputValue_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
InputValue_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
InputValue_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

/* SignalGenerator_cy_m0s8_tcpwm_1 */
SignalGenerator_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
SignalGenerator_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
SignalGenerator_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
SignalGenerator_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
SignalGenerator_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
SignalGenerator_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
SignalGenerator_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
SignalGenerator_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
SignalGenerator_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
SignalGenerator_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
SignalGenerator_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
SignalGenerator_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
SignalGenerator_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
SignalGenerator_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
SignalGenerator_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
