$date
	Wed Feb  7 13:18:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mod_Add_tb $end
$var wire 48 ! B [47:0] $end
$var reg 48 " A [47:0] $end
$var reg 48 # M [47:0] $end
$var reg 48 $ q [47:0] $end
$scope module mod_add $end
$var wire 48 % A [47:0] $end
$var wire 48 & M [47:0] $end
$var wire 48 ' q [47:0] $end
$var reg 49 ( Add [48:0] $end
$var reg 48 ) B [47:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101000100110000001101111010010100000110100010110 )
b101000100110000001101111010010100000110100010110 (
b111111111111111111111111111111111111110111110001 '
b100001011111011111110111110101010010100011011100 &
b111000110100001110111011101001110010000111010 %
b111111111111111111111111111111111111110111110001 $
b100001011111011111110111110101010010100011011100 #
b111000110100001110111011101001110010000111010 "
b101000100110000001101111010010100000110100010110 !
$end
#10000
