--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml GabbunPANG.twx GabbunPANG.ncd -o GabbunPANG.twr
GabbunPANG.pcf -ucf PortMap.ucf

Design file:              GabbunPANG.ncd
Physical constraint file: GabbunPANG.pcf
Device,package,speed:     xc3s2000,fg456,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
key_in<0>   |    2.950(R)|   -0.757(R)|dclk_25m          |   0.000|
key_in<1>   |    2.878(R)|   -0.671(R)|dclk_25m          |   0.000|
key_in<2>   |    2.833(R)|   -0.619(R)|dclk_25m          |   0.000|
key_in<3>   |    2.800(R)|   -0.580(R)|dclk_25m          |   0.000|
rstb        |    7.717(R)|   -4.331(R)|dclk_25m          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
de          |    7.777(R)|dclk_25m          |   0.000|
lcd<0>      |    9.434(R)|dclk_25m          |   0.000|
lcd<1>      |   10.128(R)|dclk_25m          |   0.000|
lcd<2>      |   12.927(R)|dclk_25m          |   0.000|
lcd<3>      |    9.778(R)|dclk_25m          |   0.000|
lcd<4>      |   11.943(R)|dclk_25m          |   0.000|
lcd<5>      |   10.267(R)|dclk_25m          |   0.000|
lcd<6>      |    9.144(R)|dclk_25m          |   0.000|
lcd<7>      |    9.484(R)|dclk_25m          |   0.000|
lcd<8>      |    9.485(R)|dclk_25m          |   0.000|
lcd<9>      |    9.143(R)|dclk_25m          |   0.000|
lcd<10>     |    8.411(R)|dclk_25m          |   0.000|
lcd<11>     |    8.868(R)|dclk_25m          |   0.000|
lcd<12>     |    8.867(R)|dclk_25m          |   0.000|
lcd<13>     |    8.889(R)|dclk_25m          |   0.000|
lcd<14>     |    9.929(R)|dclk_25m          |   0.000|
lcd<15>     |    9.912(R)|dclk_25m          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.755|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |lcd_clk        |    7.168|
---------------+---------------+---------+


Analysis completed Fri Jun 08 20:09:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



