# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SingleCycleCPU.srcs/sources_1/new/ArithmeticLogicUnit.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/ControllerUnit.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/DataMemory.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/GeneralPurposeRegisters.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/ProgramCounter.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/SignExtendUnit.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
