read_verilog -sv ../top_cyclic_dep.v
proc
write_edif edif.edif
