Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Oct  7 21:10:22 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].processingDiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: genblk1[20].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].processingDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].processingDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].processingDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.620     5.141    genblk1[0].processingDiv/clk
    SLICE_X65Y26         FDRE                                         r  genblk1[0].processingDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  genblk1[0].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.009     6.606    genblk1[0].processingDiv/clkDiv_reg_0
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.730 r  genblk1[0].processingDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.730    genblk1[0].processingDiv/p_0_in
    SLICE_X65Y26         FDRE                                         r  genblk1[0].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.845    genblk1[0].processingDiv/clk
    SLICE_X65Y26         FDRE                                         r  genblk1[0].processingDiv/clkDiv_reg/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.029    15.135    genblk1[0].processingDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].processingDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.583     1.466    genblk1[0].processingDiv/clk
    SLICE_X65Y26         FDRE                                         r  genblk1[0].processingDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  genblk1[0].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.963    genblk1[0].processingDiv/clkDiv_reg_0
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.008 r  genblk1[0].processingDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.008    genblk1[0].processingDiv/p_0_in
    SLICE_X65Y26         FDRE                                         r  genblk1[0].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.851     1.978    genblk1[0].processingDiv/clk
    SLICE_X65Y26         FDRE                                         r  genblk1[0].processingDiv/clkDiv_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.557    genblk1[0].processingDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   genblk1[0].processingDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   genblk1[0].processingDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   genblk1[0].processingDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   genblk1[0].processingDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   genblk1[0].processingDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.316ns (59.145%)  route 2.981ns (40.855%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[1]/Q
                         net (fo=10, routed)          1.024     1.480    q7seg/ps[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.149     1.629 r  q7seg/pos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.957     3.586    pos_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.297 r  pos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.297    pos[0]
    U2                                                                r  pos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.286ns  (logic 4.344ns (59.630%)  route 2.941ns (40.370%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[1]/Q
                         net (fo=10, routed)          1.019     1.475    q7seg/segDecode/Q[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.154     1.629 r  q7seg/segDecode/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     3.551    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     7.286 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.286    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.336ns (60.107%)  route 2.878ns (39.893%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=11, routed)          1.017     1.473    q7seg/segDecode/Q[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.152     1.625 r  q7seg/segDecode/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861     3.486    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.214 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.214    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.333ns (61.643%)  route 2.696ns (38.357%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=11, routed)          0.889     1.345    q7seg/ps[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.497 r  q7seg/pos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.304    pos_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.029 r  pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.029    pos[2]
    V4                                                                r  pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 4.084ns (58.274%)  route 2.925ns (41.726%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[1]/Q
                         net (fo=10, routed)          1.019     1.475    q7seg/segDecode/Q[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.599 r  q7seg/segDecode/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     3.505    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.009 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.009    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.819ns  (logic 4.079ns (59.818%)  route 2.740ns (40.182%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=11, routed)          0.889     1.345    q7seg/ps[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.469 r  q7seg/pos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     3.320    pos_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.819 r  pos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.819    pos[1]
    U4                                                                r  pos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 4.116ns (60.406%)  route 2.698ns (39.594%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=11, routed)          1.017     1.473    q7seg/segDecode/Q[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.597 r  q7seg/segDecode/segments_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.680     3.278    segments_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.813 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.813    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 4.115ns (60.531%)  route 2.683ns (39.469%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[1]/Q
                         net (fo=10, routed)          1.024     1.480    q7seg/ps[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.604 r  q7seg/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     3.263    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.798 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.798    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 4.091ns (60.250%)  route 2.699ns (39.750%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=11, routed)          1.017     1.473    q7seg/segDecode/Q[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.597 r  q7seg/segDecode/segments_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.682     3.279    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.790 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.790    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 4.090ns (62.863%)  route 2.416ns (37.137%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=11, routed)          0.891     1.347    q7seg/ps[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.471 r  q7seg/pos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     2.996    pos_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.507 r  pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.507    pos[3]
    W4                                                                r  pos[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[10].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  genblk1[10].processingDiv/clkDiv_reg/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[10].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[10].processingDiv/clkDiv_reg_0
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[10].processingDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    genblk1[10].processingDiv/clkDiv_i_1__9_n_0
    SLICE_X63Y24         FDRE                                         r  genblk1[10].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[13].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[13].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  genblk1[13].processingDiv/clkDiv_reg/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[13].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[13].processingDiv/clkDiv_reg_0
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[13].processingDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    genblk1[13].processingDiv/clkDiv_i_1__12_n_0
    SLICE_X65Y23         FDRE                                         r  genblk1[13].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[19].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[19].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  genblk1[19].processingDiv/clkDiv_reg/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[19].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[19].processingDiv/clkDiv_reg_0
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[19].processingDiv/clkDiv_i_1__18/O
                         net (fo=1, routed)           0.000     0.354    genblk1[19].processingDiv/clkDiv_i_1__18_n_0
    SLICE_X63Y25         FDRE                                         r  genblk1[19].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE                         0.000     0.000 r  genblk1[4].processingDiv/clkDiv_reg/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].processingDiv/clkDiv_reg_0
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].processingDiv/clkDiv_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].processingDiv/clkDiv_i_1__3_n_0
    SLICE_X61Y26         FDRE                                         r  genblk1[4].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  genblk1[5].processingDiv/clkDiv_reg/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[5].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[5].processingDiv/clkDiv_reg_0
    SLICE_X61Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[5].processingDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    genblk1[5].processingDiv/clkDiv_i_1__4_n_0
    SLICE_X61Y25         FDRE                                         r  genblk1[5].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[6].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  genblk1[6].processingDiv/clkDiv_reg/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[6].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[6].processingDiv/clkDiv_reg_0
    SLICE_X59Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[6].processingDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    genblk1[6].processingDiv/clkDiv_i_1__5_n_0
    SLICE_X59Y25         FDRE                                         r  genblk1[6].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[7].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  genblk1[7].processingDiv/clkDiv_reg/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[7].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[7].processingDiv/clkDiv_reg_0
    SLICE_X59Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[7].processingDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    genblk1[7].processingDiv/clkDiv_i_1__6_n_0
    SLICE_X59Y24         FDRE                                         r  genblk1[7].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[8].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[8].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  genblk1[8].processingDiv/clkDiv_reg/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[8].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[8].processingDiv/clkDiv_reg_0
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[8].processingDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    genblk1[8].processingDiv/clkDiv_i_1__7_n_0
    SLICE_X61Y24         FDRE                                         r  genblk1[8].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  genblk1[12].processingDiv/clkDiv_reg/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[12].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[12].processingDiv/clkDiv_reg_0
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[12].processingDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.371    genblk1[12].processingDiv/clkDiv_i_1__11_n_0
    SLICE_X62Y23         FDRE                                         r  genblk1[12].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].processingDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].processingDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  genblk1[3].processingDiv/clkDiv_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[3].processingDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[3].processingDiv/clkDiv_reg_0
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[3].processingDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.371    genblk1[3].processingDiv/clkDiv_i_1__2_n_0
    SLICE_X62Y26         FDRE                                         r  genblk1[3].processingDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





