// Seed: 2741147676
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0][-1] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5["" : 1],
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  inout wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_9;
  ;
  wire id_10;
  ;
endmodule
