// Seed: 4153365065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = ~id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    output tri0 id_3
);
  assign id_3 = id_2;
  always @(1) begin
    id_1 <= 1;
  end
  id_5(
      .id_0(1'b0), .id_1(1), .id_2(id_0), .id_3(1 ^ ""), .id_4(1), .id_5(1), .id_6(1)
  );
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  wire id_7 = id_6;
  assign id_1 = 1;
endmodule
