# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o verilator-tb -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench testbench.sv ../provided_modules/nonsynth_clock_gen.sv ../provided_modules/nonsynth_reset_gen.sv counter_up.sv --coverage"
S       407  1193475  1678828444   552002835  1677828747   914227000 "../provided_modules/nonsynth_clock_gen.sv"
S      3184  1193476  1678828444   556002900  1677828747   914227000 "../provided_modules/nonsynth_reset_gen.sv"
S  12052368   134594  1672876007    11909587  1672798791           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S       716  1193470  1678828291   100971439  1678306377   894498000 "counter_up.sv"
T      5112  1193564  1678829457   179553899  1678829457   179553899 "obj_dir/Vtestbench.cpp"
T      2977  1193562  1678829457   179553899  1678829457   179553899 "obj_dir/Vtestbench.h"
T      1789  1204961  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench.mk"
T      1680  1193558  1678829457   179553899  1678829457   179553899 "obj_dir/Vtestbench__Syms.cpp"
T      1575  1193560  1678829457   179553899  1678829457   179553899 "obj_dir/Vtestbench__Syms.h"
T      2772  1204958  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench__Trace__0.cpp"
T      7141  1204957  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      2999  1193565  1678829457   179553899  1678829457   179553899 "obj_dir/Vtestbench___024root.h"
T      7557  1204956  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T      8498  1204954  1678829457   183553907  1678829457   183553907 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T     42082  1204955  1678829457   183553907  1678829457   183553907 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T     26358  1204953  1678829457   183553907  1678829457   183553907 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T      1596  1204952  1678829457   183553907  1678829457   183553907 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009  1204959  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench__main.cpp"
T       774  1204962  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench__ver.d"
T         0        0  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench__verFiles.dat"
T      1799  1204960  1678829457   187553916  1678829457   187553916 "obj_dir/Vtestbench_classes.mk"
S      3067  1193695  1678829454   215548064  1678829454   215548064 "testbench.sv"
