extern MeshHeader2 _hylia_labo_room_0_meshHeader_000000C0;
extern MeshEntry2 _hylia_labo_room_0_meshDListEntry_000000CC[19];
extern Gfx _hylia_labo_room_0_dlist_00007460[];
extern Vtx_t _hylia_labo_room_0_vertices_00007020[32];
extern Vtx_t _hylia_labo_room_0_vertices_00007220[28];
extern Vtx_t _hylia_labo_room_0_vertices_000073E0[8];
extern Gfx _hylia_labo_room_0_dlist_00002318[];
extern Vtx_t _hylia_labo_room_0_vertices_00001EE8[8];
extern Vtx_t _hylia_labo_room_0_vertices_00001F68[16];
extern Vtx_t _hylia_labo_room_0_vertices_00002068[4];
extern Vtx_t _hylia_labo_room_0_vertices_000020A8[8];
extern Vtx_t _hylia_labo_room_0_vertices_00002128[8];
extern Vtx_t _hylia_labo_room_0_vertices_000021A8[8];
extern Vtx_t _hylia_labo_room_0_vertices_00002228[7];
extern Vtx_t _hylia_labo_room_0_vertices_00002298[8];
extern Gfx _hylia_labo_room_0_dlist_00003500[];
extern Vtx_t _hylia_labo_room_0_vertices_00002C20[20];
extern Vtx_t _hylia_labo_room_0_vertices_00002D60[32];
extern Vtx_t _hylia_labo_room_0_vertices_00002F60[63];
extern Vtx_t _hylia_labo_room_0_vertices_00003350[10];
extern Vtx_t _hylia_labo_room_0_vertices_000033F0[9];
extern Vtx_t _hylia_labo_room_0_vertices_00003480[8];
#define _hylia_labo_room_0_vertices_00003150 ((u32)_hylia_labo_room_0_vertices_00002F60 + 0x000001F0)
extern Gfx _hylia_labo_room_0_dlist_00001E10[];
extern Vtx_t _hylia_labo_room_0_vertices_00001CC0[13];
extern Vtx_t _hylia_labo_room_0_vertices_00001D90[8];
extern Gfx _hylia_labo_room_0_dlist_00006CE0[];
extern Vtx_t _hylia_labo_room_0_vertices_00006070[32];
extern Vtx_t _hylia_labo_room_0_vertices_00006270[32];
extern Vtx_t _hylia_labo_room_0_vertices_00006470[32];
extern Vtx_t _hylia_labo_room_0_vertices_00006670[32];
extern Vtx_t _hylia_labo_room_0_vertices_00006870[6];
extern Vtx_t _hylia_labo_room_0_vertices_000068D0[32];
extern Vtx_t _hylia_labo_room_0_vertices_00006AD0[8];
extern Vtx_t _hylia_labo_room_0_vertices_00006B50[9];
extern Vtx_t _hylia_labo_room_0_vertices_00006BE0[8];
extern Vtx_t _hylia_labo_room_0_vertices_00006C60[8];
extern Gfx _hylia_labo_room_0_dlist_00002A30[];
extern Vtx_t _hylia_labo_room_0_vertices_00002620[35];
extern Vtx_t _hylia_labo_room_0_vertices_00002850[8];
extern Vtx_t _hylia_labo_room_0_vertices_000028D0[8];
extern Vtx_t _hylia_labo_room_0_vertices_00002950[6];
extern Vtx_t _hylia_labo_room_0_vertices_000029B0[8];
#define _hylia_labo_room_0_vertices_00002810 ((u32)_hylia_labo_room_0_vertices_00002620 + 0x000001F0)
extern Gfx _hylia_labo_room_0_dlist_00001500[];
extern Vtx_t _hylia_labo_room_0_vertices_00001440[4];
extern Vtx_t _hylia_labo_room_0_vertices_00001480[8];
extern Gfx _hylia_labo_room_0_dlist_00000AC0[];
extern Vtx_t _hylia_labo_room_0_vertices_00000340[8];
extern Vtx_t _hylia_labo_room_0_vertices_000003C0[4];
extern Vtx_t _hylia_labo_room_0_vertices_00000400[14];
extern Vtx_t _hylia_labo_room_0_vertices_000004E0[4];
extern Vtx_t _hylia_labo_room_0_vertices_00000520[8];
extern Vtx_t _hylia_labo_room_0_vertices_000005A0[4];
extern Vtx_t _hylia_labo_room_0_vertices_000005E0[4];
extern Vtx_t _hylia_labo_room_0_vertices_00000620[6];
extern Vtx_t _hylia_labo_room_0_vertices_00000680[4];
extern Vtx_t _hylia_labo_room_0_vertices_000006C0[8];
extern Vtx_t _hylia_labo_room_0_vertices_00000740[17];
extern Vtx_t _hylia_labo_room_0_vertices_00000850[20];
extern Vtx_t _hylia_labo_room_0_vertices_00000990[11];
extern Vtx_t _hylia_labo_room_0_vertices_00000A40[8];
extern Gfx _hylia_labo_room_0_dlist_00005120[];
extern Vtx_t _hylia_labo_room_0_vertices_00004C00[28];
extern Vtx_t _hylia_labo_room_0_vertices_00004DC0[8];
extern Vtx_t _hylia_labo_room_0_vertices_00004E40[18];
extern Vtx_t _hylia_labo_room_0_vertices_00004F60[12];
extern Vtx_t _hylia_labo_room_0_vertices_00005020[8];
extern Vtx_t _hylia_labo_room_0_vertices_000050A0[8];
extern Gfx _hylia_labo_room_0_dlist_00001318[];
extern Vtx_t _hylia_labo_room_0_vertices_00000FD8[12];
extern Vtx_t _hylia_labo_room_0_vertices_00001098[32];
extern Vtx_t _hylia_labo_room_0_vertices_00001298[8];
extern Gfx _hylia_labo_room_0_dlist_00005738[];
extern Vtx_t _hylia_labo_room_0_vertices_000053B8[16];
extern Vtx_t _hylia_labo_room_0_vertices_000054B8[16];
extern Vtx_t _hylia_labo_room_0_vertices_000055B8[16];
extern Vtx_t _hylia_labo_room_0_vertices_000056B8[8];
extern Gfx _hylia_labo_room_0_dlist_00003C80[];
extern Vtx_t _hylia_labo_room_0_vertices_00003AE0[18];
extern Vtx_t _hylia_labo_room_0_vertices_00003C00[8];
extern Gfx _hylia_labo_room_0_dlist_00001AB8[];
extern Vtx_t _hylia_labo_room_0_vertices_000015B8[32];
extern Vtx_t _hylia_labo_room_0_vertices_000017B8[28];
extern Vtx_t _hylia_labo_room_0_vertices_00001978[8];
extern Vtx_t _hylia_labo_room_0_vertices_000019F8[4];
extern Vtx_t _hylia_labo_room_0_vertices_00001A38[8];
extern Gfx _hylia_labo_room_0_dlist_000002C0[];
extern Vtx_t _hylia_labo_room_0_vertices_00000200[4];
extern Vtx_t _hylia_labo_room_0_vertices_00000240[8];
extern Gfx _hylia_labo_room_0_dlist_000039F0[];
extern Vtx_t _hylia_labo_room_0_vertices_000037C0[27];
extern Vtx_t _hylia_labo_room_0_vertices_00003970[8];
extern Gfx _hylia_labo_room_0_dlist_00005F20[];
extern Vtx_t _hylia_labo_room_0_vertices_00005B60[32];
extern Vtx_t _hylia_labo_room_0_vertices_00005D60[8];
extern Vtx_t _hylia_labo_room_0_vertices_00005DE0[12];
extern Vtx_t _hylia_labo_room_0_vertices_00005EA0[8];
extern Gfx _hylia_labo_room_0_dlist_00004610[];
extern Vtx_t _hylia_labo_room_0_vertices_00004200[32];
extern Vtx_t _hylia_labo_room_0_vertices_00004400[25];
extern Vtx_t _hylia_labo_room_0_vertices_00004590[8];
extern Gfx _hylia_labo_room_0_dlist_000048B0[];
extern Vtx_t _hylia_labo_room_0_vertices_00004790[10];
extern Vtx_t _hylia_labo_room_0_vertices_00004830[8];
extern Gfx _hylia_labo_room_0_dlist_00004A80[];
extern Vtx_t _hylia_labo_room_0_vertices_000049C0[4];
extern Vtx_t _hylia_labo_room_0_vertices_00004A00[8];
extern Gfx _hylia_labo_room_0_dlist_00005A38[];
extern Vtx_t _hylia_labo_room_0_vertices_000058A8[6];
extern Vtx_t _hylia_labo_room_0_vertices_00005908[11];
extern Vtx_t _hylia_labo_room_0_vertices_000059B8[8];
extern Gfx _hylia_labo_room_0_dlist_000040E0[];
extern Vtx_t _hylia_labo_room_0_vertices_00003D80[32];
extern Vtx_t _hylia_labo_room_0_vertices_00003F80[14];
extern Vtx_t _hylia_labo_room_0_vertices_00004060[8];
s16 _hylia_labo_room_0_objectList_00000040[];
extern ActorEntry _hylia_labo_room_0_actorList_00000048[7];

extern SCmdEchoSettings _hylia_labo_room_0_set0000_cmd00;
extern SCmdRoomBehavior _hylia_labo_room_0_set0000_cmd01;
extern SCmdSkyboxDisables _hylia_labo_room_0_set0000_cmd02;
extern SCmdTimeSettings _hylia_labo_room_0_set0000_cmd03;
extern SCmdMesh _hylia_labo_room_0_set0000_cmd04;
extern SCmdObjectList _hylia_labo_room_0_set0000_cmd05;
extern SCmdActorList _hylia_labo_room_0_set0030_cmd06;
extern SCmdEndMarker _hylia_labo_room_0_set0000_cmd07;





extern SCmdEchoSettings _hylia_labo_room_0_set0000_cmd00;

extern SCmdRoomBehavior _hylia_labo_room_0_set0000_cmd01;

extern SCmdSkyboxDisables _hylia_labo_room_0_set0000_cmd02;

extern SCmdTimeSettings _hylia_labo_room_0_set0000_cmd03;

extern SCmdMesh _hylia_labo_room_0_set0000_cmd04;

extern SCmdObjectList _hylia_labo_room_0_set0000_cmd05;

extern SCmdActorList _hylia_labo_room_0_set0030_cmd06;

extern SCmdEndMarker _hylia_labo_room_0_set0000_cmd07;























