# FPGA & Verilog University Labs

–í —ç—Ç–æ–º —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–∏ —Å–æ–±—Ä–∞–Ω—ã –º–æ–∏ –ª–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã–µ —Ä–∞–±–æ—Ç—ã –ø–æ –∫—É—Ä—Å—É "–ü—Ä–æ–≥—Ä–∞–º–º–∏—Ä—É–µ–º—ã–µ –∏–Ω—Ç–µ–≥—Ä–∞–ª—å–Ω—ã–µ —Å—Ö–µ–º—ã" (–ü–õ–ò–°).
–ü—Ä–æ–µ–∫—Ç—ã –≤—ã–ø–æ–ª–Ω–µ–Ω—ã –Ω–∞ —è–∑—ã–∫–µ **Verilog** –≤ —Å—Ä–µ–¥–µ —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏ **Xilinx Vivado**.

**–ò–Ω—Å—Ç—Ä—É–º–µ–Ω—Ç—ã:**
*   **IDE:** Vivado 20xx.x
*   **–Ø–∑—ã–∫:** Verilog HDL
*   **–ü–ª–∞—Ç–∞:** Virtex-7 FPGA

---
## üìÇ –°–æ–¥–µ—Ä–∂–∞–Ω–∏–µ

### [Lab 1: –ü–†–ò–ú–ò–¢–ò–í–´ LUT] (./Lab1)
**–û–ø–∏—Å–∞–Ω–∏–µ:** –†–µ–∞–ª–∏–∑–∞—Ü–∏—è —Å–ª–æ–∂–Ω–æ–π –±—É–ª–µ–≤–æ–π —Ñ—É–Ω–∫—Ü–∏–∏ F = X * /Y + /(/Z * K + /L + N) –¥–≤—É–º—è —Å–ø–æ—Å–æ–±–∞–º–∏:
* Behavioral: –ü–æ–≤–µ–¥–µ–Ω—á–µ—Å–∫–æ–µ –æ–ø–∏—Å–∞–Ω–∏–µ —Å –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ–º –æ–ø–µ—Ä–∞—Ç–æ—Ä–æ–≤ Verilog.
* Structural: –ü—Ä—è–º–æ–µ –∏–Ω—Å—Ç–∞–Ω—Ü–∏—Ä–æ–≤–∞–Ω–∏–µ –ø—Ä–∏–º–∏—Ç–∏–≤–æ–≤ LUT2, LUT6 (Look-Up Tables).

### [Lab 2: –ú–û–î–£–õ–¨ PLL] (./Lab2)
**–û–ø–∏—Å–∞–Ω–∏–µ:** –ù–∞—Å—Ç—Ä–æ–π–∫–∞ –∏ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –∞–ø–ø–∞—Ä–∞—Ç–Ω–æ–≥–æ –±–ª–æ–∫–∞ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è —Ç–∞–∫—Ç–æ–≤–æ–π —á–∞—Å—Ç–æ—Ç–æ–π MMCME2_BASE (Mixed-Mode Clock Manager).

### [Lab 3: –ê–í–¢–û–ú–ê–¢, –î–†–ï–ë–ï–ó–ì –ò –ö–ù–û–ü–ö–ò] (./Lab3)
**–û–ø–∏—Å–∞–Ω–∏–µ:** –†–∞–∑—Ä–∞–±–æ—Ç–∫–∞ –º–æ–¥—É–ª—è –æ–±—Ä–∞–±–æ—Ç–∫–∏ –Ω–∞–∂–∞—Ç–∏–π –∫–Ω–æ–ø–æ–∫ –∏ —É–ø—Ä–∞–≤–ª—è—é—â–µ–≥–æ –∫–æ–Ω–µ—á–Ω–æ–≥–æ –∞–≤—Ç–æ–º–∞—Ç–∞.

### [Lab 4: –†–ê–ë–û–¢–ê –° –î–ò–°–ü–õ–ï–ï–ú] (./Lab4)
**–û–ø–∏—Å–∞–Ω–∏–µ:** –§–∏–Ω–∞–ª—å–Ω—ã–π –ø—Ä–æ–µ–∫—Ç, –æ–±—ä–µ–¥–∏–Ω—è—é—â–∏–π –Ω–∞—Ä–∞–±–æ—Ç–∫–∏ –≤—Å–µ—Ö –ø—Ä–µ–¥—ã–¥—É—â–∏—Ö –ª–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã—Ö. –ù–∞–ø–∏—Å–∞–Ω –º–æ–¥—É–ª—å –¥–ª—è —Å–∏–º–≤–æ–ª—å–Ω–æ–≥–æ –¥–∏—Å–ø–ª–µ—è LCD1602.

---

## üõ† –ö–∞–∫ –∑–∞–ø—É—Å—Ç–∏—Ç—å
–î–ª—è –ø—Ä–æ–≤–µ—Ä–∫–∏ –∫–æ–¥–∞ –º–æ–∂–Ω–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å –ª—é–±–æ–π —Å–∏–º—É–ª—è—Ç–æ—Ä Verilog (–Ω–∞–ø—Ä–∏–º–µ—Ä, Vivado Simulator, ModelSim –∏–ª–∏ Icarus Verilog).
–ò—Å—Ö–æ–¥–Ω—ã–µ —Ñ–∞–π–ª—ã –Ω–∞—Ö–æ–¥—è—Ç—Å—è –≤ —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤—É—é—â–∏—Ö –ø–∞–ø–∫–∞—Ö.
