part=xcvc1902-vsva2197-2MP-e-S

[hls]
clock=3.333ns
flow_target=vitis
syn.file=/group/bcapps/sven/project/giten/fix_regression/Vitis-Tutorials1/Vitis_Platform_Creation/Design_Tutorials/03_Edge_VCK190/ref_files/aie_sys_design_s2mm/src/s2mm.cpp
syn.file_cflags=/group/bcapps/sven/project/giten/fix_regression/Vitis-Tutorials1/Vitis_Platform_Creation/Design_Tutorials/03_Edge_VCK190/ref_files/aie_sys_design_s2mm/src/s2mm.cpp,-g -I/group/bcapps/sven/project/giten/fix_regression/Vitis-Tutorials1/Vitis_Platform_Creation/Design_Tutorials/03_Edge_VCK190/ref_files/aie_sys_design_common/src
syn.top=s2mm
package.ip.name=s2mm
package.output.format=xo
syn.dataflow.strict_mode=warning
syn.debug.enable=1
syn.interface.m_axi_addr64=1
syn.interface.m_axi_auto_max_ports=0
syn.interface.m_axi_conservative_mode=1
syn.rtl.deadlock_detection=sim
syn.rtl.kernel_profile=1
package.output.syn=true