design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/mcu_soc,soc_top,RUN_2025.12.19_01.18.02,flow completed,0h0m40s0ms,0h0m26s0ms,697115.3846153845,0.0064,4531.25,-1,9.71556,486.22,20,0,0,0,0,0,0,0,0,0,0,0,568,140,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,528366.0,0.0,2.39,3.47,0.52,1.37,0.0,29,314,25,309,0,0,0,10,0,2,1,1,1,0,0,3,5,5,3,303,57,0,76,29,465,3915.0048,5.88e-05,9.49e-06,2.3e-07,7.31e-05,1.22e-05,2.91e-08,8.43e-05,1.45e-05,2.93e-08,0.62,20.0,50.0,20.0,1.0,0.65,14.280,17.135,0.3,1,10,0.1065,0,sky130_fd_sc_hd,AREA 0
