
RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003374  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003480  08003480  00013480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800350c  0800350c  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  0800350c  0800350c  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800350c  0800350c  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800350c  0800350c  0001350c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003510  08003510  00013510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  08003514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  2000009c  080035b0  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  080035b0  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY
 13 .debug_info   000060b2  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e15  00000000  00000000  000261ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007b8  00000000  00000000  00027fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000590  00000000  00000000  00028788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001789c  00000000  00000000  00028d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009696  00000000  00000000  000405b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083770  00000000  00000000  00049c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000020f0  00000000  00000000  000cd3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000cf4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003468 	.word	0x08003468

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08003468 	.word	0x08003468

0800014c <MGPIO_voidInitPortPin>:

static void MGPIO_voidConfgPin_Mode(GPIO_t *GPIOx , uint8_t Copy_u8Pin , uint8_t Copy_u8Mode);


void MGPIO_voidInitPortPin(GPIO_ConfigType *_gpio)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint8_t Copy_u8Pin  = _gpio->GPIO_PinNumber;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	791b      	ldrb	r3, [r3, #4]
 8000158:	73fb      	strb	r3, [r7, #15]
	uint8_t Copy_u8Mode = _gpio->GPIO_PinMode;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	795b      	ldrb	r3, [r3, #5]
 800015e:	73bb      	strb	r3, [r7, #14]
	if(Copy_u8Pin > 15)
 8000160:	7bfb      	ldrb	r3, [r7, #15]
 8000162:	2b0f      	cmp	r3, #15
 8000164:	d80d      	bhi.n	8000182 <MGPIO_voidInitPortPin+0x36>
	{
		return;
	}
	MGPIO_voidConfgPin_Mode(_gpio->GPIOx , Copy_u8Pin , Copy_u8Mode);
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	7bba      	ldrb	r2, [r7, #14]
 800016c:	7bf9      	ldrb	r1, [r7, #15]
 800016e:	4618      	mov	r0, r3
 8000170:	f000 f80b 	bl	800018a <MGPIO_voidConfgPin_Mode>
	MGPIO_voidWritePortPin(_gpio , _gpio->GPIO_Logic);
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	799b      	ldrb	r3, [r3, #6]
 8000178:	4619      	mov	r1, r3
 800017a:	6878      	ldr	r0, [r7, #4]
 800017c:	f000 f84a 	bl	8000214 <MGPIO_voidWritePortPin>
 8000180:	e000      	b.n	8000184 <MGPIO_voidInitPortPin+0x38>
		return;
 8000182:	bf00      	nop
}
 8000184:	3710      	adds	r7, #16
 8000186:	46bd      	mov	sp, r7
 8000188:	bd80      	pop	{r7, pc}

0800018a <MGPIO_voidConfgPin_Mode>:


static void MGPIO_voidConfgPin_Mode(GPIO_t *GPIOx , uint8_t Copy_u8Pin , uint8_t Copy_u8Mode)
{
 800018a:	b480      	push	{r7}
 800018c:	b083      	sub	sp, #12
 800018e:	af00      	add	r7, sp, #0
 8000190:	6078      	str	r0, [r7, #4]
 8000192:	460b      	mov	r3, r1
 8000194:	70fb      	strb	r3, [r7, #3]
 8000196:	4613      	mov	r3, r2
 8000198:	70bb      	strb	r3, [r7, #2]
	if(Copy_u8Pin > 15)
 800019a:	78fb      	ldrb	r3, [r7, #3]
 800019c:	2b0f      	cmp	r3, #15
 800019e:	d834      	bhi.n	800020a <MGPIO_voidConfgPin_Mode+0x80>
	{
		return;
	}

	if (Copy_u8Pin <= 7)
 80001a0:	78fb      	ldrb	r3, [r7, #3]
 80001a2:	2b07      	cmp	r3, #7
 80001a4:	d815      	bhi.n	80001d2 <MGPIO_voidConfgPin_Mode+0x48>
	{
		/* clear bits */
		GPIOx->CRL &= ~(0xF << Copy_u8Pin*4); /* multiplied *4 because every pin uses 4 bits*/
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	78fa      	ldrb	r2, [r7, #3]
 80001ac:	0092      	lsls	r2, r2, #2
 80001ae:	210f      	movs	r1, #15
 80001b0:	fa01 f202 	lsl.w	r2, r1, r2
 80001b4:	43d2      	mvns	r2, r2
 80001b6:	401a      	ands	r2, r3
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	601a      	str	r2, [r3, #0]
		
		/*Assign needed mode*/
		GPIOx->CRL |= (Copy_u8Mode << Copy_u8Pin*4);
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	78b9      	ldrb	r1, [r7, #2]
 80001c2:	78fa      	ldrb	r2, [r7, #3]
 80001c4:	0092      	lsls	r2, r2, #2
 80001c6:	fa01 f202 	lsl.w	r2, r1, r2
 80001ca:	431a      	orrs	r2, r3
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	601a      	str	r2, [r3, #0]
 80001d0:	e01c      	b.n	800020c <MGPIO_voidConfgPin_Mode+0x82>
	}
	else if(Copy_u8Pin <= 15)
 80001d2:	78fb      	ldrb	r3, [r7, #3]
 80001d4:	2b0f      	cmp	r3, #15
 80001d6:	d819      	bhi.n	800020c <MGPIO_voidConfgPin_Mode+0x82>
	{
		//return pin index to be from p0 to p7
		Copy_u8Pin = Copy_u8Pin - 8;
 80001d8:	78fb      	ldrb	r3, [r7, #3]
 80001da:	3b08      	subs	r3, #8
 80001dc:	70fb      	strb	r3, [r7, #3]
		
		/*clear bits*/
		GPIOx->CRH &= ~(0xF << Copy_u8Pin*4);
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	685b      	ldr	r3, [r3, #4]
 80001e2:	78fa      	ldrb	r2, [r7, #3]
 80001e4:	0092      	lsls	r2, r2, #2
 80001e6:	210f      	movs	r1, #15
 80001e8:	fa01 f202 	lsl.w	r2, r1, r2
 80001ec:	43d2      	mvns	r2, r2
 80001ee:	401a      	ands	r2, r3
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	605a      	str	r2, [r3, #4]
		
		/*Assign needed mode*/
		GPIOx->CRH |= (Copy_u8Mode << Copy_u8Pin*4);
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	78b9      	ldrb	r1, [r7, #2]
 80001fa:	78fa      	ldrb	r2, [r7, #3]
 80001fc:	0092      	lsls	r2, r2, #2
 80001fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000202:	431a      	orrs	r2, r3
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	605a      	str	r2, [r3, #4]
 8000208:	e000      	b.n	800020c <MGPIO_voidConfgPin_Mode+0x82>
		return;
 800020a:	bf00      	nop
	}
}
 800020c:	370c      	adds	r7, #12
 800020e:	46bd      	mov	sp, r7
 8000210:	bc80      	pop	{r7}
 8000212:	4770      	bx	lr

08000214 <MGPIO_voidWritePortPin>:



void MGPIO_voidWritePortPin(GPIO_ConfigType *_gpio , uint8_t Copy_u8Val)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
 800021c:	460b      	mov	r3, r1
 800021e:	70fb      	strb	r3, [r7, #3]
	if(_gpio->GPIO_PinNumber > 15)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	791b      	ldrb	r3, [r3, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d816      	bhi.n	8000256 <MGPIO_voidWritePortPin+0x42>
	{
		return;
	}

	if(Copy_u8Val == GPIO_HIGH)
 8000228:	78fb      	ldrb	r3, [r7, #3]
 800022a:	2b01      	cmp	r3, #1
 800022c:	d109      	bne.n	8000242 <MGPIO_voidWritePortPin+0x2e>
	{
		_gpio->GPIOx->BSRR = 1 << (_gpio->GPIO_PinNumber);
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	461a      	mov	r2, r3
 8000234:	2301      	movs	r3, #1
 8000236:	fa03 f202 	lsl.w	r2, r3, r2
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	611a      	str	r2, [r3, #16]
 8000240:	e00a      	b.n	8000258 <MGPIO_voidWritePortPin+0x44>
	}
	else
	{
		_gpio->GPIOx->BRR  = 1 << (_gpio->GPIO_PinNumber);
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	791b      	ldrb	r3, [r3, #4]
 8000246:	461a      	mov	r2, r3
 8000248:	2301      	movs	r3, #1
 800024a:	fa03 f202 	lsl.w	r2, r3, r2
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	615a      	str	r2, [r3, #20]
 8000254:	e000      	b.n	8000258 <MGPIO_voidWritePortPin+0x44>
		return;
 8000256:	bf00      	nop
	}
}
 8000258:	370c      	adds	r7, #12
 800025a:	46bd      	mov	sp, r7
 800025c:	bc80      	pop	{r7}
 800025e:	4770      	bx	lr

08000260 <lcd_4bit_intialize>:
};



void lcd_4bit_intialize(chr_lcd_4bit_t *lcd)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
	uint8_t l_data_pins_counter = 0;
 8000268:	2300      	movs	r3, #0
 800026a:	73fb      	strb	r3, [r7, #15]
	if(NULL == lcd)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d05e      	beq.n	8000330 <lcd_4bit_intialize+0xd0>
	{
		return;
	}
	else
	{
		lcd->lcd_rs.GPIO_PinMode = GPIO_PIN_GENERAL_PURPOSE_OUTPUT_PUSHPULL_MODE_2MHZ;
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2202      	movs	r2, #2
 8000276:	715a      	strb	r2, [r3, #5]
		lcd->lcd_rw.GPIO_PinMode = GPIO_PIN_GENERAL_PURPOSE_OUTPUT_PUSHPULL_MODE_2MHZ;
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2202      	movs	r2, #2
 800027c:	735a      	strb	r2, [r3, #13]
		lcd->lcd_en.GPIO_PinMode = GPIO_PIN_GENERAL_PURPOSE_OUTPUT_PUSHPULL_MODE_2MHZ;
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2202      	movs	r2, #2
 8000282:	755a      	strb	r2, [r3, #21]

		lcd->lcd_rs.GPIO_Logic = GPIO_LOW;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2200      	movs	r2, #0
 8000288:	719a      	strb	r2, [r3, #6]
		lcd->lcd_rw.GPIO_Logic = GPIO_LOW;
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2200      	movs	r2, #0
 800028e:	739a      	strb	r2, [r3, #14]
		lcd->lcd_en.GPIO_Logic = GPIO_LOW;
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2200      	movs	r2, #0
 8000294:	759a      	strb	r2, [r3, #22]

		MGPIO_voidInitPortPin(&(lcd->lcd_rs));
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	4618      	mov	r0, r3
 800029a:	f7ff ff57 	bl	800014c <MGPIO_voidInitPortPin>
		MGPIO_voidInitPortPin(&(lcd->lcd_rw));
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	3308      	adds	r3, #8
 80002a2:	4618      	mov	r0, r3
 80002a4:	f7ff ff52 	bl	800014c <MGPIO_voidInitPortPin>
		MGPIO_voidInitPortPin(&(lcd->lcd_en));
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	3310      	adds	r3, #16
 80002ac:	4618      	mov	r0, r3
 80002ae:	f7ff ff4d 	bl	800014c <MGPIO_voidInitPortPin>

		for(l_data_pins_counter=0 ; l_data_pins_counter<4 ; l_data_pins_counter++)
 80002b2:	2300      	movs	r3, #0
 80002b4:	73fb      	strb	r3, [r7, #15]
 80002b6:	e018      	b.n	80002ea <lcd_4bit_intialize+0x8a>
		{
			lcd->lcd_data[l_data_pins_counter].GPIO_PinMode = GPIO_PIN_GENERAL_PURPOSE_OUTPUT_PUSHPULL_MODE_2MHZ;
 80002b8:	7bfb      	ldrb	r3, [r7, #15]
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	3303      	adds	r3, #3
 80002be:	00db      	lsls	r3, r3, #3
 80002c0:	4413      	add	r3, r2
 80002c2:	2202      	movs	r2, #2
 80002c4:	715a      	strb	r2, [r3, #5]
			lcd->lcd_data[l_data_pins_counter].GPIO_Logic = GPIO_LOW;
 80002c6:	7bfb      	ldrb	r3, [r7, #15]
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	3303      	adds	r3, #3
 80002cc:	00db      	lsls	r3, r3, #3
 80002ce:	4413      	add	r3, r2
 80002d0:	2200      	movs	r2, #0
 80002d2:	719a      	strb	r2, [r3, #6]
			MGPIO_voidInitPortPin(&(lcd->lcd_data[l_data_pins_counter]));
 80002d4:	7bfb      	ldrb	r3, [r7, #15]
 80002d6:	3303      	adds	r3, #3
 80002d8:	00db      	lsls	r3, r3, #3
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	4413      	add	r3, r2
 80002de:	4618      	mov	r0, r3
 80002e0:	f7ff ff34 	bl	800014c <MGPIO_voidInitPortPin>
		for(l_data_pins_counter=0 ; l_data_pins_counter<4 ; l_data_pins_counter++)
 80002e4:	7bfb      	ldrb	r3, [r7, #15]
 80002e6:	3301      	adds	r3, #1
 80002e8:	73fb      	strb	r3, [r7, #15]
 80002ea:	7bfb      	ldrb	r3, [r7, #15]
 80002ec:	2b03      	cmp	r3, #3
 80002ee:	d9e3      	bls.n	80002b8 <lcd_4bit_intialize+0x58>
		}

		HAL_Delay(20);
 80002f0:	2014      	movs	r0, #20
 80002f2:	f000 fd77 	bl	8000de4 <HAL_Delay>
		lcd_4bit_send_command(lcd, 0x33);
 80002f6:	2133      	movs	r1, #51	; 0x33
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f000 f81d 	bl	8000338 <lcd_4bit_send_command>
		lcd_4bit_send_command(lcd, 0x32);
 80002fe:	2132      	movs	r1, #50	; 0x32
 8000300:	6878      	ldr	r0, [r7, #4]
 8000302:	f000 f819 	bl	8000338 <lcd_4bit_send_command>
		lcd_4bit_send_command(lcd, _LCD_4BIT_MODE_2_LINE);
 8000306:	2128      	movs	r1, #40	; 0x28
 8000308:	6878      	ldr	r0, [r7, #4]
 800030a:	f000 f815 	bl	8000338 <lcd_4bit_send_command>
		lcd_4bit_send_command(lcd, _LCD_DISPLAY_ON_UNDERLINE_OFF_CURSOR_OFF);
 800030e:	210c      	movs	r1, #12
 8000310:	6878      	ldr	r0, [r7, #4]
 8000312:	f000 f811 	bl	8000338 <lcd_4bit_send_command>
		lcd_4bit_send_command(lcd, _LCD_ENTRY_MODE_INC_SHIFT_OFF);
 8000316:	2106      	movs	r1, #6
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f000 f80d 	bl	8000338 <lcd_4bit_send_command>
		lcd_4bit_send_command(lcd, _LCD_DDRAM_START);
 800031e:	2180      	movs	r1, #128	; 0x80
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f000 f809 	bl	8000338 <lcd_4bit_send_command>
		lcd_4bit_send_command(lcd, _LCD_CLEAR);
 8000326:	2101      	movs	r1, #1
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f000 f805 	bl	8000338 <lcd_4bit_send_command>
 800032e:	e000      	b.n	8000332 <lcd_4bit_intialize+0xd2>
		return;
 8000330:	bf00      	nop
	}
}
 8000332:	3710      	adds	r7, #16
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}

08000338 <lcd_4bit_send_command>:

void lcd_4bit_send_command(chr_lcd_4bit_t *lcd, uint8_t command)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]
	if(NULL == lcd)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d01d      	beq.n	8000386 <lcd_4bit_send_command+0x4e>
	{
		return;
	}
	else
	{
		MGPIO_voidWritePortPin(&(lcd->lcd_rs), GPIO_LOW);
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f7ff ff60 	bl	8000214 <MGPIO_voidWritePortPin>
		MGPIO_voidWritePortPin(&(lcd->lcd_rw), GPIO_LOW);
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	3308      	adds	r3, #8
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f7ff ff5a 	bl	8000214 <MGPIO_voidWritePortPin>
		lcd_send_4bits(lcd, command >> 4);
 8000360:	78fb      	ldrb	r3, [r7, #3]
 8000362:	091b      	lsrs	r3, r3, #4
 8000364:	b2db      	uxtb	r3, r3
 8000366:	4619      	mov	r1, r3
 8000368:	6878      	ldr	r0, [r7, #4]
 800036a:	f000 f8af 	bl	80004cc <lcd_send_4bits>
		lcd_4bit_send_enable_signal(lcd);
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f000 f8e8 	bl	8000544 <lcd_4bit_send_enable_signal>
		lcd_send_4bits(lcd, command);
 8000374:	78fb      	ldrb	r3, [r7, #3]
 8000376:	4619      	mov	r1, r3
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f000 f8a7 	bl	80004cc <lcd_send_4bits>
		lcd_4bit_send_enable_signal(lcd);
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f000 f8e0 	bl	8000544 <lcd_4bit_send_enable_signal>
 8000384:	e000      	b.n	8000388 <lcd_4bit_send_command+0x50>
		return;
 8000386:	bf00      	nop
	}
}
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}

0800038e <lcd_4bit_send_char_data>:
		lcd_4bit_send_char_data_pos(lcd, row, column, mem_pos);
	}
}

void lcd_4bit_send_char_data(chr_lcd_4bit_t *lcd, uint8_t data)
{
 800038e:	b580      	push	{r7, lr}
 8000390:	b082      	sub	sp, #8
 8000392:	af00      	add	r7, sp, #0
 8000394:	6078      	str	r0, [r7, #4]
 8000396:	460b      	mov	r3, r1
 8000398:	70fb      	strb	r3, [r7, #3]
	if(NULL == lcd)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d01d      	beq.n	80003dc <lcd_4bit_send_char_data+0x4e>
	{
		return;
	}
	else
	{
		MGPIO_voidWritePortPin(&(lcd->lcd_rs), GPIO_HIGH);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2101      	movs	r1, #1
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ff35 	bl	8000214 <MGPIO_voidWritePortPin>
		MGPIO_voidWritePortPin(&(lcd->lcd_rw), GPIO_LOW);
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	3308      	adds	r3, #8
 80003ae:	2100      	movs	r1, #0
 80003b0:	4618      	mov	r0, r3
 80003b2:	f7ff ff2f 	bl	8000214 <MGPIO_voidWritePortPin>
		lcd_send_4bits(lcd, data >> 4);
 80003b6:	78fb      	ldrb	r3, [r7, #3]
 80003b8:	091b      	lsrs	r3, r3, #4
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	4619      	mov	r1, r3
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f000 f884 	bl	80004cc <lcd_send_4bits>
		lcd_4bit_send_enable_signal(lcd);
 80003c4:	6878      	ldr	r0, [r7, #4]
 80003c6:	f000 f8bd 	bl	8000544 <lcd_4bit_send_enable_signal>
		lcd_send_4bits(lcd, data);
 80003ca:	78fb      	ldrb	r3, [r7, #3]
 80003cc:	4619      	mov	r1, r3
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f000 f87c 	bl	80004cc <lcd_send_4bits>
		lcd_4bit_send_enable_signal(lcd);
 80003d4:	6878      	ldr	r0, [r7, #4]
 80003d6:	f000 f8b5 	bl	8000544 <lcd_4bit_send_enable_signal>
 80003da:	e000      	b.n	80003de <lcd_4bit_send_char_data+0x50>
		return;
 80003dc:	bf00      	nop
	}
}
 80003de:	3708      	adds	r7, #8
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <lcd_4bit_send_char_data_pos>:


void lcd_4bit_send_char_data_pos(chr_lcd_4bit_t *lcd,uint8_t row, uint8_t column, uint8_t data)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	4608      	mov	r0, r1
 80003ee:	4611      	mov	r1, r2
 80003f0:	461a      	mov	r2, r3
 80003f2:	4603      	mov	r3, r0
 80003f4:	70fb      	strb	r3, [r7, #3]
 80003f6:	460b      	mov	r3, r1
 80003f8:	70bb      	strb	r3, [r7, #2]
 80003fa:	4613      	mov	r3, r2
 80003fc:	707b      	strb	r3, [r7, #1]
	if(NULL == lcd)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d00b      	beq.n	800041c <lcd_4bit_send_char_data_pos+0x38>
	{
		return;
	}
	else
	{
		lcd_4bit_set_cursor(lcd, row, column);
 8000404:	78ba      	ldrb	r2, [r7, #2]
 8000406:	78fb      	ldrb	r3, [r7, #3]
 8000408:	4619      	mov	r1, r3
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f000 f8c2 	bl	8000594 <lcd_4bit_set_cursor>
		lcd_4bit_send_char_data(lcd, data);
 8000410:	787b      	ldrb	r3, [r7, #1]
 8000412:	4619      	mov	r1, r3
 8000414:	6878      	ldr	r0, [r7, #4]
 8000416:	f7ff ffba 	bl	800038e <lcd_4bit_send_char_data>
 800041a:	e000      	b.n	800041e <lcd_4bit_send_char_data_pos+0x3a>
		return;
 800041c:	bf00      	nop
	}
}
 800041e:	3708      	adds	r7, #8
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}

08000424 <LCD_WriteNumber_Position>:
	}
}


void LCD_WriteNumber_Position(uint32_t Number, uint8_t row, uint8_t column)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b086      	sub	sp, #24
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	460b      	mov	r3, r1
 800042e:	70fb      	strb	r3, [r7, #3]
 8000430:	4613      	mov	r3, r2
 8000432:	70bb      	strb	r3, [r7, #2]
	column--;
 8000434:	78bb      	ldrb	r3, [r7, #2]
 8000436:	3b01      	subs	r3, #1
 8000438:	70bb      	strb	r3, [r7, #2]
	uint8_t i=0, arr[10], j;
 800043a:	2300      	movs	r3, #0
 800043c:	75fb      	strb	r3, [r7, #23]
	if(Number==0) lcd_4bit_send_char_data_pos(&lcd_1, row, column, '0');
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d121      	bne.n	8000488 <LCD_WriteNumber_Position+0x64>
 8000444:	78ba      	ldrb	r2, [r7, #2]
 8000446:	78f9      	ldrb	r1, [r7, #3]
 8000448:	2330      	movs	r3, #48	; 0x30
 800044a:	481e      	ldr	r0, [pc, #120]	; (80004c4 <LCD_WriteNumber_Position+0xa0>)
 800044c:	f7ff ffca 	bl	80003e4 <lcd_4bit_send_char_data_pos>
		for(j=i ; j>0 ;j--)
		{
			lcd_4bit_send_char_data_pos(&lcd_1, row, ++column, arr[j-1]);
		}
	}
}
 8000450:	e034      	b.n	80004bc <LCD_WriteNumber_Position+0x98>
			arr[i]= Number%10 +'0';
 8000452:	6879      	ldr	r1, [r7, #4]
 8000454:	4b1c      	ldr	r3, [pc, #112]	; (80004c8 <LCD_WriteNumber_Position+0xa4>)
 8000456:	fba3 2301 	umull	r2, r3, r3, r1
 800045a:	08da      	lsrs	r2, r3, #3
 800045c:	4613      	mov	r3, r2
 800045e:	009b      	lsls	r3, r3, #2
 8000460:	4413      	add	r3, r2
 8000462:	005b      	lsls	r3, r3, #1
 8000464:	1aca      	subs	r2, r1, r3
 8000466:	b2d2      	uxtb	r2, r2
 8000468:	7dfb      	ldrb	r3, [r7, #23]
 800046a:	3230      	adds	r2, #48	; 0x30
 800046c:	b2d2      	uxtb	r2, r2
 800046e:	3318      	adds	r3, #24
 8000470:	443b      	add	r3, r7
 8000472:	f803 2c0c 	strb.w	r2, [r3, #-12]
			Number /= 10;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4a13      	ldr	r2, [pc, #76]	; (80004c8 <LCD_WriteNumber_Position+0xa4>)
 800047a:	fba2 2303 	umull	r2, r3, r2, r3
 800047e:	08db      	lsrs	r3, r3, #3
 8000480:	607b      	str	r3, [r7, #4]
			i++;
 8000482:	7dfb      	ldrb	r3, [r7, #23]
 8000484:	3301      	adds	r3, #1
 8000486:	75fb      	strb	r3, [r7, #23]
		while(Number)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d1e1      	bne.n	8000452 <LCD_WriteNumber_Position+0x2e>
		for(j=i ; j>0 ;j--)
 800048e:	7dfb      	ldrb	r3, [r7, #23]
 8000490:	75bb      	strb	r3, [r7, #22]
 8000492:	e010      	b.n	80004b6 <LCD_WriteNumber_Position+0x92>
			lcd_4bit_send_char_data_pos(&lcd_1, row, ++column, arr[j-1]);
 8000494:	78bb      	ldrb	r3, [r7, #2]
 8000496:	3301      	adds	r3, #1
 8000498:	70bb      	strb	r3, [r7, #2]
 800049a:	7dbb      	ldrb	r3, [r7, #22]
 800049c:	3b01      	subs	r3, #1
 800049e:	3318      	adds	r3, #24
 80004a0:	443b      	add	r3, r7
 80004a2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80004a6:	78ba      	ldrb	r2, [r7, #2]
 80004a8:	78f9      	ldrb	r1, [r7, #3]
 80004aa:	4806      	ldr	r0, [pc, #24]	; (80004c4 <LCD_WriteNumber_Position+0xa0>)
 80004ac:	f7ff ff9a 	bl	80003e4 <lcd_4bit_send_char_data_pos>
		for(j=i ; j>0 ;j--)
 80004b0:	7dbb      	ldrb	r3, [r7, #22]
 80004b2:	3b01      	subs	r3, #1
 80004b4:	75bb      	strb	r3, [r7, #22]
 80004b6:	7dbb      	ldrb	r3, [r7, #22]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d1eb      	bne.n	8000494 <LCD_WriteNumber_Position+0x70>
}
 80004bc:	bf00      	nop
 80004be:	3718      	adds	r7, #24
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	20000000 	.word	0x20000000
 80004c8:	cccccccd 	.word	0xcccccccd

080004cc <lcd_send_4bits>:




static void lcd_send_4bits(chr_lcd_4bit_t *lcd, uint8_t _data_command)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
 80004d4:	460b      	mov	r3, r1
 80004d6:	70fb      	strb	r3, [r7, #3]
	MGPIO_voidWritePortPin(&(lcd->lcd_data[0]), (_data_command >> 0) & (uint8_t)0x01);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	f103 0218 	add.w	r2, r3, #24
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	f003 0301 	and.w	r3, r3, #1
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	4619      	mov	r1, r3
 80004e8:	4610      	mov	r0, r2
 80004ea:	f7ff fe93 	bl	8000214 <MGPIO_voidWritePortPin>
	MGPIO_voidWritePortPin(&(lcd->lcd_data[1]), (_data_command >> 1) & (uint8_t)0x01);
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	f103 0220 	add.w	r2, r3, #32
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	085b      	lsrs	r3, r3, #1
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	f003 0301 	and.w	r3, r3, #1
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	4619      	mov	r1, r3
 8000502:	4610      	mov	r0, r2
 8000504:	f7ff fe86 	bl	8000214 <MGPIO_voidWritePortPin>
	MGPIO_voidWritePortPin(&(lcd->lcd_data[2]), (_data_command >> 2) & (uint8_t)0x01);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800050e:	78fb      	ldrb	r3, [r7, #3]
 8000510:	089b      	lsrs	r3, r3, #2
 8000512:	b2db      	uxtb	r3, r3
 8000514:	f003 0301 	and.w	r3, r3, #1
 8000518:	b2db      	uxtb	r3, r3
 800051a:	4619      	mov	r1, r3
 800051c:	4610      	mov	r0, r2
 800051e:	f7ff fe79 	bl	8000214 <MGPIO_voidWritePortPin>
	MGPIO_voidWritePortPin(&(lcd->lcd_data[3]), (_data_command >> 3) & (uint8_t)0x01);
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8000528:	78fb      	ldrb	r3, [r7, #3]
 800052a:	08db      	lsrs	r3, r3, #3
 800052c:	b2db      	uxtb	r3, r3
 800052e:	f003 0301 	and.w	r3, r3, #1
 8000532:	b2db      	uxtb	r3, r3
 8000534:	4619      	mov	r1, r3
 8000536:	4610      	mov	r0, r2
 8000538:	f7ff fe6c 	bl	8000214 <MGPIO_voidWritePortPin>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <lcd_4bit_send_enable_signal>:


static void lcd_4bit_send_enable_signal(chr_lcd_4bit_t *lcd)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	MGPIO_voidWritePortPin(&(lcd->lcd_en), GPIO_HIGH);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	3310      	adds	r3, #16
 8000550:	2101      	movs	r1, #1
 8000552:	4618      	mov	r0, r3
 8000554:	f7ff fe5e 	bl	8000214 <MGPIO_voidWritePortPin>
	//__delay_us(5);
	for(uint8_t i=0 ; i<10 ; i++);
 8000558:	2300      	movs	r3, #0
 800055a:	73fb      	strb	r3, [r7, #15]
 800055c:	e002      	b.n	8000564 <lcd_4bit_send_enable_signal+0x20>
 800055e:	7bfb      	ldrb	r3, [r7, #15]
 8000560:	3301      	adds	r3, #1
 8000562:	73fb      	strb	r3, [r7, #15]
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	2b09      	cmp	r3, #9
 8000568:	d9f9      	bls.n	800055e <lcd_4bit_send_enable_signal+0x1a>
	MGPIO_voidWritePortPin(&(lcd->lcd_en), GPIO_LOW);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	3310      	adds	r3, #16
 800056e:	2100      	movs	r1, #0
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff fe4f 	bl	8000214 <MGPIO_voidWritePortPin>
	for(uint16_t i=0 ; i<2000 ; i++);
 8000576:	2300      	movs	r3, #0
 8000578:	81bb      	strh	r3, [r7, #12]
 800057a:	e002      	b.n	8000582 <lcd_4bit_send_enable_signal+0x3e>
 800057c:	89bb      	ldrh	r3, [r7, #12]
 800057e:	3301      	adds	r3, #1
 8000580:	81bb      	strh	r3, [r7, #12]
 8000582:	89bb      	ldrh	r3, [r7, #12]
 8000584:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000588:	d3f8      	bcc.n	800057c <lcd_4bit_send_enable_signal+0x38>
}
 800058a:	bf00      	nop
 800058c:	bf00      	nop
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}

08000594 <lcd_4bit_set_cursor>:


static void lcd_4bit_set_cursor(chr_lcd_4bit_t *lcd, uint8_t row, uint8_t coulmn)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	460b      	mov	r3, r1
 800059e:	70fb      	strb	r3, [r7, #3]
 80005a0:	4613      	mov	r3, r2
 80005a2:	70bb      	strb	r3, [r7, #2]
    coulmn--;
 80005a4:	78bb      	ldrb	r3, [r7, #2]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	70bb      	strb	r3, [r7, #2]
    switch(row)
 80005aa:	78fb      	ldrb	r3, [r7, #3]
 80005ac:	3b01      	subs	r3, #1
 80005ae:	2b03      	cmp	r3, #3
 80005b0:	d82a      	bhi.n	8000608 <lcd_4bit_set_cursor+0x74>
 80005b2:	a201      	add	r2, pc, #4	; (adr r2, 80005b8 <lcd_4bit_set_cursor+0x24>)
 80005b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b8:	080005c9 	.word	0x080005c9
 80005bc:	080005d9 	.word	0x080005d9
 80005c0:	080005e9 	.word	0x080005e9
 80005c4:	080005f9 	.word	0x080005f9
    {
        case ROW1 :
        	lcd_4bit_send_command(lcd, (0x80 + coulmn));
 80005c8:	78bb      	ldrb	r3, [r7, #2]
 80005ca:	3b80      	subs	r3, #128	; 0x80
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	4619      	mov	r1, r3
 80005d0:	6878      	ldr	r0, [r7, #4]
 80005d2:	f7ff feb1 	bl	8000338 <lcd_4bit_send_command>
        	break;
 80005d6:	e017      	b.n	8000608 <lcd_4bit_set_cursor+0x74>

        case ROW2 :
        	lcd_4bit_send_command(lcd, (0xc0 + coulmn));
 80005d8:	78bb      	ldrb	r3, [r7, #2]
 80005da:	3b40      	subs	r3, #64	; 0x40
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	4619      	mov	r1, r3
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f7ff fea9 	bl	8000338 <lcd_4bit_send_command>
        	break;
 80005e6:	e00f      	b.n	8000608 <lcd_4bit_set_cursor+0x74>

        case ROW3 :
        	lcd_4bit_send_command(lcd, (0x94 + coulmn));
 80005e8:	78bb      	ldrb	r3, [r7, #2]
 80005ea:	3b6c      	subs	r3, #108	; 0x6c
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	4619      	mov	r1, r3
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff fea1 	bl	8000338 <lcd_4bit_send_command>
        	break;
 80005f6:	e007      	b.n	8000608 <lcd_4bit_set_cursor+0x74>

        case ROW4 :
        	lcd_4bit_send_command(lcd, (0xd4 + coulmn));
 80005f8:	78bb      	ldrb	r3, [r7, #2]
 80005fa:	3b2c      	subs	r3, #44	; 0x2c
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	4619      	mov	r1, r3
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f7ff fe99 	bl	8000338 <lcd_4bit_send_command>
        	break;
 8000606:	bf00      	nop

        default : ;
    }
}
 8000608:	bf00      	nop
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <MRCC_voidPeripheralClockEnable>:
	}
}


void MRCC_voidPeripheralClockEnable(uint8_t Copy_u8BusName, RCC_Peripheral_t Copy_u8PeripheralName)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	460a      	mov	r2, r1
 800061a:	71fb      	strb	r3, [r7, #7]
 800061c:	4613      	mov	r3, r2
 800061e:	71bb      	strb	r3, [r7, #6]
	switch(Copy_u8BusName)
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	2b02      	cmp	r3, #2
 8000624:	d01c      	beq.n	8000660 <MRCC_voidPeripheralClockEnable+0x50>
 8000626:	2b02      	cmp	r3, #2
 8000628:	dc25      	bgt.n	8000676 <MRCC_voidPeripheralClockEnable+0x66>
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <MRCC_voidPeripheralClockEnable+0x24>
 800062e:	2b01      	cmp	r3, #1
 8000630:	d00b      	beq.n	800064a <MRCC_voidPeripheralClockEnable+0x3a>
		SET_BIT(RCC->APB2ENR,Copy_u8PeripheralName);
		break;

	default:
		/* return error */
		break;
 8000632:	e020      	b.n	8000676 <MRCC_voidPeripheralClockEnable+0x66>
		SET_BIT(RCC->AHBENR,Copy_u8PeripheralName);
 8000634:	4b13      	ldr	r3, [pc, #76]	; (8000684 <MRCC_voidPeripheralClockEnable+0x74>)
 8000636:	695b      	ldr	r3, [r3, #20]
 8000638:	79ba      	ldrb	r2, [r7, #6]
 800063a:	2101      	movs	r1, #1
 800063c:	fa01 f202 	lsl.w	r2, r1, r2
 8000640:	4611      	mov	r1, r2
 8000642:	4a10      	ldr	r2, [pc, #64]	; (8000684 <MRCC_voidPeripheralClockEnable+0x74>)
 8000644:	430b      	orrs	r3, r1
 8000646:	6153      	str	r3, [r2, #20]
		break;
 8000648:	e016      	b.n	8000678 <MRCC_voidPeripheralClockEnable+0x68>
		SET_BIT(RCC->APB1ENR,Copy_u8PeripheralName);
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MRCC_voidPeripheralClockEnable+0x74>)
 800064c:	69db      	ldr	r3, [r3, #28]
 800064e:	79ba      	ldrb	r2, [r7, #6]
 8000650:	2101      	movs	r1, #1
 8000652:	fa01 f202 	lsl.w	r2, r1, r2
 8000656:	4611      	mov	r1, r2
 8000658:	4a0a      	ldr	r2, [pc, #40]	; (8000684 <MRCC_voidPeripheralClockEnable+0x74>)
 800065a:	430b      	orrs	r3, r1
 800065c:	61d3      	str	r3, [r2, #28]
		break;
 800065e:	e00b      	b.n	8000678 <MRCC_voidPeripheralClockEnable+0x68>
		SET_BIT(RCC->APB2ENR,Copy_u8PeripheralName);
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MRCC_voidPeripheralClockEnable+0x74>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	79ba      	ldrb	r2, [r7, #6]
 8000666:	2101      	movs	r1, #1
 8000668:	fa01 f202 	lsl.w	r2, r1, r2
 800066c:	4611      	mov	r1, r2
 800066e:	4a05      	ldr	r2, [pc, #20]	; (8000684 <MRCC_voidPeripheralClockEnable+0x74>)
 8000670:	430b      	orrs	r3, r1
 8000672:	6193      	str	r3, [r2, #24]
		break;
 8000674:	e000      	b.n	8000678 <MRCC_voidPeripheralClockEnable+0x68>
		break;
 8000676:	bf00      	nop
	}
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40021000 	.word	0x40021000

08000688 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b088      	sub	sp, #32
 800068c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	f107 0310 	add.w	r3, r7, #16
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800069c:	4b29      	ldr	r3, [pc, #164]	; (8000744 <MX_GPIO_Init+0xbc>)
 800069e:	699b      	ldr	r3, [r3, #24]
 80006a0:	4a28      	ldr	r2, [pc, #160]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006a2:	f043 0310 	orr.w	r3, r3, #16
 80006a6:	6193      	str	r3, [r2, #24]
 80006a8:	4b26      	ldr	r3, [pc, #152]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	f003 0310 	and.w	r3, r3, #16
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006b4:	4b23      	ldr	r3, [pc, #140]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	4a22      	ldr	r2, [pc, #136]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006ba:	f043 0320 	orr.w	r3, r3, #32
 80006be:	6193      	str	r3, [r2, #24]
 80006c0:	4b20      	ldr	r3, [pc, #128]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	f003 0320 	and.w	r3, r3, #32
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006cc:	4b1d      	ldr	r3, [pc, #116]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	4a1c      	ldr	r2, [pc, #112]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006d2:	f043 0304 	orr.w	r3, r3, #4
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b1a      	ldr	r3, [pc, #104]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f003 0304 	and.w	r3, r3, #4
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b17      	ldr	r3, [pc, #92]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a16      	ldr	r2, [pc, #88]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b14      	ldr	r3, [pc, #80]	; (8000744 <MX_GPIO_Init+0xbc>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0308 	and.w	r3, r3, #8
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80006fc:	2200      	movs	r2, #0
 80006fe:	213f      	movs	r1, #63	; 0x3f
 8000700:	4811      	ldr	r0, [pc, #68]	; (8000748 <MX_GPIO_Init+0xc0>)
 8000702:	f000 fdfb 	bl	80012fc <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000706:	233f      	movs	r3, #63	; 0x3f
 8000708:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070a:	2301      	movs	r3, #1
 800070c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000712:	2302      	movs	r3, #2
 8000714:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000716:	f107 0310 	add.w	r3, r7, #16
 800071a:	4619      	mov	r1, r3
 800071c:	480a      	ldr	r0, [pc, #40]	; (8000748 <MX_GPIO_Init+0xc0>)
 800071e:	f000 fc69 	bl	8000ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000722:	23f0      	movs	r3, #240	; 0xf0
 8000724:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000726:	2300      	movs	r3, #0
 8000728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	2300      	movs	r3, #0
 800072c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800072e:	f107 0310 	add.w	r3, r7, #16
 8000732:	4619      	mov	r1, r3
 8000734:	4805      	ldr	r0, [pc, #20]	; (800074c <MX_GPIO_Init+0xc4>)
 8000736:	f000 fc5d 	bl	8000ff4 <HAL_GPIO_Init>

}
 800073a:	bf00      	nop
 800073c:	3720      	adds	r7, #32
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000
 8000748:	40010800 	.word	0x40010800
 800074c:	40010c00 	.word	0x40010c00

08000750 <set_time>:
/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */

void set_time (void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;
    /**Initialize RTC and set the Time and Date
    */
  sTime.Hours = 0x10;
 8000756:	2310      	movs	r3, #16
 8000758:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 800075a:	2320      	movs	r3, #32
 800075c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x30;
 800075e:	2330      	movs	r3, #48	; 0x30
 8000760:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2201      	movs	r2, #1
 8000766:	4619      	mov	r1, r3
 8000768:	480d      	ldr	r0, [pc, #52]	; (80007a0 <set_time+0x50>)
 800076a:	f001 fbfd 	bl	8001f68 <HAL_RTC_SetTime>
  }
  /* USER CODE BEGIN RTC_Init 3 */

  /* USER CODE END RTC_Init 3 */

  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 800076e:	2302      	movs	r3, #2
 8000770:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_AUGUST;
 8000772:	2308      	movs	r3, #8
 8000774:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x12;
 8000776:	2312      	movs	r3, #18
 8000778:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800077a:	2300      	movs	r3, #0
 800077c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	2201      	movs	r2, #1
 8000782:	4619      	mov	r1, r3
 8000784:	4806      	ldr	r0, [pc, #24]	; (80007a0 <set_time+0x50>)
 8000786:	f001 fd5f 	bl	8002248 <HAL_RTC_SetDate>
  {
    //_Error_Handler(__FILE__, __LINE__);
  }
  /* USER CODE BEGIN RTC_Init 4 */

  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);  // backup register
 800078a:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800078e:	2101      	movs	r1, #1
 8000790:	4803      	ldr	r0, [pc, #12]	; (80007a0 <set_time+0x50>)
 8000792:	f002 f99d 	bl	8002ad0 <HAL_RTCEx_BKUPWrite>

  /* USER CODE END RTC_Init 4 */
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	200000e4 	.word	0x200000e4

080007a4 <LcdUpdate>:


volatile int n=0,f=0;

void LcdUpdate()
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
	for(int i=0 ; i<2 ; i++)
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	e00f      	b.n	80007d0 <LcdUpdate+0x2c>
	{
		LCD_WriteNumber_Position(ArrayTimers[i], 1, ArrayPosition[i]);
 80007b0:	4a0b      	ldr	r2, [pc, #44]	; (80007e0 <LcdUpdate+0x3c>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4413      	add	r3, r2
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	4618      	mov	r0, r3
 80007ba:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <LcdUpdate+0x40>)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4413      	add	r3, r2
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	461a      	mov	r2, r3
 80007c4:	2101      	movs	r1, #1
 80007c6:	f7ff fe2d 	bl	8000424 <LCD_WriteNumber_Position>
	for(int i=0 ; i<2 ; i++)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	3301      	adds	r3, #1
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	ddec      	ble.n	80007b0 <LcdUpdate+0xc>
	}
}
 80007d6:	bf00      	nop
 80007d8:	bf00      	nop
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000038 	.word	0x20000038
 80007e4:	2000003c 	.word	0x2000003c

080007e8 <MinDetect>:

void MinDetect()
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
	for(int i=0 ; i<2 ; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	e020      	b.n	8000836 <MinDetect+0x4e>
	{
		if((ArrayCounter[i][1] -1 == CurrentSec) && f==0)
 80007f4:	4a30      	ldr	r2, [pc, #192]	; (80008b8 <MinDetect+0xd0>)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	4413      	add	r3, r2
 80007fc:	785b      	ldrb	r3, [r3, #1]
 80007fe:	1e5a      	subs	r2, r3, #1
 8000800:	4b2e      	ldr	r3, [pc, #184]	; (80008bc <MinDetect+0xd4>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	429a      	cmp	r2, r3
 8000806:	d113      	bne.n	8000830 <MinDetect+0x48>
 8000808:	4b2d      	ldr	r3, [pc, #180]	; (80008c0 <MinDetect+0xd8>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d10f      	bne.n	8000830 <MinDetect+0x48>
		{
			ArrayTimers[i]--;
 8000810:	4a2c      	ldr	r2, [pc, #176]	; (80008c4 <MinDetect+0xdc>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	3b01      	subs	r3, #1
 800081a:	b2d9      	uxtb	r1, r3
 800081c:	4a29      	ldr	r2, [pc, #164]	; (80008c4 <MinDetect+0xdc>)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4413      	add	r3, r2
 8000822:	460a      	mov	r2, r1
 8000824:	701a      	strb	r2, [r3, #0]
			f=1;
 8000826:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <MinDetect+0xd8>)
 8000828:	2201      	movs	r2, #1
 800082a:	601a      	str	r2, [r3, #0]
			LcdUpdate();
 800082c:	f7ff ffba 	bl	80007a4 <LcdUpdate>
	for(int i=0 ; i<2 ; i++)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3301      	adds	r3, #1
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2b01      	cmp	r3, #1
 800083a:	dddb      	ble.n	80007f4 <MinDetect+0xc>
		}
	}

	if((ArrayCounter[0][1] == CurrentSec) || (ArrayCounter[1][1] == CurrentSec) || CurrentSec==1)
 800083c:	4b1e      	ldr	r3, [pc, #120]	; (80008b8 <MinDetect+0xd0>)
 800083e:	785b      	ldrb	r3, [r3, #1]
 8000840:	461a      	mov	r2, r3
 8000842:	4b1e      	ldr	r3, [pc, #120]	; (80008bc <MinDetect+0xd4>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	429a      	cmp	r2, r3
 8000848:	d00a      	beq.n	8000860 <MinDetect+0x78>
 800084a:	4b1b      	ldr	r3, [pc, #108]	; (80008b8 <MinDetect+0xd0>)
 800084c:	78db      	ldrb	r3, [r3, #3]
 800084e:	461a      	mov	r2, r3
 8000850:	4b1a      	ldr	r3, [pc, #104]	; (80008bc <MinDetect+0xd4>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	429a      	cmp	r2, r3
 8000856:	d003      	beq.n	8000860 <MinDetect+0x78>
 8000858:	4b18      	ldr	r3, [pc, #96]	; (80008bc <MinDetect+0xd4>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d102      	bne.n	8000866 <MinDetect+0x7e>
		f=0;
 8000860:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MinDetect+0xd8>)
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]

	if(CurrentSec == 59 && f==0)
 8000866:	4b15      	ldr	r3, [pc, #84]	; (80008bc <MinDetect+0xd4>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	2b3b      	cmp	r3, #59	; 0x3b
 800086c:	d112      	bne.n	8000894 <MinDetect+0xac>
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MinDetect+0xd8>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d10e      	bne.n	8000894 <MinDetect+0xac>
	{
		n++;
 8000876:	4b14      	ldr	r3, [pc, #80]	; (80008c8 <MinDetect+0xe0>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	3301      	adds	r3, #1
 800087c:	4a12      	ldr	r2, [pc, #72]	; (80008c8 <MinDetect+0xe0>)
 800087e:	6013      	str	r3, [r2, #0]
		f=1;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MinDetect+0xd8>)
 8000882:	2201      	movs	r2, #1
 8000884:	601a      	str	r2, [r3, #0]
		LCD_WriteNumber_Position(n,1,1);
 8000886:	4b10      	ldr	r3, [pc, #64]	; (80008c8 <MinDetect+0xe0>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2201      	movs	r2, #1
 800088c:	2101      	movs	r1, #1
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fdc8 	bl	8000424 <LCD_WriteNumber_Position>
	}

	LCD_WriteNumber_Position(CurrentMin,1,5);
 8000894:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <MinDetect+0xe4>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2205      	movs	r2, #5
 800089a:	2101      	movs	r1, #1
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff fdc1 	bl	8000424 <LCD_WriteNumber_Position>
	LCD_WriteNumber_Position(CurrentSec,2,5);
 80008a2:	4b06      	ldr	r3, [pc, #24]	; (80008bc <MinDetect+0xd4>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2205      	movs	r2, #5
 80008a8:	2102      	movs	r1, #2
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fdba 	bl	8000424 <LCD_WriteNumber_Position>

	/* LCD Prnt */
}
 80008b0:	bf00      	nop
 80008b2:	3708      	adds	r7, #8
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200000d8 	.word	0x200000d8
 80008bc:	200000d0 	.word	0x200000d0
 80008c0:	200000e0 	.word	0x200000e0
 80008c4:	20000038 	.word	0x20000038
 80008c8:	200000dc 	.word	0x200000dc
 80008cc:	200000d4 	.word	0x200000d4

080008d0 <get_time>:

void get_time(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af02      	add	r7, sp, #8
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

   //Get the RTC current Time
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 80008d6:	463b      	mov	r3, r7
 80008d8:	2200      	movs	r2, #0
 80008da:	4619      	mov	r1, r3
 80008dc:	4816      	ldr	r0, [pc, #88]	; (8000938 <get_time+0x68>)
 80008de:	f001 fbdb 	bl	8002098 <HAL_RTC_GetTime>
  // Get the RTC current Date
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2200      	movs	r2, #0
 80008e6:	4619      	mov	r1, r3
 80008e8:	4813      	ldr	r0, [pc, #76]	; (8000938 <get_time+0x68>)
 80008ea:	f001 fd63 	bl	80023b4 <HAL_RTC_GetDate>
  CurrentSec = gTime.Seconds;
 80008ee:	78bb      	ldrb	r3, [r7, #2]
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b12      	ldr	r3, [pc, #72]	; (800093c <get_time+0x6c>)
 80008f4:	601a      	str	r2, [r3, #0]
  CurrentMin = gTime.Minutes;
 80008f6:	787b      	ldrb	r3, [r7, #1]
 80008f8:	461a      	mov	r2, r3
 80008fa:	4b11      	ldr	r3, [pc, #68]	; (8000940 <get_time+0x70>)
 80008fc:	601a      	str	r2, [r3, #0]
   //Display time Format: hh:mm:ss
  sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
 80008fe:	783b      	ldrb	r3, [r7, #0]
 8000900:	461a      	mov	r2, r3
 8000902:	787b      	ldrb	r3, [r7, #1]
 8000904:	4619      	mov	r1, r3
 8000906:	78bb      	ldrb	r3, [r7, #2]
 8000908:	9300      	str	r3, [sp, #0]
 800090a:	460b      	mov	r3, r1
 800090c:	490d      	ldr	r1, [pc, #52]	; (8000944 <get_time+0x74>)
 800090e:	480e      	ldr	r0, [pc, #56]	; (8000948 <get_time+0x78>)
 8000910:	f002 f8f8 	bl	8002b04 <siprintf>

  sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);  // I like the date first
 8000914:	79bb      	ldrb	r3, [r7, #6]
 8000916:	461a      	mov	r2, r3
 8000918:	797b      	ldrb	r3, [r7, #5]
 800091a:	4619      	mov	r1, r3
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000922:	9300      	str	r3, [sp, #0]
 8000924:	460b      	mov	r3, r1
 8000926:	4909      	ldr	r1, [pc, #36]	; (800094c <get_time+0x7c>)
 8000928:	4809      	ldr	r0, [pc, #36]	; (8000950 <get_time+0x80>)
 800092a:	f002 f8eb 	bl	8002b04 <siprintf>

  // Display date Format: mm-dd-yy
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	200000e4 	.word	0x200000e4
 800093c:	200000d0 	.word	0x200000d0
 8000940:	200000d4 	.word	0x200000d4
 8000944:	08003480 	.word	0x08003480
 8000948:	200000b8 	.word	0x200000b8
 800094c:	08003490 	.word	0x08003490
 8000950:	200000c4 	.word	0x200000c4

08000954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800095a:	f000 f9e1 	bl	8000d20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800095e:	f000 f83b 	bl	80009d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000962:	f7ff fe91 	bl	8000688 <MX_GPIO_Init>
  MX_RTC_Init();
 8000966:	f000 f897 	bl	8000a98 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	MRCC_voidPeripheralClockEnable(RCC_APB2_BUS , RCC_GPIOA_CLOCK);
 800096a:	2102      	movs	r1, #2
 800096c:	2002      	movs	r0, #2
 800096e:	f7ff fe4f 	bl	8000610 <MRCC_voidPeripheralClockEnable>
	MRCC_voidPeripheralClockEnable(RCC_APB2_BUS , RCC_GPIOB_CLOCK);
 8000972:	2103      	movs	r1, #3
 8000974:	2002      	movs	r0, #2
 8000976:	f7ff fe4b 	bl	8000610 <MRCC_voidPeripheralClockEnable>
	lcd_4bit_intialize(&lcd_1);
 800097a:	4814      	ldr	r0, [pc, #80]	; (80009cc <main+0x78>)
 800097c:	f7ff fc70 	bl	8000260 <lcd_4bit_intialize>

  ArrayCounter[0][0] = 20;
 8000980:	4b13      	ldr	r3, [pc, #76]	; (80009d0 <main+0x7c>)
 8000982:	2214      	movs	r2, #20
 8000984:	701a      	strb	r2, [r3, #0]
  ArrayCounter[0][1] = 20;
 8000986:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <main+0x7c>)
 8000988:	2214      	movs	r2, #20
 800098a:	705a      	strb	r2, [r3, #1]

  ArrayCounter[1][0] = 40;
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <main+0x7c>)
 800098e:	2228      	movs	r2, #40	; 0x28
 8000990:	709a      	strb	r2, [r3, #2]
  ArrayCounter[1][1] = 35;
 8000992:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <main+0x7c>)
 8000994:	2223      	movs	r2, #35	; 0x23
 8000996:	70da      	strb	r2, [r3, #3]

  set_time();
 8000998:	f7ff feda 	bl	8000750 <set_time>
  HAL_Delay(1000);
 800099c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009a0:	f000 fa20 	bl	8000de4 <HAL_Delay>
  LcdUpdate();
 80009a4:	f7ff fefe 	bl	80007a4 <LcdUpdate>
  LCD_WriteNumber_Position(n,1,1);
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <main+0x80>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2201      	movs	r2, #1
 80009ae:	2101      	movs	r1, #1
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff fd37 	bl	8000424 <LCD_WriteNumber_Position>
  uint8_t k=22;
 80009b6:	2316      	movs	r3, #22
 80009b8:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  get_time();
 80009ba:	f7ff ff89 	bl	80008d0 <get_time>
	  MinDetect();
 80009be:	f7ff ff13 	bl	80007e8 <MinDetect>
	 HAL_Delay(1500);
 80009c2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80009c6:	f000 fa0d 	bl	8000de4 <HAL_Delay>
	  get_time();
 80009ca:	e7f6      	b.n	80009ba <main+0x66>
 80009cc:	20000000 	.word	0x20000000
 80009d0:	200000d8 	.word	0x200000d8
 80009d4:	200000dc 	.word	0x200000dc

080009d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b094      	sub	sp, #80	; 0x50
 80009dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009e2:	2228      	movs	r2, #40	; 0x28
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f002 f8ac 	bl	8002b44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a12:	2300      	movs	r3, #0
 8000a14:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a16:	2301      	movs	r3, #1
 8000a18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a24:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a28:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 fc88 	bl	8001344 <HAL_RCC_OscConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a3a:	f000 f828 	bl	8000a8e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a3e:	230f      	movs	r3, #15
 8000a40:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a42:	2302      	movs	r3, #2
 8000a44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a46:	2300      	movs	r3, #0
 8000a48:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a4e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2102      	movs	r1, #2
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f000 fef4 	bl	8001848 <HAL_RCC_ClockConfig>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000a66:	f000 f812 	bl	8000a8e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV128;
 8000a6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a72:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	4618      	mov	r0, r3
 8000a78:	f001 f86a 	bl	8001b50 <HAL_RCCEx_PeriphCLKConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000a82:	f000 f804 	bl	8000a8e <Error_Handler>
  }
}
 8000a86:	bf00      	nop
 8000a88:	3750      	adds	r7, #80	; 0x50
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}

08000a8e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a92:	b672      	cpsid	i
}
 8000a94:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <Error_Handler+0x8>

08000a98 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	460a      	mov	r2, r1
 8000aa6:	801a      	strh	r2, [r3, #0]
 8000aa8:	460a      	mov	r2, r1
 8000aaa:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8000ab0:	463b      	mov	r3, r7
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ab8:	4b27      	ldr	r3, [pc, #156]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000aba:	4a28      	ldr	r2, [pc, #160]	; (8000b5c <MX_RTC_Init+0xc4>)
 8000abc:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000abe:	4b26      	ldr	r3, [pc, #152]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac4:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000ac6:	4b24      	ldr	r3, [pc, #144]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000ac8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000acc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ace:	4822      	ldr	r0, [pc, #136]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000ad0:	f001 f9b4 	bl	8001e3c <HAL_RTC_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8000ada:	f7ff ffd8 	bl	8000a8e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	2201      	movs	r2, #1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4819      	ldr	r0, [pc, #100]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000af4:	f001 fa38 	bl	8001f68 <HAL_RTC_SetTime>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 8000afe:	f7ff ffc6 	bl	8000a8e <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000b02:	2301      	movs	r3, #1
 8000b04:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8000b06:	2301      	movs	r3, #1
 8000b08:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000b12:	f107 0308 	add.w	r3, r7, #8
 8000b16:	2201      	movs	r2, #1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	480f      	ldr	r0, [pc, #60]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000b1c:	f001 fb94 	bl	8002248 <HAL_RTC_SetDate>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000b26:	f7ff ffb2 	bl	8000a8e <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000b3a:	463b      	mov	r3, r7
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4805      	ldr	r0, [pc, #20]	; (8000b58 <MX_RTC_Init+0xc0>)
 8000b42:	f001 fc8b 	bl	800245c <HAL_RTC_SetAlarm>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8000b4c:	f7ff ff9f 	bl	8000a8e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	200000e4 	.word	0x200000e4
 8000b5c:	40002800 	.word	0x40002800

08000b60 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0b      	ldr	r2, [pc, #44]	; (8000b9c <HAL_RTC_MspInit+0x3c>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d110      	bne.n	8000b94 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000b72:	f000 fbdb 	bl	800132c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000b76:	4b0a      	ldr	r3, [pc, #40]	; (8000ba0 <HAL_RTC_MspInit+0x40>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	4a09      	ldr	r2, [pc, #36]	; (8000ba0 <HAL_RTC_MspInit+0x40>)
 8000b7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000b80:	61d3      	str	r3, [r2, #28]
 8000b82:	4b07      	ldr	r3, [pc, #28]	; (8000ba0 <HAL_RTC_MspInit+0x40>)
 8000b84:	69db      	ldr	r3, [r3, #28]
 8000b86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <HAL_RTC_MspInit+0x44>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000b94:	bf00      	nop
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40002800 	.word	0x40002800
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	4242043c 	.word	0x4242043c

08000ba8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bae:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <HAL_MspInit+0x5c>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	4a14      	ldr	r2, [pc, #80]	; (8000c04 <HAL_MspInit+0x5c>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6193      	str	r3, [r2, #24]
 8000bba:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <HAL_MspInit+0x5c>)
 8000bbc:	699b      	ldr	r3, [r3, #24]
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc6:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <HAL_MspInit+0x5c>)
 8000bc8:	69db      	ldr	r3, [r3, #28]
 8000bca:	4a0e      	ldr	r2, [pc, #56]	; (8000c04 <HAL_MspInit+0x5c>)
 8000bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd0:	61d3      	str	r3, [r2, #28]
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <HAL_MspInit+0x5c>)
 8000bd4:	69db      	ldr	r3, [r3, #28]
 8000bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bda:	607b      	str	r3, [r7, #4]
 8000bdc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <HAL_MspInit+0x60>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	4a04      	ldr	r2, [pc, #16]	; (8000c08 <HAL_MspInit+0x60>)
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bc80      	pop	{r7}
 8000c02:	4770      	bx	lr
 8000c04:	40021000 	.word	0x40021000
 8000c08:	40010000 	.word	0x40010000

08000c0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <NMI_Handler+0x4>

08000c12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c12:	b480      	push	{r7}
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c16:	e7fe      	b.n	8000c16 <HardFault_Handler+0x4>

08000c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c1c:	e7fe      	b.n	8000c1c <MemManage_Handler+0x4>

08000c1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c22:	e7fe      	b.n	8000c22 <BusFault_Handler+0x4>

08000c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c28:	e7fe      	b.n	8000c28 <UsageFault_Handler+0x4>

08000c2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr

08000c36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr

08000c42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c46:	bf00      	nop
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr

08000c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c52:	f000 f8ab 	bl	8000dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
	...

08000c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c64:	4a14      	ldr	r2, [pc, #80]	; (8000cb8 <_sbrk+0x5c>)
 8000c66:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <_sbrk+0x60>)
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c70:	4b13      	ldr	r3, [pc, #76]	; (8000cc0 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d102      	bne.n	8000c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <_sbrk+0x64>)
 8000c7a:	4a12      	ldr	r2, [pc, #72]	; (8000cc4 <_sbrk+0x68>)
 8000c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <_sbrk+0x64>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4413      	add	r3, r2
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d207      	bcs.n	8000c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c8c:	f001 ff62 	bl	8002b54 <__errno>
 8000c90:	4603      	mov	r3, r0
 8000c92:	220c      	movs	r2, #12
 8000c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c96:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9a:	e009      	b.n	8000cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c9c:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ca2:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	4a05      	ldr	r2, [pc, #20]	; (8000cc0 <_sbrk+0x64>)
 8000cac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cae:	68fb      	ldr	r3, [r7, #12]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20005000 	.word	0x20005000
 8000cbc:	00000400 	.word	0x00000400
 8000cc0:	200000f8 	.word	0x200000f8
 8000cc4:	20000248 	.word	0x20000248

08000cc8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr

08000cd4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd4:	480c      	ldr	r0, [pc, #48]	; (8000d08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cd6:	490d      	ldr	r1, [pc, #52]	; (8000d0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cd8:	4a0d      	ldr	r2, [pc, #52]	; (8000d10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cdc:	e002      	b.n	8000ce4 <LoopCopyDataInit>

08000cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce2:	3304      	adds	r3, #4

08000ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce8:	d3f9      	bcc.n	8000cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cea:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cec:	4c0a      	ldr	r4, [pc, #40]	; (8000d18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf0:	e001      	b.n	8000cf6 <LoopFillZerobss>

08000cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf4:	3204      	adds	r2, #4

08000cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf8:	d3fb      	bcc.n	8000cf2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cfa:	f7ff ffe5 	bl	8000cc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cfe:	f001 ff2f 	bl	8002b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d02:	f7ff fe27 	bl	8000954 <main>
  bx lr
 8000d06:	4770      	bx	lr
  ldr r0, =_sdata
 8000d08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d0c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000d10:	08003514 	.word	0x08003514
  ldr r2, =_sbss
 8000d14:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000d18:	20000248 	.word	0x20000248

08000d1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d1c:	e7fe      	b.n	8000d1c <ADC1_2_IRQHandler>
	...

08000d20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d24:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <HAL_Init+0x28>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a07      	ldr	r2, [pc, #28]	; (8000d48 <HAL_Init+0x28>)
 8000d2a:	f043 0310 	orr.w	r3, r3, #16
 8000d2e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d30:	2003      	movs	r0, #3
 8000d32:	f000 f92b 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d36:	200f      	movs	r0, #15
 8000d38:	f000 f808 	bl	8000d4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d3c:	f7ff ff34 	bl	8000ba8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40022000 	.word	0x40022000

08000d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d54:	4b12      	ldr	r3, [pc, #72]	; (8000da0 <HAL_InitTick+0x54>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <HAL_InitTick+0x58>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f000 f935 	bl	8000fda <HAL_SYSTICK_Config>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e00e      	b.n	8000d98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2b0f      	cmp	r3, #15
 8000d7e:	d80a      	bhi.n	8000d96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d80:	2200      	movs	r2, #0
 8000d82:	6879      	ldr	r1, [r7, #4]
 8000d84:	f04f 30ff 	mov.w	r0, #4294967295
 8000d88:	f000 f90b 	bl	8000fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d8c:	4a06      	ldr	r2, [pc, #24]	; (8000da8 <HAL_InitTick+0x5c>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d92:	2300      	movs	r3, #0
 8000d94:	e000      	b.n	8000d98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20000040 	.word	0x20000040
 8000da4:	20000048 	.word	0x20000048
 8000da8:	20000044 	.word	0x20000044

08000dac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db0:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <HAL_IncTick+0x1c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <HAL_IncTick+0x20>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4413      	add	r3, r2
 8000dbc:	4a03      	ldr	r2, [pc, #12]	; (8000dcc <HAL_IncTick+0x20>)
 8000dbe:	6013      	str	r3, [r2, #0]
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	20000048 	.word	0x20000048
 8000dcc:	200000fc 	.word	0x200000fc

08000dd0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd4:	4b02      	ldr	r3, [pc, #8]	; (8000de0 <HAL_GetTick+0x10>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bc80      	pop	{r7}
 8000dde:	4770      	bx	lr
 8000de0:	200000fc 	.word	0x200000fc

08000de4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dec:	f7ff fff0 	bl	8000dd0 <HAL_GetTick>
 8000df0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dfc:	d005      	beq.n	8000e0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <HAL_Delay+0x44>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	461a      	mov	r2, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	4413      	add	r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e0a:	bf00      	nop
 8000e0c:	f7ff ffe0 	bl	8000dd0 <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d8f7      	bhi.n	8000e0c <HAL_Delay+0x28>
  {
  }
}
 8000e1c:	bf00      	nop
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000048 	.word	0x20000048

08000e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f003 0307 	and.w	r3, r3, #7
 8000e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5e:	4a04      	ldr	r2, [pc, #16]	; (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	60d3      	str	r3, [r2, #12]
}
 8000e64:	bf00      	nop
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bc80      	pop	{r7}
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e78:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <__NVIC_GetPriorityGrouping+0x18>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	0a1b      	lsrs	r3, r3, #8
 8000e7e:	f003 0307 	and.w	r3, r3, #7
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	6039      	str	r1, [r7, #0]
 8000e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db0a      	blt.n	8000eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	490c      	ldr	r1, [pc, #48]	; (8000edc <__NVIC_SetPriority+0x4c>)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	0112      	lsls	r2, r2, #4
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb8:	e00a      	b.n	8000ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4908      	ldr	r1, [pc, #32]	; (8000ee0 <__NVIC_SetPriority+0x50>)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	f003 030f 	and.w	r3, r3, #15
 8000ec6:	3b04      	subs	r3, #4
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	b2d2      	uxtb	r2, r2
 8000ecc:	440b      	add	r3, r1
 8000ece:	761a      	strb	r2, [r3, #24]
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	e000e100 	.word	0xe000e100
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b089      	sub	sp, #36	; 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	f1c3 0307 	rsb	r3, r3, #7
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	bf28      	it	cs
 8000f02:	2304      	movcs	r3, #4
 8000f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3304      	adds	r3, #4
 8000f0a:	2b06      	cmp	r3, #6
 8000f0c:	d902      	bls.n	8000f14 <NVIC_EncodePriority+0x30>
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3b03      	subs	r3, #3
 8000f12:	e000      	b.n	8000f16 <NVIC_EncodePriority+0x32>
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	f04f 32ff 	mov.w	r2, #4294967295
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43da      	mvns	r2, r3
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	401a      	ands	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43d9      	mvns	r1, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	4313      	orrs	r3, r2
         );
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3724      	adds	r7, #36	; 0x24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bc80      	pop	{r7}
 8000f46:	4770      	bx	lr

08000f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f58:	d301      	bcc.n	8000f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00f      	b.n	8000f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <SysTick_Config+0x40>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3b01      	subs	r3, #1
 8000f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f66:	210f      	movs	r1, #15
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6c:	f7ff ff90 	bl	8000e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <SysTick_Config+0x40>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <SysTick_Config+0x40>)
 8000f78:	2207      	movs	r2, #7
 8000f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	e000e010 	.word	0xe000e010

08000f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ff49 	bl	8000e2c <__NVIC_SetPriorityGrouping>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb4:	f7ff ff5e 	bl	8000e74 <__NVIC_GetPriorityGrouping>
 8000fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff90 	bl	8000ee4 <NVIC_EncodePriority>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff5f 	bl	8000e90 <__NVIC_SetPriority>
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ffb0 	bl	8000f48 <SysTick_Config>
 8000fe8:	4603      	mov	r3, r0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b08b      	sub	sp, #44	; 0x2c
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ffe:	2300      	movs	r3, #0
 8001000:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001002:	2300      	movs	r3, #0
 8001004:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001006:	e169      	b.n	80012dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001008:	2201      	movs	r2, #1
 800100a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	69fa      	ldr	r2, [r7, #28]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	429a      	cmp	r2, r3
 8001022:	f040 8158 	bne.w	80012d6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	4a9a      	ldr	r2, [pc, #616]	; (8001294 <HAL_GPIO_Init+0x2a0>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d05e      	beq.n	80010ee <HAL_GPIO_Init+0xfa>
 8001030:	4a98      	ldr	r2, [pc, #608]	; (8001294 <HAL_GPIO_Init+0x2a0>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d875      	bhi.n	8001122 <HAL_GPIO_Init+0x12e>
 8001036:	4a98      	ldr	r2, [pc, #608]	; (8001298 <HAL_GPIO_Init+0x2a4>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d058      	beq.n	80010ee <HAL_GPIO_Init+0xfa>
 800103c:	4a96      	ldr	r2, [pc, #600]	; (8001298 <HAL_GPIO_Init+0x2a4>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d86f      	bhi.n	8001122 <HAL_GPIO_Init+0x12e>
 8001042:	4a96      	ldr	r2, [pc, #600]	; (800129c <HAL_GPIO_Init+0x2a8>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d052      	beq.n	80010ee <HAL_GPIO_Init+0xfa>
 8001048:	4a94      	ldr	r2, [pc, #592]	; (800129c <HAL_GPIO_Init+0x2a8>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d869      	bhi.n	8001122 <HAL_GPIO_Init+0x12e>
 800104e:	4a94      	ldr	r2, [pc, #592]	; (80012a0 <HAL_GPIO_Init+0x2ac>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d04c      	beq.n	80010ee <HAL_GPIO_Init+0xfa>
 8001054:	4a92      	ldr	r2, [pc, #584]	; (80012a0 <HAL_GPIO_Init+0x2ac>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d863      	bhi.n	8001122 <HAL_GPIO_Init+0x12e>
 800105a:	4a92      	ldr	r2, [pc, #584]	; (80012a4 <HAL_GPIO_Init+0x2b0>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d046      	beq.n	80010ee <HAL_GPIO_Init+0xfa>
 8001060:	4a90      	ldr	r2, [pc, #576]	; (80012a4 <HAL_GPIO_Init+0x2b0>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d85d      	bhi.n	8001122 <HAL_GPIO_Init+0x12e>
 8001066:	2b12      	cmp	r3, #18
 8001068:	d82a      	bhi.n	80010c0 <HAL_GPIO_Init+0xcc>
 800106a:	2b12      	cmp	r3, #18
 800106c:	d859      	bhi.n	8001122 <HAL_GPIO_Init+0x12e>
 800106e:	a201      	add	r2, pc, #4	; (adr r2, 8001074 <HAL_GPIO_Init+0x80>)
 8001070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001074:	080010ef 	.word	0x080010ef
 8001078:	080010c9 	.word	0x080010c9
 800107c:	080010db 	.word	0x080010db
 8001080:	0800111d 	.word	0x0800111d
 8001084:	08001123 	.word	0x08001123
 8001088:	08001123 	.word	0x08001123
 800108c:	08001123 	.word	0x08001123
 8001090:	08001123 	.word	0x08001123
 8001094:	08001123 	.word	0x08001123
 8001098:	08001123 	.word	0x08001123
 800109c:	08001123 	.word	0x08001123
 80010a0:	08001123 	.word	0x08001123
 80010a4:	08001123 	.word	0x08001123
 80010a8:	08001123 	.word	0x08001123
 80010ac:	08001123 	.word	0x08001123
 80010b0:	08001123 	.word	0x08001123
 80010b4:	08001123 	.word	0x08001123
 80010b8:	080010d1 	.word	0x080010d1
 80010bc:	080010e5 	.word	0x080010e5
 80010c0:	4a79      	ldr	r2, [pc, #484]	; (80012a8 <HAL_GPIO_Init+0x2b4>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d013      	beq.n	80010ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010c6:	e02c      	b.n	8001122 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	623b      	str	r3, [r7, #32]
          break;
 80010ce:	e029      	b.n	8001124 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	3304      	adds	r3, #4
 80010d6:	623b      	str	r3, [r7, #32]
          break;
 80010d8:	e024      	b.n	8001124 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	3308      	adds	r3, #8
 80010e0:	623b      	str	r3, [r7, #32]
          break;
 80010e2:	e01f      	b.n	8001124 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	330c      	adds	r3, #12
 80010ea:	623b      	str	r3, [r7, #32]
          break;
 80010ec:	e01a      	b.n	8001124 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010f6:	2304      	movs	r3, #4
 80010f8:	623b      	str	r3, [r7, #32]
          break;
 80010fa:	e013      	b.n	8001124 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d105      	bne.n	8001110 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001104:	2308      	movs	r3, #8
 8001106:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	69fa      	ldr	r2, [r7, #28]
 800110c:	611a      	str	r2, [r3, #16]
          break;
 800110e:	e009      	b.n	8001124 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001110:	2308      	movs	r3, #8
 8001112:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	69fa      	ldr	r2, [r7, #28]
 8001118:	615a      	str	r2, [r3, #20]
          break;
 800111a:	e003      	b.n	8001124 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800111c:	2300      	movs	r3, #0
 800111e:	623b      	str	r3, [r7, #32]
          break;
 8001120:	e000      	b.n	8001124 <HAL_GPIO_Init+0x130>
          break;
 8001122:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	2bff      	cmp	r3, #255	; 0xff
 8001128:	d801      	bhi.n	800112e <HAL_GPIO_Init+0x13a>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	e001      	b.n	8001132 <HAL_GPIO_Init+0x13e>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3304      	adds	r3, #4
 8001132:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	2bff      	cmp	r3, #255	; 0xff
 8001138:	d802      	bhi.n	8001140 <HAL_GPIO_Init+0x14c>
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	e002      	b.n	8001146 <HAL_GPIO_Init+0x152>
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	3b08      	subs	r3, #8
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	210f      	movs	r1, #15
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	fa01 f303 	lsl.w	r3, r1, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	401a      	ands	r2, r3
 8001158:	6a39      	ldr	r1, [r7, #32]
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	431a      	orrs	r2, r3
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	f000 80b1 	beq.w	80012d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001174:	4b4d      	ldr	r3, [pc, #308]	; (80012ac <HAL_GPIO_Init+0x2b8>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	4a4c      	ldr	r2, [pc, #304]	; (80012ac <HAL_GPIO_Init+0x2b8>)
 800117a:	f043 0301 	orr.w	r3, r3, #1
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	4b4a      	ldr	r3, [pc, #296]	; (80012ac <HAL_GPIO_Init+0x2b8>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f003 0301 	and.w	r3, r3, #1
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800118c:	4a48      	ldr	r2, [pc, #288]	; (80012b0 <HAL_GPIO_Init+0x2bc>)
 800118e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001190:	089b      	lsrs	r3, r3, #2
 8001192:	3302      	adds	r3, #2
 8001194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001198:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	220f      	movs	r2, #15
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	4013      	ands	r3, r2
 80011ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a40      	ldr	r2, [pc, #256]	; (80012b4 <HAL_GPIO_Init+0x2c0>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d013      	beq.n	80011e0 <HAL_GPIO_Init+0x1ec>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a3f      	ldr	r2, [pc, #252]	; (80012b8 <HAL_GPIO_Init+0x2c4>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d00d      	beq.n	80011dc <HAL_GPIO_Init+0x1e8>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a3e      	ldr	r2, [pc, #248]	; (80012bc <HAL_GPIO_Init+0x2c8>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d007      	beq.n	80011d8 <HAL_GPIO_Init+0x1e4>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a3d      	ldr	r2, [pc, #244]	; (80012c0 <HAL_GPIO_Init+0x2cc>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d101      	bne.n	80011d4 <HAL_GPIO_Init+0x1e0>
 80011d0:	2303      	movs	r3, #3
 80011d2:	e006      	b.n	80011e2 <HAL_GPIO_Init+0x1ee>
 80011d4:	2304      	movs	r3, #4
 80011d6:	e004      	b.n	80011e2 <HAL_GPIO_Init+0x1ee>
 80011d8:	2302      	movs	r3, #2
 80011da:	e002      	b.n	80011e2 <HAL_GPIO_Init+0x1ee>
 80011dc:	2301      	movs	r3, #1
 80011de:	e000      	b.n	80011e2 <HAL_GPIO_Init+0x1ee>
 80011e0:	2300      	movs	r3, #0
 80011e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011e4:	f002 0203 	and.w	r2, r2, #3
 80011e8:	0092      	lsls	r2, r2, #2
 80011ea:	4093      	lsls	r3, r2
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011f2:	492f      	ldr	r1, [pc, #188]	; (80012b0 <HAL_GPIO_Init+0x2bc>)
 80011f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f6:	089b      	lsrs	r3, r3, #2
 80011f8:	3302      	adds	r3, #2
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d006      	beq.n	800121a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800120c:	4b2d      	ldr	r3, [pc, #180]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	492c      	ldr	r1, [pc, #176]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	4313      	orrs	r3, r2
 8001216:	600b      	str	r3, [r1, #0]
 8001218:	e006      	b.n	8001228 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800121a:	4b2a      	ldr	r3, [pc, #168]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	43db      	mvns	r3, r3
 8001222:	4928      	ldr	r1, [pc, #160]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001224:	4013      	ands	r3, r2
 8001226:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d006      	beq.n	8001242 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001234:	4b23      	ldr	r3, [pc, #140]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4922      	ldr	r1, [pc, #136]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	4313      	orrs	r3, r2
 800123e:	604b      	str	r3, [r1, #4]
 8001240:	e006      	b.n	8001250 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001242:	4b20      	ldr	r3, [pc, #128]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	43db      	mvns	r3, r3
 800124a:	491e      	ldr	r1, [pc, #120]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800124c:	4013      	ands	r3, r2
 800124e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d006      	beq.n	800126a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800125c:	4b19      	ldr	r3, [pc, #100]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	4918      	ldr	r1, [pc, #96]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	4313      	orrs	r3, r2
 8001266:	608b      	str	r3, [r1, #8]
 8001268:	e006      	b.n	8001278 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800126a:	4b16      	ldr	r3, [pc, #88]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800126c:	689a      	ldr	r2, [r3, #8]
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	43db      	mvns	r3, r3
 8001272:	4914      	ldr	r1, [pc, #80]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001274:	4013      	ands	r3, r2
 8001276:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d021      	beq.n	80012c8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001284:	4b0f      	ldr	r3, [pc, #60]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 8001286:	68da      	ldr	r2, [r3, #12]
 8001288:	490e      	ldr	r1, [pc, #56]	; (80012c4 <HAL_GPIO_Init+0x2d0>)
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	60cb      	str	r3, [r1, #12]
 8001290:	e021      	b.n	80012d6 <HAL_GPIO_Init+0x2e2>
 8001292:	bf00      	nop
 8001294:	10320000 	.word	0x10320000
 8001298:	10310000 	.word	0x10310000
 800129c:	10220000 	.word	0x10220000
 80012a0:	10210000 	.word	0x10210000
 80012a4:	10120000 	.word	0x10120000
 80012a8:	10110000 	.word	0x10110000
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40010000 	.word	0x40010000
 80012b4:	40010800 	.word	0x40010800
 80012b8:	40010c00 	.word	0x40010c00
 80012bc:	40011000 	.word	0x40011000
 80012c0:	40011400 	.word	0x40011400
 80012c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012c8:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <HAL_GPIO_Init+0x304>)
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	43db      	mvns	r3, r3
 80012d0:	4909      	ldr	r1, [pc, #36]	; (80012f8 <HAL_GPIO_Init+0x304>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80012d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d8:	3301      	adds	r3, #1
 80012da:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e2:	fa22 f303 	lsr.w	r3, r2, r3
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f47f ae8e 	bne.w	8001008 <HAL_GPIO_Init+0x14>
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	372c      	adds	r7, #44	; 0x2c
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	40010400 	.word	0x40010400

080012fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	807b      	strh	r3, [r7, #2]
 8001308:	4613      	mov	r3, r2
 800130a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800130c:	787b      	ldrb	r3, [r7, #1]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001312:	887a      	ldrh	r2, [r7, #2]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001318:	e003      	b.n	8001322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800131a:	887b      	ldrh	r3, [r7, #2]
 800131c:	041a      	lsls	r2, r3, #16
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	611a      	str	r2, [r3, #16]
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001330:	4b03      	ldr	r3, [pc, #12]	; (8001340 <HAL_PWR_EnableBkUpAccess+0x14>)
 8001332:	2201      	movs	r2, #1
 8001334:	601a      	str	r2, [r3, #0]
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	420e0020 	.word	0x420e0020

08001344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e272      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 8087 	beq.w	8001472 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001364:	4b92      	ldr	r3, [pc, #584]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 030c 	and.w	r3, r3, #12
 800136c:	2b04      	cmp	r3, #4
 800136e:	d00c      	beq.n	800138a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001370:	4b8f      	ldr	r3, [pc, #572]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 030c 	and.w	r3, r3, #12
 8001378:	2b08      	cmp	r3, #8
 800137a:	d112      	bne.n	80013a2 <HAL_RCC_OscConfig+0x5e>
 800137c:	4b8c      	ldr	r3, [pc, #560]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001388:	d10b      	bne.n	80013a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138a:	4b89      	ldr	r3, [pc, #548]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d06c      	beq.n	8001470 <HAL_RCC_OscConfig+0x12c>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d168      	bne.n	8001470 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e24c      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013aa:	d106      	bne.n	80013ba <HAL_RCC_OscConfig+0x76>
 80013ac:	4b80      	ldr	r3, [pc, #512]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a7f      	ldr	r2, [pc, #508]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	e02e      	b.n	8001418 <HAL_RCC_OscConfig+0xd4>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10c      	bne.n	80013dc <HAL_RCC_OscConfig+0x98>
 80013c2:	4b7b      	ldr	r3, [pc, #492]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a7a      	ldr	r2, [pc, #488]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	4b78      	ldr	r3, [pc, #480]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a77      	ldr	r2, [pc, #476]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	e01d      	b.n	8001418 <HAL_RCC_OscConfig+0xd4>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013e4:	d10c      	bne.n	8001400 <HAL_RCC_OscConfig+0xbc>
 80013e6:	4b72      	ldr	r3, [pc, #456]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a71      	ldr	r2, [pc, #452]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	4b6f      	ldr	r3, [pc, #444]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a6e      	ldr	r2, [pc, #440]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	e00b      	b.n	8001418 <HAL_RCC_OscConfig+0xd4>
 8001400:	4b6b      	ldr	r3, [pc, #428]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a6a      	ldr	r2, [pc, #424]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b68      	ldr	r3, [pc, #416]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a67      	ldr	r2, [pc, #412]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001416:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d013      	beq.n	8001448 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001420:	f7ff fcd6 	bl	8000dd0 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001428:	f7ff fcd2 	bl	8000dd0 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b64      	cmp	r3, #100	; 0x64
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e200      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143a:	4b5d      	ldr	r3, [pc, #372]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d0f0      	beq.n	8001428 <HAL_RCC_OscConfig+0xe4>
 8001446:	e014      	b.n	8001472 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fcc2 	bl	8000dd0 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001450:	f7ff fcbe 	bl	8000dd0 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b64      	cmp	r3, #100	; 0x64
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e1ec      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001462:	4b53      	ldr	r3, [pc, #332]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x10c>
 800146e:	e000      	b.n	8001472 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d063      	beq.n	8001546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800147e:	4b4c      	ldr	r3, [pc, #304]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00b      	beq.n	80014a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800148a:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b08      	cmp	r3, #8
 8001494:	d11c      	bne.n	80014d0 <HAL_RCC_OscConfig+0x18c>
 8001496:	4b46      	ldr	r3, [pc, #280]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d116      	bne.n	80014d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014a2:	4b43      	ldr	r3, [pc, #268]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d005      	beq.n	80014ba <HAL_RCC_OscConfig+0x176>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d001      	beq.n	80014ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e1c0      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ba:	4b3d      	ldr	r3, [pc, #244]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	00db      	lsls	r3, r3, #3
 80014c8:	4939      	ldr	r1, [pc, #228]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014ca:	4313      	orrs	r3, r2
 80014cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ce:	e03a      	b.n	8001546 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d020      	beq.n	800151a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014d8:	4b36      	ldr	r3, [pc, #216]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 80014da:	2201      	movs	r2, #1
 80014dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014de:	f7ff fc77 	bl	8000dd0 <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e4:	e008      	b.n	80014f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e6:	f7ff fc73 	bl	8000dd0 <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e1a1      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f8:	4b2d      	ldr	r3, [pc, #180]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0f0      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001504:	4b2a      	ldr	r3, [pc, #168]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	00db      	lsls	r3, r3, #3
 8001512:	4927      	ldr	r1, [pc, #156]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001514:	4313      	orrs	r3, r2
 8001516:	600b      	str	r3, [r1, #0]
 8001518:	e015      	b.n	8001546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800151a:	4b26      	ldr	r3, [pc, #152]	; (80015b4 <HAL_RCC_OscConfig+0x270>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff fc56 	bl	8000dd0 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001528:	f7ff fc52 	bl	8000dd0 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e180      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153a:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0308 	and.w	r3, r3, #8
 800154e:	2b00      	cmp	r3, #0
 8001550:	d03a      	beq.n	80015c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d019      	beq.n	800158e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <HAL_RCC_OscConfig+0x274>)
 800155c:	2201      	movs	r2, #1
 800155e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001560:	f7ff fc36 	bl	8000dd0 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001568:	f7ff fc32 	bl	8000dd0 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e160      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001586:	2001      	movs	r0, #1
 8001588:	f000 fac4 	bl	8001b14 <RCC_Delay>
 800158c:	e01c      	b.n	80015c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800158e:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <HAL_RCC_OscConfig+0x274>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001594:	f7ff fc1c 	bl	8000dd0 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800159a:	e00f      	b.n	80015bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff fc18 	bl	8000dd0 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d908      	bls.n	80015bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e146      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
 80015ae:	bf00      	nop
 80015b0:	40021000 	.word	0x40021000
 80015b4:	42420000 	.word	0x42420000
 80015b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015bc:	4b92      	ldr	r3, [pc, #584]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1e9      	bne.n	800159c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	f000 80a6 	beq.w	8001722 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015da:	4b8b      	ldr	r3, [pc, #556]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10d      	bne.n	8001602 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	4b88      	ldr	r3, [pc, #544]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	4a87      	ldr	r2, [pc, #540]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f0:	61d3      	str	r3, [r2, #28]
 80015f2:	4b85      	ldr	r3, [pc, #532]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015fe:	2301      	movs	r3, #1
 8001600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001602:	4b82      	ldr	r3, [pc, #520]	; (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800160a:	2b00      	cmp	r3, #0
 800160c:	d118      	bne.n	8001640 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800160e:	4b7f      	ldr	r3, [pc, #508]	; (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a7e      	ldr	r2, [pc, #504]	; (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800161a:	f7ff fbd9 	bl	8000dd0 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001622:	f7ff fbd5 	bl	8000dd0 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b64      	cmp	r3, #100	; 0x64
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e103      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001634:	4b75      	ldr	r3, [pc, #468]	; (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800163c:	2b00      	cmp	r3, #0
 800163e:	d0f0      	beq.n	8001622 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d106      	bne.n	8001656 <HAL_RCC_OscConfig+0x312>
 8001648:	4b6f      	ldr	r3, [pc, #444]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	4a6e      	ldr	r2, [pc, #440]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	6213      	str	r3, [r2, #32]
 8001654:	e02d      	b.n	80016b2 <HAL_RCC_OscConfig+0x36e>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d10c      	bne.n	8001678 <HAL_RCC_OscConfig+0x334>
 800165e:	4b6a      	ldr	r3, [pc, #424]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	4a69      	ldr	r2, [pc, #420]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001664:	f023 0301 	bic.w	r3, r3, #1
 8001668:	6213      	str	r3, [r2, #32]
 800166a:	4b67      	ldr	r3, [pc, #412]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800166c:	6a1b      	ldr	r3, [r3, #32]
 800166e:	4a66      	ldr	r2, [pc, #408]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001670:	f023 0304 	bic.w	r3, r3, #4
 8001674:	6213      	str	r3, [r2, #32]
 8001676:	e01c      	b.n	80016b2 <HAL_RCC_OscConfig+0x36e>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	2b05      	cmp	r3, #5
 800167e:	d10c      	bne.n	800169a <HAL_RCC_OscConfig+0x356>
 8001680:	4b61      	ldr	r3, [pc, #388]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	4a60      	ldr	r2, [pc, #384]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001686:	f043 0304 	orr.w	r3, r3, #4
 800168a:	6213      	str	r3, [r2, #32]
 800168c:	4b5e      	ldr	r3, [pc, #376]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	4a5d      	ldr	r2, [pc, #372]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	6213      	str	r3, [r2, #32]
 8001698:	e00b      	b.n	80016b2 <HAL_RCC_OscConfig+0x36e>
 800169a:	4b5b      	ldr	r3, [pc, #364]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	4a5a      	ldr	r2, [pc, #360]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016a0:	f023 0301 	bic.w	r3, r3, #1
 80016a4:	6213      	str	r3, [r2, #32]
 80016a6:	4b58      	ldr	r3, [pc, #352]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	4a57      	ldr	r2, [pc, #348]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016ac:	f023 0304 	bic.w	r3, r3, #4
 80016b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d015      	beq.n	80016e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ba:	f7ff fb89 	bl	8000dd0 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c0:	e00a      	b.n	80016d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c2:	f7ff fb85 	bl	8000dd0 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e0b1      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016d8:	4b4b      	ldr	r3, [pc, #300]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0ee      	beq.n	80016c2 <HAL_RCC_OscConfig+0x37e>
 80016e4:	e014      	b.n	8001710 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e6:	f7ff fb73 	bl	8000dd0 <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ec:	e00a      	b.n	8001704 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ee:	f7ff fb6f 	bl	8000dd0 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e09b      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001704:	4b40      	ldr	r3, [pc, #256]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1ee      	bne.n	80016ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001710:	7dfb      	ldrb	r3, [r7, #23]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d105      	bne.n	8001722 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001716:	4b3c      	ldr	r3, [pc, #240]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a3b      	ldr	r2, [pc, #236]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800171c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001720:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 8087 	beq.w	800183a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800172c:	4b36      	ldr	r3, [pc, #216]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 030c 	and.w	r3, r3, #12
 8001734:	2b08      	cmp	r3, #8
 8001736:	d061      	beq.n	80017fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d146      	bne.n	80017ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001740:	4b33      	ldr	r3, [pc, #204]	; (8001810 <HAL_RCC_OscConfig+0x4cc>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fb43 	bl	8000dd0 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fb3f 	bl	8000dd0 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e06d      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001760:	4b29      	ldr	r3, [pc, #164]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f0      	bne.n	800174e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001774:	d108      	bne.n	8001788 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001776:	4b24      	ldr	r3, [pc, #144]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	4921      	ldr	r1, [pc, #132]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001784:	4313      	orrs	r3, r2
 8001786:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001788:	4b1f      	ldr	r3, [pc, #124]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a19      	ldr	r1, [r3, #32]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001798:	430b      	orrs	r3, r1
 800179a:	491b      	ldr	r1, [pc, #108]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_RCC_OscConfig+0x4cc>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a6:	f7ff fb13 	bl	8000dd0 <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ae:	f7ff fb0f 	bl	8000dd0 <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e03d      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f0      	beq.n	80017ae <HAL_RCC_OscConfig+0x46a>
 80017cc:	e035      	b.n	800183a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <HAL_RCC_OscConfig+0x4cc>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d4:	f7ff fafc 	bl	8000dd0 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017dc:	f7ff faf8 	bl	8000dd0 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e026      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ee:	4b06      	ldr	r3, [pc, #24]	; (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f0      	bne.n	80017dc <HAL_RCC_OscConfig+0x498>
 80017fa:	e01e      	b.n	800183a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d107      	bne.n	8001814 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e019      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
 8001808:	40021000 	.word	0x40021000
 800180c:	40007000 	.word	0x40007000
 8001810:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_RCC_OscConfig+0x500>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	429a      	cmp	r2, r3
 8001826:	d106      	bne.n	8001836 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001832:	429a      	cmp	r2, r3
 8001834:	d001      	beq.n	800183a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e000      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40021000 	.word	0x40021000

08001848 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d101      	bne.n	800185c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0d0      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800185c:	4b6a      	ldr	r3, [pc, #424]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	429a      	cmp	r2, r3
 8001868:	d910      	bls.n	800188c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186a:	4b67      	ldr	r3, [pc, #412]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f023 0207 	bic.w	r2, r3, #7
 8001872:	4965      	ldr	r1, [pc, #404]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	4313      	orrs	r3, r2
 8001878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800187a:	4b63      	ldr	r3, [pc, #396]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d001      	beq.n	800188c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e0b8      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d020      	beq.n	80018da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d005      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a4:	4b59      	ldr	r3, [pc, #356]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	4a58      	ldr	r2, [pc, #352]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d005      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018bc:	4b53      	ldr	r3, [pc, #332]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4a52      	ldr	r2, [pc, #328]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c8:	4b50      	ldr	r3, [pc, #320]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	494d      	ldr	r1, [pc, #308]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d040      	beq.n	8001968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d107      	bne.n	80018fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b47      	ldr	r3, [pc, #284]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d115      	bne.n	8001926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e07f      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b02      	cmp	r3, #2
 8001904:	d107      	bne.n	8001916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001906:	4b41      	ldr	r3, [pc, #260]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d109      	bne.n	8001926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e073      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001916:	4b3d      	ldr	r3, [pc, #244]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e06b      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001926:	4b39      	ldr	r3, [pc, #228]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f023 0203 	bic.w	r2, r3, #3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	4936      	ldr	r1, [pc, #216]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001934:	4313      	orrs	r3, r2
 8001936:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001938:	f7ff fa4a 	bl	8000dd0 <HAL_GetTick>
 800193c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193e:	e00a      	b.n	8001956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001940:	f7ff fa46 	bl	8000dd0 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f241 3288 	movw	r2, #5000	; 0x1388
 800194e:	4293      	cmp	r3, r2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e053      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001956:	4b2d      	ldr	r3, [pc, #180]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 020c 	and.w	r2, r3, #12
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	429a      	cmp	r2, r3
 8001966:	d1eb      	bne.n	8001940 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001968:	4b27      	ldr	r3, [pc, #156]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	429a      	cmp	r2, r3
 8001974:	d210      	bcs.n	8001998 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001976:	4b24      	ldr	r3, [pc, #144]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 0207 	bic.w	r2, r3, #7
 800197e:	4922      	ldr	r1, [pc, #136]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b20      	ldr	r3, [pc, #128]	; (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e032      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d008      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a4:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	4916      	ldr	r1, [pc, #88]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d009      	beq.n	80019d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	691b      	ldr	r3, [r3, #16]
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	490e      	ldr	r1, [pc, #56]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019d6:	f000 f821 	bl	8001a1c <HAL_RCC_GetSysClockFreq>
 80019da:	4602      	mov	r2, r0
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	091b      	lsrs	r3, r3, #4
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	490a      	ldr	r1, [pc, #40]	; (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019e8:	5ccb      	ldrb	r3, [r1, r3]
 80019ea:	fa22 f303 	lsr.w	r3, r2, r3
 80019ee:	4a09      	ldr	r2, [pc, #36]	; (8001a14 <HAL_RCC_ClockConfig+0x1cc>)
 80019f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <HAL_RCC_ClockConfig+0x1d0>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff f9a8 	bl	8000d4c <HAL_InitTick>

  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40022000 	.word	0x40022000
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	080034c0 	.word	0x080034c0
 8001a14:	20000040 	.word	0x20000040
 8001a18:	20000044 	.word	0x20000044

08001a1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a1c:	b490      	push	{r4, r7}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a22:	4b29      	ldr	r3, [pc, #164]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0xac>)
 8001a24:	1d3c      	adds	r4, r7, #4
 8001a26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a2c:	f240 2301 	movw	r3, #513	; 0x201
 8001a30:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
 8001a36:	2300      	movs	r3, #0
 8001a38:	61bb      	str	r3, [r7, #24]
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a46:	4b21      	ldr	r3, [pc, #132]	; (8001acc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f003 030c 	and.w	r3, r3, #12
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	d002      	beq.n	8001a5c <HAL_RCC_GetSysClockFreq+0x40>
 8001a56:	2b08      	cmp	r3, #8
 8001a58:	d003      	beq.n	8001a62 <HAL_RCC_GetSysClockFreq+0x46>
 8001a5a:	e02b      	b.n	8001ab4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a5e:	623b      	str	r3, [r7, #32]
      break;
 8001a60:	e02b      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	0c9b      	lsrs	r3, r3, #18
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	3328      	adds	r3, #40	; 0x28
 8001a6c:	443b      	add	r3, r7
 8001a6e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a72:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d012      	beq.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a7e:	4b13      	ldr	r3, [pc, #76]	; (8001acc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	0c5b      	lsrs	r3, r3, #17
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	3328      	adds	r3, #40	; 0x28
 8001a8a:	443b      	add	r3, r7
 8001a8c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a90:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	4a0e      	ldr	r2, [pc, #56]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a96:	fb03 f202 	mul.w	r2, r3, r2
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa2:	e004      	b.n	8001aae <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	4a0b      	ldr	r2, [pc, #44]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aa8:	fb02 f303 	mul.w	r3, r2, r3
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	623b      	str	r3, [r7, #32]
      break;
 8001ab2:	e002      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ab6:	623b      	str	r3, [r7, #32]
      break;
 8001ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aba:	6a3b      	ldr	r3, [r7, #32]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3728      	adds	r7, #40	; 0x28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc90      	pop	{r4, r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	080034a0 	.word	0x080034a0
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	007a1200 	.word	0x007a1200
 8001ad4:	003d0900 	.word	0x003d0900

08001ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001adc:	4b02      	ldr	r3, [pc, #8]	; (8001ae8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr
 8001ae8:	20000040 	.word	0x20000040

08001aec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001af0:	f7ff fff2 	bl	8001ad8 <HAL_RCC_GetHCLKFreq>
 8001af4:	4602      	mov	r2, r0
 8001af6:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	0adb      	lsrs	r3, r3, #11
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	4903      	ldr	r1, [pc, #12]	; (8001b10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b02:	5ccb      	ldrb	r3, [r1, r3]
 8001b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	080034d0 	.word	0x080034d0

08001b14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <RCC_Delay+0x34>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <RCC_Delay+0x38>)
 8001b22:	fba2 2303 	umull	r2, r3, r2, r3
 8001b26:	0a5b      	lsrs	r3, r3, #9
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	fb02 f303 	mul.w	r3, r2, r3
 8001b2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b30:	bf00      	nop
  }
  while (Delay --);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	1e5a      	subs	r2, r3, #1
 8001b36:	60fa      	str	r2, [r7, #12]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f9      	bne.n	8001b30 <RCC_Delay+0x1c>
}
 8001b3c:	bf00      	nop
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	20000040 	.word	0x20000040
 8001b4c:	10624dd3 	.word	0x10624dd3

08001b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d07d      	beq.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b70:	4b4f      	ldr	r3, [pc, #316]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d10d      	bne.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b7c:	4b4c      	ldr	r3, [pc, #304]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	4a4b      	ldr	r2, [pc, #300]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b86:	61d3      	str	r3, [r2, #28]
 8001b88:	4b49      	ldr	r3, [pc, #292]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b90:	60bb      	str	r3, [r7, #8]
 8001b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b94:	2301      	movs	r3, #1
 8001b96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b98:	4b46      	ldr	r3, [pc, #280]	; (8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d118      	bne.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ba4:	4b43      	ldr	r3, [pc, #268]	; (8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a42      	ldr	r2, [pc, #264]	; (8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bb0:	f7ff f90e 	bl	8000dd0 <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb6:	e008      	b.n	8001bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bb8:	f7ff f90a 	bl	8000dd0 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b64      	cmp	r3, #100	; 0x64
 8001bc4:	d901      	bls.n	8001bca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e06d      	b.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bca:	4b3a      	ldr	r3, [pc, #232]	; (8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d0f0      	beq.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bd6:	4b36      	ldr	r3, [pc, #216]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d02e      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d027      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bf4:	4b2e      	ldr	r3, [pc, #184]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bfe:	4b2e      	ldr	r3, [pc, #184]	; (8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c04:	4b2c      	ldr	r3, [pc, #176]	; (8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001c0a:	4a29      	ldr	r2, [pc, #164]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d014      	beq.n	8001c44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1a:	f7ff f8d9 	bl	8000dd0 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c20:	e00a      	b.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c22:	f7ff f8d5 	bl	8000dd0 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e036      	b.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c38:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0ee      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c44:	4b1a      	ldr	r3, [pc, #104]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4917      	ldr	r1, [pc, #92]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c56:	7dfb      	ldrb	r3, [r7, #23]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d105      	bne.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c5c:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c5e:	69db      	ldr	r3, [r3, #28]
 8001c60:	4a13      	ldr	r2, [pc, #76]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0302 	and.w	r3, r3, #2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d008      	beq.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c74:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	490b      	ldr	r1, [pc, #44]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0310 	and.w	r3, r3, #16
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d008      	beq.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	4904      	ldr	r1, [pc, #16]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	40007000 	.word	0x40007000
 8001cb8:	42420440 	.word	0x42420440

08001cbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001cbc:	b590      	push	{r4, r7, lr}
 8001cbe:	b08d      	sub	sp, #52	; 0x34
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001cc4:	4b58      	ldr	r3, [pc, #352]	; (8001e28 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8001cc6:	f107 040c 	add.w	r4, r7, #12
 8001cca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ccc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001cd0:	f240 2301 	movw	r3, #513	; 0x201
 8001cd4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b10      	cmp	r3, #16
 8001cee:	d00a      	beq.n	8001d06 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b10      	cmp	r3, #16
 8001cf4:	f200 808e 	bhi.w	8001e14 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d049      	beq.n	8001d92 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d079      	beq.n	8001df8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001d04:	e086      	b.n	8001e14 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8001d06:	4b49      	ldr	r3, [pc, #292]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001d0c:	4b47      	ldr	r3, [pc, #284]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d07f      	beq.n	8001e18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	0c9b      	lsrs	r3, r3, #18
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	3330      	adds	r3, #48	; 0x30
 8001d22:	443b      	add	r3, r7
 8001d24:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d28:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d017      	beq.n	8001d64 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d34:	4b3d      	ldr	r3, [pc, #244]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	0c5b      	lsrs	r3, r3, #17
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	3330      	adds	r3, #48	; 0x30
 8001d40:	443b      	add	r3, r7
 8001d42:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00d      	beq.n	8001d6e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001d52:	4a37      	ldr	r2, [pc, #220]	; (8001e30 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d56:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	fb02 f303 	mul.w	r3, r2, r3
 8001d60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d62:	e004      	b.n	8001d6e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d64:	6a3b      	ldr	r3, [r7, #32]
 8001d66:	4a33      	ldr	r2, [pc, #204]	; (8001e34 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001d68:	fb02 f303 	mul.w	r3, r2, r3
 8001d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001d6e:	4b2f      	ldr	r3, [pc, #188]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d7a:	d102      	bne.n	8001d82 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8001d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d7e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001d80:	e04a      	b.n	8001e18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8001d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4a2c      	ldr	r2, [pc, #176]	; (8001e38 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001d88:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8c:	085b      	lsrs	r3, r3, #1
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001d90:	e042      	b.n	8001e18 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8001d92:	4b26      	ldr	r3, [pc, #152]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001da2:	d108      	bne.n	8001db6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8001dae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001db4:	e01f      	b.n	8001df6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dc0:	d109      	bne.n	8001dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8001dce:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001dd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dd4:	e00f      	b.n	8001df6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ddc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001de0:	d11c      	bne.n	8001e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8001de2:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d016      	beq.n	8001e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8001dee:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001df4:	e012      	b.n	8001e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8001df6:	e011      	b.n	8001e1c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001df8:	f7ff fe78 	bl	8001aec <HAL_RCC_GetPCLK2Freq>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	0b9b      	lsrs	r3, r3, #14
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	3301      	adds	r3, #1
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001e12:	e004      	b.n	8001e1e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8001e14:	bf00      	nop
 8001e16:	e002      	b.n	8001e1e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8001e18:	bf00      	nop
 8001e1a:	e000      	b.n	8001e1e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8001e1c:	bf00      	nop
    }
  }
  return (frequency);
 8001e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3734      	adds	r7, #52	; 0x34
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd90      	pop	{r4, r7, pc}
 8001e28:	080034b0 	.word	0x080034b0
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	007a1200 	.word	0x007a1200
 8001e34:	003d0900 	.word	0x003d0900
 8001e38:	aaaaaaab 	.word	0xaaaaaaab

08001e3c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e084      	b.n	8001f5c <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	7c5b      	ldrb	r3, [r3, #17]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d105      	bne.n	8001e68 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fe7c 	bl	8000b60 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 fb8d 	bl	800258e <HAL_RTC_WaitForSynchro>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d004      	beq.n	8001e84 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2204      	movs	r2, #4
 8001e7e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e06b      	b.n	8001f5c <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 fc46 	bl	8002716 <RTC_EnterInitMode>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d004      	beq.n	8001e9a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2204      	movs	r2, #4
 8001e94:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e060      	b.n	8001f5c <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f022 0207 	bic.w	r2, r2, #7
 8001ea8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d005      	beq.n	8001ebe <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <HAL_RTC_Init+0x128>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a2b      	ldr	r2, [pc, #172]	; (8001f64 <HAL_RTC_Init+0x128>)
 8001eb8:	f023 0301 	bic.w	r3, r3, #1
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001ebe:	4b29      	ldr	r3, [pc, #164]	; (8001f64 <HAL_RTC_Init+0x128>)
 8001ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec2:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	4926      	ldr	r1, [pc, #152]	; (8001f64 <HAL_RTC_Init+0x128>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed8:	d003      	beq.n	8001ee2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	e00e      	b.n	8001f00 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001ee2:	2001      	movs	r0, #1
 8001ee4:	f7ff feea 	bl	8001cbc <HAL_RCCEx_GetPeriphCLKFreq>
 8001ee8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d104      	bne.n	8001efa <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2204      	movs	r2, #4
 8001ef4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e030      	b.n	8001f5c <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f023 010f 	bic.w	r1, r3, #15
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	0c1a      	lsrs	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	0c1b      	lsrs	r3, r3, #16
 8001f1e:	041b      	lsls	r3, r3, #16
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	b291      	uxth	r1, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	430b      	orrs	r3, r1
 8001f2a:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 fc1a 	bl	8002766 <RTC_ExitInitMode>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d004      	beq.n	8001f42 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2204      	movs	r2, #4
 8001f3c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00c      	b.n	8001f5c <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2201      	movs	r2, #1
 8001f52:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
  }
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40006c00 	.word	0x40006c00

08001f68 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f68:	b590      	push	{r4, r7, lr}
 8001f6a:	b087      	sub	sp, #28
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	2300      	movs	r3, #0
 8001f7a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <HAL_RTC_SetTime+0x20>
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e080      	b.n	800208e <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	7c1b      	ldrb	r3, [r3, #16]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d101      	bne.n	8001f98 <HAL_RTC_SetTime+0x30>
 8001f94:	2302      	movs	r3, #2
 8001f96:	e07a      	b.n	800208e <HAL_RTC_SetTime+0x126>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d113      	bne.n	8001fd2 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001fb4:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	785b      	ldrb	r3, [r3, #1]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	011b      	lsls	r3, r3, #4
 8001fc2:	1a5b      	subs	r3, r3, r1
 8001fc4:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001fc6:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001fcc:	4413      	add	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	e01e      	b.n	8002010 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f000 fc0a 	bl	80027f0 <RTC_Bcd2ToByte>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	461a      	mov	r2, r3
 8001fe0:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001fe4:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	785b      	ldrb	r3, [r3, #1]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fbff 	bl	80027f0 <RTC_Bcd2ToByte>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	1a9b      	subs	r3, r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001ffe:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	789b      	ldrb	r3, [r3, #2]
 8002004:	4618      	mov	r0, r3
 8002006:	f000 fbf3 	bl	80027f0 <RTC_Bcd2ToByte>
 800200a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800200c:	4423      	add	r3, r4
 800200e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002010:	6979      	ldr	r1, [r7, #20]
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	f000 fb18 	bl	8002648 <RTC_WriteTimeCounter>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d007      	beq.n	800202e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2204      	movs	r2, #4
 8002022:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e02f      	b.n	800208e <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0205 	bic.w	r2, r2, #5
 800203c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800203e:	68f8      	ldr	r0, [r7, #12]
 8002040:	f000 fb29 	bl	8002696 <RTC_ReadAlarmCounter>
 8002044:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204c:	d018      	beq.n	8002080 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	429a      	cmp	r2, r3
 8002054:	d214      	bcs.n	8002080 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800205c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002060:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002062:	6939      	ldr	r1, [r7, #16]
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f000 fb2f 	bl	80026c8 <RTC_WriteAlarmCounter>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d007      	beq.n	8002080 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2204      	movs	r2, #4
 8002074:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e006      	b.n	800208e <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2201      	movs	r2, #1
 8002084:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800208c:	2300      	movs	r3, #0
  }
}
 800208e:	4618      	mov	r0, r3
 8002090:	371c      	adds	r7, #28
 8002092:	46bd      	mov	sp, r7
 8002094:	bd90      	pop	{r4, r7, pc}
	...

08002098 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b088      	sub	sp, #32
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61bb      	str	r3, [r7, #24]
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	2300      	movs	r3, #0
 80020b2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <HAL_RTC_GetTime+0x28>
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0b5      	b.n	8002230 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e0ac      	b.n	8002230 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80020d6:	68f8      	ldr	r0, [r7, #12]
 80020d8:	f000 fa86 	bl	80025e8 <RTC_ReadTimeCounter>
 80020dc:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	4a55      	ldr	r2, [pc, #340]	; (8002238 <HAL_RTC_GetTime+0x1a0>)
 80020e2:	fba2 2303 	umull	r2, r3, r2, r3
 80020e6:	0adb      	lsrs	r3, r3, #11
 80020e8:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4b52      	ldr	r3, [pc, #328]	; (8002238 <HAL_RTC_GetTime+0x1a0>)
 80020ee:	fba3 1302 	umull	r1, r3, r3, r2
 80020f2:	0adb      	lsrs	r3, r3, #11
 80020f4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80020f8:	fb01 f303 	mul.w	r3, r1, r3
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	4a4f      	ldr	r2, [pc, #316]	; (800223c <HAL_RTC_GetTime+0x1a4>)
 8002100:	fba2 2303 	umull	r2, r3, r2, r3
 8002104:	095b      	lsrs	r3, r3, #5
 8002106:	b2da      	uxtb	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	4a4a      	ldr	r2, [pc, #296]	; (8002238 <HAL_RTC_GetTime+0x1a0>)
 8002110:	fba2 1203 	umull	r1, r2, r2, r3
 8002114:	0ad2      	lsrs	r2, r2, #11
 8002116:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800211a:	fb01 f202 	mul.w	r2, r1, r2
 800211e:	1a9a      	subs	r2, r3, r2
 8002120:	4b46      	ldr	r3, [pc, #280]	; (800223c <HAL_RTC_GetTime+0x1a4>)
 8002122:	fba3 1302 	umull	r1, r3, r3, r2
 8002126:	0959      	lsrs	r1, r3, #5
 8002128:	460b      	mov	r3, r1
 800212a:	011b      	lsls	r3, r3, #4
 800212c:	1a5b      	subs	r3, r3, r1
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	1ad1      	subs	r1, r2, r3
 8002132:	b2ca      	uxtb	r2, r1
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	2b17      	cmp	r3, #23
 800213c:	d955      	bls.n	80021ea <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	4a3f      	ldr	r2, [pc, #252]	; (8002240 <HAL_RTC_GetTime+0x1a8>)
 8002142:	fba2 2303 	umull	r2, r3, r2, r3
 8002146:	091b      	lsrs	r3, r3, #4
 8002148:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800214a:	6939      	ldr	r1, [r7, #16]
 800214c:	4b3c      	ldr	r3, [pc, #240]	; (8002240 <HAL_RTC_GetTime+0x1a8>)
 800214e:	fba3 2301 	umull	r2, r3, r3, r1
 8002152:	091a      	lsrs	r2, r3, #4
 8002154:	4613      	mov	r3, r2
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	4413      	add	r3, r2
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	1aca      	subs	r2, r1, r3
 800215e:	b2d2      	uxtb	r2, r2
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 fa96 	bl	8002696 <RTC_ReadAlarmCounter>
 800216a:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002172:	d008      	beq.n	8002186 <HAL_RTC_GetTime+0xee>
 8002174:	69fa      	ldr	r2, [r7, #28]
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	429a      	cmp	r2, r3
 800217a:	d904      	bls.n	8002186 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 800217c:	69fa      	ldr	r2, [r7, #28]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	61fb      	str	r3, [r7, #28]
 8002184:	e002      	b.n	800218c <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8002186:	f04f 33ff 	mov.w	r3, #4294967295
 800218a:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	4a2d      	ldr	r2, [pc, #180]	; (8002244 <HAL_RTC_GetTime+0x1ac>)
 8002190:	fb02 f303 	mul.w	r3, r2, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800219a:	69b9      	ldr	r1, [r7, #24]
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f000 fa53 	bl	8002648 <RTC_WriteTimeCounter>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e041      	b.n	8002230 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b2:	d00c      	beq.n	80021ce <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 80021b4:	69fa      	ldr	r2, [r7, #28]
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	4413      	add	r3, r2
 80021ba:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80021bc:	69f9      	ldr	r1, [r7, #28]
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 fa82 	bl	80026c8 <RTC_WriteAlarmCounter>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00a      	beq.n	80021e0 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e030      	b.n	8002230 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80021ce:	69f9      	ldr	r1, [r7, #28]
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f000 fa79 	bl	80026c8 <RTC_WriteAlarmCounter>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e027      	b.n	8002230 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 80021e0:	6979      	ldr	r1, [r7, #20]
 80021e2:	68f8      	ldr	r0, [r7, #12]
 80021e4:	f000 fb21 	bl	800282a <RTC_DateUpdate>
 80021e8:	e003      	b.n	80021f2 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d01a      	beq.n	800222e <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fada 	bl	80027b6 <RTC_ByteToBcd2>
 8002202:	4603      	mov	r3, r0
 8002204:	461a      	mov	r2, r3
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	785b      	ldrb	r3, [r3, #1]
 800220e:	4618      	mov	r0, r3
 8002210:	f000 fad1 	bl	80027b6 <RTC_ByteToBcd2>
 8002214:	4603      	mov	r3, r0
 8002216:	461a      	mov	r2, r3
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	789b      	ldrb	r3, [r3, #2]
 8002220:	4618      	mov	r0, r3
 8002222:	f000 fac8 	bl	80027b6 <RTC_ByteToBcd2>
 8002226:	4603      	mov	r3, r0
 8002228:	461a      	mov	r2, r3
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3720      	adds	r7, #32
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	91a2b3c5 	.word	0x91a2b3c5
 800223c:	88888889 	.word	0x88888889
 8002240:	aaaaaaab 	.word	0xaaaaaaab
 8002244:	00015180 	.word	0x00015180

08002248 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b088      	sub	sp, #32
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
 8002258:	2300      	movs	r3, #0
 800225a:	61bb      	str	r3, [r7, #24]
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d002      	beq.n	800226c <HAL_RTC_SetDate+0x24>
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e097      	b.n	80023a0 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	7c1b      	ldrb	r3, [r3, #16]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_RTC_SetDate+0x34>
 8002278:	2302      	movs	r3, #2
 800227a:	e091      	b.n	80023a0 <HAL_RTC_SetDate+0x158>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2201      	movs	r2, #1
 8002280:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2202      	movs	r2, #2
 8002286:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d10c      	bne.n	80022a8 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	78da      	ldrb	r2, [r3, #3]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	785a      	ldrb	r2, [r3, #1]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	789a      	ldrb	r2, [r3, #2]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	739a      	strb	r2, [r3, #14]
 80022a6:	e01a      	b.n	80022de <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	78db      	ldrb	r3, [r3, #3]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fa9f 	bl	80027f0 <RTC_Bcd2ToByte>
 80022b2:	4603      	mov	r3, r0
 80022b4:	461a      	mov	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	785b      	ldrb	r3, [r3, #1]
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 fa96 	bl	80027f0 <RTC_Bcd2ToByte>
 80022c4:	4603      	mov	r3, r0
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	789b      	ldrb	r3, [r3, #2]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f000 fa8d 	bl	80027f0 <RTC_Bcd2ToByte>
 80022d6:	4603      	mov	r3, r0
 80022d8:	461a      	mov	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	7bdb      	ldrb	r3, [r3, #15]
 80022e2:	4618      	mov	r0, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	7b59      	ldrb	r1, [r3, #13]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	7b9b      	ldrb	r3, [r3, #14]
 80022ec:	461a      	mov	r2, r3
 80022ee:	f000 fb77 	bl	80029e0 <RTC_WeekDayNum>
 80022f2:	4603      	mov	r3, r0
 80022f4:	461a      	mov	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	7b1a      	ldrb	r2, [r3, #12]
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 f970 	bl	80025e8 <RTC_ReadTimeCounter>
 8002308:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	4a26      	ldr	r2, [pc, #152]	; (80023a8 <HAL_RTC_SetDate+0x160>)
 800230e:	fba2 2303 	umull	r2, r3, r2, r3
 8002312:	0adb      	lsrs	r3, r3, #11
 8002314:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2b18      	cmp	r3, #24
 800231a:	d93a      	bls.n	8002392 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	4a23      	ldr	r2, [pc, #140]	; (80023ac <HAL_RTC_SetDate+0x164>)
 8002320:	fba2 2303 	umull	r2, r3, r2, r3
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	4a22      	ldr	r2, [pc, #136]	; (80023b0 <HAL_RTC_SetDate+0x168>)
 8002328:	fb02 f303 	mul.w	r3, r2, r3
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002332:	69f9      	ldr	r1, [r7, #28]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f987 	bl	8002648 <RTC_WriteTimeCounter>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d007      	beq.n	8002350 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2204      	movs	r2, #4
 8002344:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e027      	b.n	80023a0 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f000 f9a0 	bl	8002696 <RTC_ReadAlarmCounter>
 8002356:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235e:	d018      	beq.n	8002392 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	429a      	cmp	r2, r3
 8002366:	d214      	bcs.n	8002392 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800236e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002372:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002374:	69b9      	ldr	r1, [r7, #24]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f9a6 	bl	80026c8 <RTC_WriteAlarmCounter>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d007      	beq.n	8002392 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2204      	movs	r2, #4
 8002386:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e006      	b.n	80023a0 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2201      	movs	r2, #1
 8002396:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3720      	adds	r7, #32
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	91a2b3c5 	.word	0x91a2b3c5
 80023ac:	aaaaaaab 	.word	0xaaaaaaab
 80023b0:	00015180 	.word	0x00015180

080023b4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	2100      	movs	r1, #0
 80023c6:	460a      	mov	r2, r1
 80023c8:	801a      	strh	r2, [r3, #0]
 80023ca:	460a      	mov	r2, r1
 80023cc:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d002      	beq.n	80023da <HAL_RTC_GetDate+0x26>
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e03a      	b.n	8002454 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80023de:	f107 0314 	add.w	r3, r7, #20
 80023e2:	2200      	movs	r2, #0
 80023e4:	4619      	mov	r1, r3
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f7ff fe56 	bl	8002098 <HAL_RTC_GetTime>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e02e      	b.n	8002454 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	7b1a      	ldrb	r2, [r3, #12]
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	7bda      	ldrb	r2, [r3, #15]
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	7b5a      	ldrb	r2, [r3, #13]
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	7b9a      	ldrb	r2, [r3, #14]
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d01a      	beq.n	8002452 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	78db      	ldrb	r3, [r3, #3]
 8002420:	4618      	mov	r0, r3
 8002422:	f000 f9c8 	bl	80027b6 <RTC_ByteToBcd2>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	785b      	ldrb	r3, [r3, #1]
 8002432:	4618      	mov	r0, r3
 8002434:	f000 f9bf 	bl	80027b6 <RTC_ByteToBcd2>
 8002438:	4603      	mov	r3, r0
 800243a:	461a      	mov	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	789b      	ldrb	r3, [r3, #2]
 8002444:	4618      	mov	r0, r3
 8002446:	f000 f9b6 	bl	80027b6 <RTC_ByteToBcd2>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	3718      	adds	r7, #24
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800245c:	b590      	push	{r4, r7, lr}
 800245e:	b089      	sub	sp, #36	; 0x24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8002468:	2300      	movs	r3, #0
 800246a:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 800246c:	f107 0314 	add.w	r3, r7, #20
 8002470:	2100      	movs	r1, #0
 8002472:	460a      	mov	r2, r1
 8002474:	801a      	strh	r2, [r3, #0]
 8002476:	460a      	mov	r2, r1
 8002478:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <HAL_RTC_SetAlarm+0x2a>
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_RTC_SetAlarm+0x2e>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e07d      	b.n	8002586 <HAL_RTC_SetAlarm+0x12a>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	7c1b      	ldrb	r3, [r3, #16]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d101      	bne.n	8002496 <HAL_RTC_SetAlarm+0x3a>
 8002492:	2302      	movs	r3, #2
 8002494:	e077      	b.n	8002586 <HAL_RTC_SetAlarm+0x12a>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2201      	movs	r2, #1
 800249a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2202      	movs	r2, #2
 80024a0:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80024a2:	f107 0314 	add.w	r3, r7, #20
 80024a6:	2200      	movs	r2, #0
 80024a8:	4619      	mov	r1, r3
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f7ff fdf4 	bl	8002098 <HAL_RTC_GetTime>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_RTC_SetAlarm+0x5e>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e065      	b.n	8002586 <HAL_RTC_SetAlarm+0x12a>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80024ba:	7d3b      	ldrb	r3, [r7, #20]
 80024bc:	461a      	mov	r2, r3
 80024be:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80024c2:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 80024c6:	7d7b      	ldrb	r3, [r7, #21]
 80024c8:	4619      	mov	r1, r3
 80024ca:	460b      	mov	r3, r1
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	1a5b      	subs	r3, r3, r1
 80024d0:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80024d2:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 80024d4:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80024d6:	4413      	add	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d113      	bne.n	8002508 <HAL_RTC_SetAlarm+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	461a      	mov	r2, r3
 80024e6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80024ea:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	785b      	ldrb	r3, [r3, #1]
 80024f2:	4619      	mov	r1, r3
 80024f4:	460b      	mov	r3, r1
 80024f6:	011b      	lsls	r3, r3, #4
 80024f8:	1a5b      	subs	r3, r3, r1
 80024fa:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80024fc:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8002502:	4413      	add	r3, r2
 8002504:	61fb      	str	r3, [r7, #28]
 8002506:	e01e      	b.n	8002546 <HAL_RTC_SetAlarm+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4618      	mov	r0, r3
 800250e:	f000 f96f 	bl	80027f0 <RTC_Bcd2ToByte>
 8002512:	4603      	mov	r3, r0
 8002514:	461a      	mov	r2, r3
 8002516:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800251a:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	785b      	ldrb	r3, [r3, #1]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f964 	bl	80027f0 <RTC_Bcd2ToByte>
 8002528:	4603      	mov	r3, r0
 800252a:	461a      	mov	r2, r3
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8002534:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	789b      	ldrb	r3, [r3, #2]
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f958 	bl	80027f0 <RTC_Bcd2ToByte>
 8002540:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8002542:	4423      	add	r3, r4
 8002544:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	429a      	cmp	r2, r3
 800254c:	d205      	bcs.n	800255a <HAL_RTC_SetAlarm+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8002554:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002558:	61fb      	str	r3, [r7, #28]
  }

  /* Write Alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800255a:	69f9      	ldr	r1, [r7, #28]
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	f000 f8b3 	bl	80026c8 <RTC_WriteAlarmCounter>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <HAL_RTC_SetAlarm+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2204      	movs	r2, #4
 800256c:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e006      	b.n	8002586 <HAL_RTC_SetAlarm+0x12a>
  }
  else
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2201      	movs	r2, #1
 800257c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002584:	2300      	movs	r3, #0
  }
}
 8002586:	4618      	mov	r0, r3
 8002588:	3724      	adds	r7, #36	; 0x24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd90      	pop	{r4, r7, pc}

0800258e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b084      	sub	sp, #16
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e01d      	b.n	80025e0 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0208 	bic.w	r2, r2, #8
 80025b2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80025b4:	f7fe fc0c 	bl	8000dd0 <HAL_GetTick>
 80025b8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80025ba:	e009      	b.n	80025d0 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80025bc:	f7fe fc08 	bl	8000dd0 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025ca:	d901      	bls.n	80025d0 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e007      	b.n	80025e0 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0ee      	beq.n	80025bc <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	827b      	strh	r3, [r7, #18]
 80025f4:	2300      	movs	r3, #0
 80025f6:	823b      	strh	r3, [r7, #16]
 80025f8:	2300      	movs	r3, #0
 80025fa:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002618:	8a7a      	ldrh	r2, [r7, #18]
 800261a:	8a3b      	ldrh	r3, [r7, #16]
 800261c:	429a      	cmp	r2, r3
 800261e:	d008      	beq.n	8002632 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8002620:	8a3b      	ldrh	r3, [r7, #16]
 8002622:	041a      	lsls	r2, r3, #16
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	b29b      	uxth	r3, r3
 800262c:	4313      	orrs	r3, r2
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	e004      	b.n	800263c <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002632:	8a7b      	ldrh	r3, [r7, #18]
 8002634:	041a      	lsls	r2, r3, #16
 8002636:	89fb      	ldrh	r3, [r7, #14]
 8002638:	4313      	orrs	r3, r2
 800263a:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800263c:	697b      	ldr	r3, [r7, #20]
}
 800263e:	4618      	mov	r0, r3
 8002640:	371c      	adds	r7, #28
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f85d 	bl	8002716 <RTC_EnterInitMode>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d002      	beq.n	8002668 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
 8002666:	e011      	b.n	800268c <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	0c12      	lsrs	r2, r2, #16
 8002670:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	b292      	uxth	r2, r2
 800267a:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 f872 	bl	8002766 <RTC_ExitInitMode>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002696:	b480      	push	{r7}
 8002698:	b085      	sub	sp, #20
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	81fb      	strh	r3, [r7, #14]
 80026a2:	2300      	movs	r3, #0
 80026a4:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	6a1b      	ldr	r3, [r3, #32]
 80026ac:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b4:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80026b6:	89fb      	ldrh	r3, [r7, #14]
 80026b8:	041a      	lsls	r2, r3, #16
 80026ba:	89bb      	ldrh	r3, [r7, #12]
 80026bc:	4313      	orrs	r3, r2
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026d2:	2300      	movs	r3, #0
 80026d4:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 f81d 	bl	8002716 <RTC_EnterInitMode>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d002      	beq.n	80026e8 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	73fb      	strb	r3, [r7, #15]
 80026e6:	e011      	b.n	800270c <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	0c12      	lsrs	r2, r2, #16
 80026f0:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	b292      	uxth	r2, r2
 80026fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f832 	bl	8002766 <RTC_ExitInitMode>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b084      	sub	sp, #16
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002722:	f7fe fb55 	bl	8000dd0 <HAL_GetTick>
 8002726:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002728:	e009      	b.n	800273e <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800272a:	f7fe fb51 	bl	8000dd0 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002738:	d901      	bls.n	800273e <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e00f      	b.n	800275e <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0ee      	beq.n	800272a <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0210 	orr.w	r2, r2, #16
 800275a:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b084      	sub	sp, #16
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0210 	bic.w	r2, r2, #16
 8002780:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002782:	f7fe fb25 	bl	8000dd0 <HAL_GetTick>
 8002786:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002788:	e009      	b.n	800279e <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800278a:	f7fe fb21 	bl	8000dd0 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002798:	d901      	bls.n	800279e <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e007      	b.n	80027ae <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 0320 	and.w	r3, r3, #32
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0ee      	beq.n	800278a <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b085      	sub	sp, #20
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4603      	mov	r3, r0
 80027be:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80027c4:	e005      	b.n	80027d2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	3301      	adds	r3, #1
 80027ca:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	3b0a      	subs	r3, #10
 80027d0:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2b09      	cmp	r3, #9
 80027d6:	d8f6      	bhi.n	80027c6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	b2db      	uxtb	r3, r3
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3714      	adds	r7, #20
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	091b      	lsrs	r3, r3, #4
 8002802:	b2db      	uxtb	r3, r3
 8002804:	461a      	mov	r2, r3
 8002806:	4613      	mov	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	b2da      	uxtb	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	4413      	add	r3, r2
 800281e:	b2db      	uxtb	r3, r3
}
 8002820:	4618      	mov	r0, r3
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr

0800282a <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	2300      	movs	r3, #0
 800283a:	613b      	str	r3, [r7, #16]
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	7bdb      	ldrb	r3, [r3, #15]
 8002848:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	7b5b      	ldrb	r3, [r3, #13]
 800284e:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	7b9b      	ldrb	r3, [r3, #14]
 8002854:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	e06f      	b.n	800293c <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d011      	beq.n	8002886 <RTC_DateUpdate+0x5c>
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	2b03      	cmp	r3, #3
 8002866:	d00e      	beq.n	8002886 <RTC_DateUpdate+0x5c>
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	2b05      	cmp	r3, #5
 800286c:	d00b      	beq.n	8002886 <RTC_DateUpdate+0x5c>
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	2b07      	cmp	r3, #7
 8002872:	d008      	beq.n	8002886 <RTC_DateUpdate+0x5c>
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	2b08      	cmp	r3, #8
 8002878:	d005      	beq.n	8002886 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	2b0a      	cmp	r3, #10
 800287e:	d002      	beq.n	8002886 <RTC_DateUpdate+0x5c>
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	2b0c      	cmp	r3, #12
 8002884:	d117      	bne.n	80028b6 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b1e      	cmp	r3, #30
 800288a:	d803      	bhi.n	8002894 <RTC_DateUpdate+0x6a>
      {
        day++;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	3301      	adds	r3, #1
 8002890:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002892:	e050      	b.n	8002936 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	2b0c      	cmp	r3, #12
 8002898:	d005      	beq.n	80028a6 <RTC_DateUpdate+0x7c>
        {
          month++;
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	3301      	adds	r3, #1
 800289e:	613b      	str	r3, [r7, #16]
          day = 1U;
 80028a0:	2301      	movs	r3, #1
 80028a2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80028a4:	e047      	b.n	8002936 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80028a6:	2301      	movs	r3, #1
 80028a8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80028aa:	2301      	movs	r3, #1
 80028ac:	60fb      	str	r3, [r7, #12]
          year++;
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	3301      	adds	r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80028b4:	e03f      	b.n	8002936 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	2b04      	cmp	r3, #4
 80028ba:	d008      	beq.n	80028ce <RTC_DateUpdate+0xa4>
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	2b06      	cmp	r3, #6
 80028c0:	d005      	beq.n	80028ce <RTC_DateUpdate+0xa4>
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	2b09      	cmp	r3, #9
 80028c6:	d002      	beq.n	80028ce <RTC_DateUpdate+0xa4>
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	2b0b      	cmp	r3, #11
 80028cc:	d10c      	bne.n	80028e8 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2b1d      	cmp	r3, #29
 80028d2:	d803      	bhi.n	80028dc <RTC_DateUpdate+0xb2>
      {
        day++;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	3301      	adds	r3, #1
 80028d8:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80028da:	e02c      	b.n	8002936 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	3301      	adds	r3, #1
 80028e0:	613b      	str	r3, [r7, #16]
        day = 1U;
 80028e2:	2301      	movs	r3, #1
 80028e4:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80028e6:	e026      	b.n	8002936 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d123      	bne.n	8002936 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2b1b      	cmp	r3, #27
 80028f2:	d803      	bhi.n	80028fc <RTC_DateUpdate+0xd2>
      {
        day++;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	3301      	adds	r3, #1
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	e01c      	b.n	8002936 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2b1c      	cmp	r3, #28
 8002900:	d111      	bne.n	8002926 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	b29b      	uxth	r3, r3
 8002906:	4618      	mov	r0, r3
 8002908:	f000 f838 	bl	800297c <RTC_IsLeapYear>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <RTC_DateUpdate+0xf0>
        {
          day++;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	3301      	adds	r3, #1
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	e00d      	b.n	8002936 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	3301      	adds	r3, #1
 800291e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002920:	2301      	movs	r3, #1
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	e007      	b.n	8002936 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b1d      	cmp	r3, #29
 800292a:	d104      	bne.n	8002936 <RTC_DateUpdate+0x10c>
      {
        month++;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	3301      	adds	r3, #1
 8002930:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002932:	2301      	movs	r3, #1
 8002934:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	3301      	adds	r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d38b      	bcc.n	800285c <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	b2da      	uxtb	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	b2da      	uxtb	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	b2da      	uxtb	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	b2db      	uxtb	r3, r3
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	4619      	mov	r1, r3
 8002966:	6978      	ldr	r0, [r7, #20]
 8002968:	f000 f83a 	bl	80029e0 <RTC_WeekDayNum>
 800296c:	4603      	mov	r3, r0
 800296e:	461a      	mov	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	731a      	strb	r2, [r3, #12]
}
 8002974:	bf00      	nop
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002986:	88fb      	ldrh	r3, [r7, #6]
 8002988:	f003 0303 	and.w	r3, r3, #3
 800298c:	b29b      	uxth	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002992:	2300      	movs	r3, #0
 8002994:	e01d      	b.n	80029d2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002996:	88fb      	ldrh	r3, [r7, #6]
 8002998:	4a10      	ldr	r2, [pc, #64]	; (80029dc <RTC_IsLeapYear+0x60>)
 800299a:	fba2 1203 	umull	r1, r2, r2, r3
 800299e:	0952      	lsrs	r2, r2, #5
 80029a0:	2164      	movs	r1, #100	; 0x64
 80029a2:	fb01 f202 	mul.w	r2, r1, r2
 80029a6:	1a9b      	subs	r3, r3, r2
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e00f      	b.n	80029d2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80029b2:	88fb      	ldrh	r3, [r7, #6]
 80029b4:	4a09      	ldr	r2, [pc, #36]	; (80029dc <RTC_IsLeapYear+0x60>)
 80029b6:	fba2 1203 	umull	r1, r2, r2, r3
 80029ba:	09d2      	lsrs	r2, r2, #7
 80029bc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80029c0:	fb01 f202 	mul.w	r2, r1, r2
 80029c4:	1a9b      	subs	r3, r3, r2
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d101      	bne.n	80029d0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e000      	b.n	80029d2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80029d0:	2300      	movs	r3, #0
  }
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	51eb851f 	.word	0x51eb851f

080029e0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	460b      	mov	r3, r1
 80029ea:	70fb      	strb	r3, [r7, #3]
 80029ec:	4613      	mov	r3, r2
 80029ee:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60bb      	str	r3, [r7, #8]
 80029f4:	2300      	movs	r3, #0
 80029f6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80029fe:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002a00:	78fb      	ldrb	r3, [r7, #3]
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d82d      	bhi.n	8002a62 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	1a9b      	subs	r3, r3, r2
 8002a12:	4a2c      	ldr	r2, [pc, #176]	; (8002ac4 <RTC_WeekDayNum+0xe4>)
 8002a14:	fba2 2303 	umull	r2, r3, r2, r3
 8002a18:	085a      	lsrs	r2, r3, #1
 8002a1a:	78bb      	ldrb	r3, [r7, #2]
 8002a1c:	441a      	add	r2, r3
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	441a      	add	r2, r3
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	089b      	lsrs	r3, r3, #2
 8002a28:	441a      	add	r2, r3
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	4926      	ldr	r1, [pc, #152]	; (8002ac8 <RTC_WeekDayNum+0xe8>)
 8002a30:	fba1 1303 	umull	r1, r3, r1, r3
 8002a34:	095b      	lsrs	r3, r3, #5
 8002a36:	1ad2      	subs	r2, r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	4922      	ldr	r1, [pc, #136]	; (8002ac8 <RTC_WeekDayNum+0xe8>)
 8002a3e:	fba1 1303 	umull	r1, r3, r1, r3
 8002a42:	09db      	lsrs	r3, r3, #7
 8002a44:	4413      	add	r3, r2
 8002a46:	1d1a      	adds	r2, r3, #4
 8002a48:	4b20      	ldr	r3, [pc, #128]	; (8002acc <RTC_WeekDayNum+0xec>)
 8002a4a:	fba3 1302 	umull	r1, r3, r3, r2
 8002a4e:	1ad1      	subs	r1, r2, r3
 8002a50:	0849      	lsrs	r1, r1, #1
 8002a52:	440b      	add	r3, r1
 8002a54:	0899      	lsrs	r1, r3, #2
 8002a56:	460b      	mov	r3, r1
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	1a5b      	subs	r3, r3, r1
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	e029      	b.n	8002ab6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002a62:	78fa      	ldrb	r2, [r7, #3]
 8002a64:	4613      	mov	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	4413      	add	r3, r2
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	1a9b      	subs	r3, r3, r2
 8002a6e:	4a15      	ldr	r2, [pc, #84]	; (8002ac4 <RTC_WeekDayNum+0xe4>)
 8002a70:	fba2 2303 	umull	r2, r3, r2, r3
 8002a74:	085a      	lsrs	r2, r3, #1
 8002a76:	78bb      	ldrb	r3, [r7, #2]
 8002a78:	441a      	add	r2, r3
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	441a      	add	r2, r3
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	441a      	add	r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4910      	ldr	r1, [pc, #64]	; (8002ac8 <RTC_WeekDayNum+0xe8>)
 8002a88:	fba1 1303 	umull	r1, r3, r1, r3
 8002a8c:	095b      	lsrs	r3, r3, #5
 8002a8e:	1ad2      	subs	r2, r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	490d      	ldr	r1, [pc, #52]	; (8002ac8 <RTC_WeekDayNum+0xe8>)
 8002a94:	fba1 1303 	umull	r1, r3, r1, r3
 8002a98:	09db      	lsrs	r3, r3, #7
 8002a9a:	4413      	add	r3, r2
 8002a9c:	1c9a      	adds	r2, r3, #2
 8002a9e:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <RTC_WeekDayNum+0xec>)
 8002aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8002aa4:	1ad1      	subs	r1, r2, r3
 8002aa6:	0849      	lsrs	r1, r1, #1
 8002aa8:	440b      	add	r3, r1
 8002aaa:	0899      	lsrs	r1, r3, #2
 8002aac:	460b      	mov	r3, r1
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	1a5b      	subs	r3, r3, r1
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	b2db      	uxtb	r3, r3
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	38e38e39 	.word	0x38e38e39
 8002ac8:	51eb851f 	.word	0x51eb851f
 8002acc:	24924925 	.word	0x24924925

08002ad0 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8002ae0:	4b07      	ldr	r3, [pc, #28]	; (8002b00 <HAL_RTCEx_BKUPWrite+0x30>)
 8002ae2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	4413      	add	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	b292      	uxth	r2, r2
 8002af4:	601a      	str	r2, [r3, #0]
}
 8002af6:	bf00      	nop
 8002af8:	371c      	adds	r7, #28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr
 8002b00:	40006c00 	.word	0x40006c00

08002b04 <siprintf>:
 8002b04:	b40e      	push	{r1, r2, r3}
 8002b06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002b0a:	b500      	push	{lr}
 8002b0c:	b09c      	sub	sp, #112	; 0x70
 8002b0e:	ab1d      	add	r3, sp, #116	; 0x74
 8002b10:	9002      	str	r0, [sp, #8]
 8002b12:	9006      	str	r0, [sp, #24]
 8002b14:	9107      	str	r1, [sp, #28]
 8002b16:	9104      	str	r1, [sp, #16]
 8002b18:	4808      	ldr	r0, [pc, #32]	; (8002b3c <siprintf+0x38>)
 8002b1a:	4909      	ldr	r1, [pc, #36]	; (8002b40 <siprintf+0x3c>)
 8002b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b20:	9105      	str	r1, [sp, #20]
 8002b22:	6800      	ldr	r0, [r0, #0]
 8002b24:	a902      	add	r1, sp, #8
 8002b26:	9301      	str	r3, [sp, #4]
 8002b28:	f000 f98e 	bl	8002e48 <_svfiprintf_r>
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	9b02      	ldr	r3, [sp, #8]
 8002b30:	701a      	strb	r2, [r3, #0]
 8002b32:	b01c      	add	sp, #112	; 0x70
 8002b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b38:	b003      	add	sp, #12
 8002b3a:	4770      	bx	lr
 8002b3c:	20000098 	.word	0x20000098
 8002b40:	ffff0208 	.word	0xffff0208

08002b44 <memset>:
 8002b44:	4603      	mov	r3, r0
 8002b46:	4402      	add	r2, r0
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d100      	bne.n	8002b4e <memset+0xa>
 8002b4c:	4770      	bx	lr
 8002b4e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b52:	e7f9      	b.n	8002b48 <memset+0x4>

08002b54 <__errno>:
 8002b54:	4b01      	ldr	r3, [pc, #4]	; (8002b5c <__errno+0x8>)
 8002b56:	6818      	ldr	r0, [r3, #0]
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20000098 	.word	0x20000098

08002b60 <__libc_init_array>:
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	2600      	movs	r6, #0
 8002b64:	4d0c      	ldr	r5, [pc, #48]	; (8002b98 <__libc_init_array+0x38>)
 8002b66:	4c0d      	ldr	r4, [pc, #52]	; (8002b9c <__libc_init_array+0x3c>)
 8002b68:	1b64      	subs	r4, r4, r5
 8002b6a:	10a4      	asrs	r4, r4, #2
 8002b6c:	42a6      	cmp	r6, r4
 8002b6e:	d109      	bne.n	8002b84 <__libc_init_array+0x24>
 8002b70:	f000 fc7a 	bl	8003468 <_init>
 8002b74:	2600      	movs	r6, #0
 8002b76:	4d0a      	ldr	r5, [pc, #40]	; (8002ba0 <__libc_init_array+0x40>)
 8002b78:	4c0a      	ldr	r4, [pc, #40]	; (8002ba4 <__libc_init_array+0x44>)
 8002b7a:	1b64      	subs	r4, r4, r5
 8002b7c:	10a4      	asrs	r4, r4, #2
 8002b7e:	42a6      	cmp	r6, r4
 8002b80:	d105      	bne.n	8002b8e <__libc_init_array+0x2e>
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b88:	4798      	blx	r3
 8002b8a:	3601      	adds	r6, #1
 8002b8c:	e7ee      	b.n	8002b6c <__libc_init_array+0xc>
 8002b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b92:	4798      	blx	r3
 8002b94:	3601      	adds	r6, #1
 8002b96:	e7f2      	b.n	8002b7e <__libc_init_array+0x1e>
 8002b98:	0800350c 	.word	0x0800350c
 8002b9c:	0800350c 	.word	0x0800350c
 8002ba0:	0800350c 	.word	0x0800350c
 8002ba4:	08003510 	.word	0x08003510

08002ba8 <__retarget_lock_acquire_recursive>:
 8002ba8:	4770      	bx	lr

08002baa <__retarget_lock_release_recursive>:
 8002baa:	4770      	bx	lr

08002bac <_free_r>:
 8002bac:	b538      	push	{r3, r4, r5, lr}
 8002bae:	4605      	mov	r5, r0
 8002bb0:	2900      	cmp	r1, #0
 8002bb2:	d040      	beq.n	8002c36 <_free_r+0x8a>
 8002bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bb8:	1f0c      	subs	r4, r1, #4
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	bfb8      	it	lt
 8002bbe:	18e4      	addlt	r4, r4, r3
 8002bc0:	f000 f8dc 	bl	8002d7c <__malloc_lock>
 8002bc4:	4a1c      	ldr	r2, [pc, #112]	; (8002c38 <_free_r+0x8c>)
 8002bc6:	6813      	ldr	r3, [r2, #0]
 8002bc8:	b933      	cbnz	r3, 8002bd8 <_free_r+0x2c>
 8002bca:	6063      	str	r3, [r4, #4]
 8002bcc:	6014      	str	r4, [r2, #0]
 8002bce:	4628      	mov	r0, r5
 8002bd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bd4:	f000 b8d8 	b.w	8002d88 <__malloc_unlock>
 8002bd8:	42a3      	cmp	r3, r4
 8002bda:	d908      	bls.n	8002bee <_free_r+0x42>
 8002bdc:	6820      	ldr	r0, [r4, #0]
 8002bde:	1821      	adds	r1, r4, r0
 8002be0:	428b      	cmp	r3, r1
 8002be2:	bf01      	itttt	eq
 8002be4:	6819      	ldreq	r1, [r3, #0]
 8002be6:	685b      	ldreq	r3, [r3, #4]
 8002be8:	1809      	addeq	r1, r1, r0
 8002bea:	6021      	streq	r1, [r4, #0]
 8002bec:	e7ed      	b.n	8002bca <_free_r+0x1e>
 8002bee:	461a      	mov	r2, r3
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	b10b      	cbz	r3, 8002bf8 <_free_r+0x4c>
 8002bf4:	42a3      	cmp	r3, r4
 8002bf6:	d9fa      	bls.n	8002bee <_free_r+0x42>
 8002bf8:	6811      	ldr	r1, [r2, #0]
 8002bfa:	1850      	adds	r0, r2, r1
 8002bfc:	42a0      	cmp	r0, r4
 8002bfe:	d10b      	bne.n	8002c18 <_free_r+0x6c>
 8002c00:	6820      	ldr	r0, [r4, #0]
 8002c02:	4401      	add	r1, r0
 8002c04:	1850      	adds	r0, r2, r1
 8002c06:	4283      	cmp	r3, r0
 8002c08:	6011      	str	r1, [r2, #0]
 8002c0a:	d1e0      	bne.n	8002bce <_free_r+0x22>
 8002c0c:	6818      	ldr	r0, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	4408      	add	r0, r1
 8002c12:	6010      	str	r0, [r2, #0]
 8002c14:	6053      	str	r3, [r2, #4]
 8002c16:	e7da      	b.n	8002bce <_free_r+0x22>
 8002c18:	d902      	bls.n	8002c20 <_free_r+0x74>
 8002c1a:	230c      	movs	r3, #12
 8002c1c:	602b      	str	r3, [r5, #0]
 8002c1e:	e7d6      	b.n	8002bce <_free_r+0x22>
 8002c20:	6820      	ldr	r0, [r4, #0]
 8002c22:	1821      	adds	r1, r4, r0
 8002c24:	428b      	cmp	r3, r1
 8002c26:	bf01      	itttt	eq
 8002c28:	6819      	ldreq	r1, [r3, #0]
 8002c2a:	685b      	ldreq	r3, [r3, #4]
 8002c2c:	1809      	addeq	r1, r1, r0
 8002c2e:	6021      	streq	r1, [r4, #0]
 8002c30:	6063      	str	r3, [r4, #4]
 8002c32:	6054      	str	r4, [r2, #4]
 8002c34:	e7cb      	b.n	8002bce <_free_r+0x22>
 8002c36:	bd38      	pop	{r3, r4, r5, pc}
 8002c38:	20000240 	.word	0x20000240

08002c3c <sbrk_aligned>:
 8002c3c:	b570      	push	{r4, r5, r6, lr}
 8002c3e:	4e0e      	ldr	r6, [pc, #56]	; (8002c78 <sbrk_aligned+0x3c>)
 8002c40:	460c      	mov	r4, r1
 8002c42:	6831      	ldr	r1, [r6, #0]
 8002c44:	4605      	mov	r5, r0
 8002c46:	b911      	cbnz	r1, 8002c4e <sbrk_aligned+0x12>
 8002c48:	f000 fbaa 	bl	80033a0 <_sbrk_r>
 8002c4c:	6030      	str	r0, [r6, #0]
 8002c4e:	4621      	mov	r1, r4
 8002c50:	4628      	mov	r0, r5
 8002c52:	f000 fba5 	bl	80033a0 <_sbrk_r>
 8002c56:	1c43      	adds	r3, r0, #1
 8002c58:	d00a      	beq.n	8002c70 <sbrk_aligned+0x34>
 8002c5a:	1cc4      	adds	r4, r0, #3
 8002c5c:	f024 0403 	bic.w	r4, r4, #3
 8002c60:	42a0      	cmp	r0, r4
 8002c62:	d007      	beq.n	8002c74 <sbrk_aligned+0x38>
 8002c64:	1a21      	subs	r1, r4, r0
 8002c66:	4628      	mov	r0, r5
 8002c68:	f000 fb9a 	bl	80033a0 <_sbrk_r>
 8002c6c:	3001      	adds	r0, #1
 8002c6e:	d101      	bne.n	8002c74 <sbrk_aligned+0x38>
 8002c70:	f04f 34ff 	mov.w	r4, #4294967295
 8002c74:	4620      	mov	r0, r4
 8002c76:	bd70      	pop	{r4, r5, r6, pc}
 8002c78:	20000244 	.word	0x20000244

08002c7c <_malloc_r>:
 8002c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c80:	1ccd      	adds	r5, r1, #3
 8002c82:	f025 0503 	bic.w	r5, r5, #3
 8002c86:	3508      	adds	r5, #8
 8002c88:	2d0c      	cmp	r5, #12
 8002c8a:	bf38      	it	cc
 8002c8c:	250c      	movcc	r5, #12
 8002c8e:	2d00      	cmp	r5, #0
 8002c90:	4607      	mov	r7, r0
 8002c92:	db01      	blt.n	8002c98 <_malloc_r+0x1c>
 8002c94:	42a9      	cmp	r1, r5
 8002c96:	d905      	bls.n	8002ca4 <_malloc_r+0x28>
 8002c98:	230c      	movs	r3, #12
 8002c9a:	2600      	movs	r6, #0
 8002c9c:	603b      	str	r3, [r7, #0]
 8002c9e:	4630      	mov	r0, r6
 8002ca0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ca4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002d78 <_malloc_r+0xfc>
 8002ca8:	f000 f868 	bl	8002d7c <__malloc_lock>
 8002cac:	f8d8 3000 	ldr.w	r3, [r8]
 8002cb0:	461c      	mov	r4, r3
 8002cb2:	bb5c      	cbnz	r4, 8002d0c <_malloc_r+0x90>
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	4638      	mov	r0, r7
 8002cb8:	f7ff ffc0 	bl	8002c3c <sbrk_aligned>
 8002cbc:	1c43      	adds	r3, r0, #1
 8002cbe:	4604      	mov	r4, r0
 8002cc0:	d155      	bne.n	8002d6e <_malloc_r+0xf2>
 8002cc2:	f8d8 4000 	ldr.w	r4, [r8]
 8002cc6:	4626      	mov	r6, r4
 8002cc8:	2e00      	cmp	r6, #0
 8002cca:	d145      	bne.n	8002d58 <_malloc_r+0xdc>
 8002ccc:	2c00      	cmp	r4, #0
 8002cce:	d048      	beq.n	8002d62 <_malloc_r+0xe6>
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	4631      	mov	r1, r6
 8002cd4:	4638      	mov	r0, r7
 8002cd6:	eb04 0903 	add.w	r9, r4, r3
 8002cda:	f000 fb61 	bl	80033a0 <_sbrk_r>
 8002cde:	4581      	cmp	r9, r0
 8002ce0:	d13f      	bne.n	8002d62 <_malloc_r+0xe6>
 8002ce2:	6821      	ldr	r1, [r4, #0]
 8002ce4:	4638      	mov	r0, r7
 8002ce6:	1a6d      	subs	r5, r5, r1
 8002ce8:	4629      	mov	r1, r5
 8002cea:	f7ff ffa7 	bl	8002c3c <sbrk_aligned>
 8002cee:	3001      	adds	r0, #1
 8002cf0:	d037      	beq.n	8002d62 <_malloc_r+0xe6>
 8002cf2:	6823      	ldr	r3, [r4, #0]
 8002cf4:	442b      	add	r3, r5
 8002cf6:	6023      	str	r3, [r4, #0]
 8002cf8:	f8d8 3000 	ldr.w	r3, [r8]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d038      	beq.n	8002d72 <_malloc_r+0xf6>
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	42a2      	cmp	r2, r4
 8002d04:	d12b      	bne.n	8002d5e <_malloc_r+0xe2>
 8002d06:	2200      	movs	r2, #0
 8002d08:	605a      	str	r2, [r3, #4]
 8002d0a:	e00f      	b.n	8002d2c <_malloc_r+0xb0>
 8002d0c:	6822      	ldr	r2, [r4, #0]
 8002d0e:	1b52      	subs	r2, r2, r5
 8002d10:	d41f      	bmi.n	8002d52 <_malloc_r+0xd6>
 8002d12:	2a0b      	cmp	r2, #11
 8002d14:	d917      	bls.n	8002d46 <_malloc_r+0xca>
 8002d16:	1961      	adds	r1, r4, r5
 8002d18:	42a3      	cmp	r3, r4
 8002d1a:	6025      	str	r5, [r4, #0]
 8002d1c:	bf18      	it	ne
 8002d1e:	6059      	strne	r1, [r3, #4]
 8002d20:	6863      	ldr	r3, [r4, #4]
 8002d22:	bf08      	it	eq
 8002d24:	f8c8 1000 	streq.w	r1, [r8]
 8002d28:	5162      	str	r2, [r4, r5]
 8002d2a:	604b      	str	r3, [r1, #4]
 8002d2c:	4638      	mov	r0, r7
 8002d2e:	f104 060b 	add.w	r6, r4, #11
 8002d32:	f000 f829 	bl	8002d88 <__malloc_unlock>
 8002d36:	f026 0607 	bic.w	r6, r6, #7
 8002d3a:	1d23      	adds	r3, r4, #4
 8002d3c:	1af2      	subs	r2, r6, r3
 8002d3e:	d0ae      	beq.n	8002c9e <_malloc_r+0x22>
 8002d40:	1b9b      	subs	r3, r3, r6
 8002d42:	50a3      	str	r3, [r4, r2]
 8002d44:	e7ab      	b.n	8002c9e <_malloc_r+0x22>
 8002d46:	42a3      	cmp	r3, r4
 8002d48:	6862      	ldr	r2, [r4, #4]
 8002d4a:	d1dd      	bne.n	8002d08 <_malloc_r+0x8c>
 8002d4c:	f8c8 2000 	str.w	r2, [r8]
 8002d50:	e7ec      	b.n	8002d2c <_malloc_r+0xb0>
 8002d52:	4623      	mov	r3, r4
 8002d54:	6864      	ldr	r4, [r4, #4]
 8002d56:	e7ac      	b.n	8002cb2 <_malloc_r+0x36>
 8002d58:	4634      	mov	r4, r6
 8002d5a:	6876      	ldr	r6, [r6, #4]
 8002d5c:	e7b4      	b.n	8002cc8 <_malloc_r+0x4c>
 8002d5e:	4613      	mov	r3, r2
 8002d60:	e7cc      	b.n	8002cfc <_malloc_r+0x80>
 8002d62:	230c      	movs	r3, #12
 8002d64:	4638      	mov	r0, r7
 8002d66:	603b      	str	r3, [r7, #0]
 8002d68:	f000 f80e 	bl	8002d88 <__malloc_unlock>
 8002d6c:	e797      	b.n	8002c9e <_malloc_r+0x22>
 8002d6e:	6025      	str	r5, [r4, #0]
 8002d70:	e7dc      	b.n	8002d2c <_malloc_r+0xb0>
 8002d72:	605b      	str	r3, [r3, #4]
 8002d74:	deff      	udf	#255	; 0xff
 8002d76:	bf00      	nop
 8002d78:	20000240 	.word	0x20000240

08002d7c <__malloc_lock>:
 8002d7c:	4801      	ldr	r0, [pc, #4]	; (8002d84 <__malloc_lock+0x8>)
 8002d7e:	f7ff bf13 	b.w	8002ba8 <__retarget_lock_acquire_recursive>
 8002d82:	bf00      	nop
 8002d84:	2000023c 	.word	0x2000023c

08002d88 <__malloc_unlock>:
 8002d88:	4801      	ldr	r0, [pc, #4]	; (8002d90 <__malloc_unlock+0x8>)
 8002d8a:	f7ff bf0e 	b.w	8002baa <__retarget_lock_release_recursive>
 8002d8e:	bf00      	nop
 8002d90:	2000023c 	.word	0x2000023c

08002d94 <__ssputs_r>:
 8002d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d98:	461f      	mov	r7, r3
 8002d9a:	688e      	ldr	r6, [r1, #8]
 8002d9c:	4682      	mov	sl, r0
 8002d9e:	42be      	cmp	r6, r7
 8002da0:	460c      	mov	r4, r1
 8002da2:	4690      	mov	r8, r2
 8002da4:	680b      	ldr	r3, [r1, #0]
 8002da6:	d82c      	bhi.n	8002e02 <__ssputs_r+0x6e>
 8002da8:	898a      	ldrh	r2, [r1, #12]
 8002daa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002dae:	d026      	beq.n	8002dfe <__ssputs_r+0x6a>
 8002db0:	6965      	ldr	r5, [r4, #20]
 8002db2:	6909      	ldr	r1, [r1, #16]
 8002db4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002db8:	eba3 0901 	sub.w	r9, r3, r1
 8002dbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002dc0:	1c7b      	adds	r3, r7, #1
 8002dc2:	444b      	add	r3, r9
 8002dc4:	106d      	asrs	r5, r5, #1
 8002dc6:	429d      	cmp	r5, r3
 8002dc8:	bf38      	it	cc
 8002dca:	461d      	movcc	r5, r3
 8002dcc:	0553      	lsls	r3, r2, #21
 8002dce:	d527      	bpl.n	8002e20 <__ssputs_r+0x8c>
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	f7ff ff53 	bl	8002c7c <_malloc_r>
 8002dd6:	4606      	mov	r6, r0
 8002dd8:	b360      	cbz	r0, 8002e34 <__ssputs_r+0xa0>
 8002dda:	464a      	mov	r2, r9
 8002ddc:	6921      	ldr	r1, [r4, #16]
 8002dde:	f000 fafd 	bl	80033dc <memcpy>
 8002de2:	89a3      	ldrh	r3, [r4, #12]
 8002de4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dec:	81a3      	strh	r3, [r4, #12]
 8002dee:	6126      	str	r6, [r4, #16]
 8002df0:	444e      	add	r6, r9
 8002df2:	6026      	str	r6, [r4, #0]
 8002df4:	463e      	mov	r6, r7
 8002df6:	6165      	str	r5, [r4, #20]
 8002df8:	eba5 0509 	sub.w	r5, r5, r9
 8002dfc:	60a5      	str	r5, [r4, #8]
 8002dfe:	42be      	cmp	r6, r7
 8002e00:	d900      	bls.n	8002e04 <__ssputs_r+0x70>
 8002e02:	463e      	mov	r6, r7
 8002e04:	4632      	mov	r2, r6
 8002e06:	4641      	mov	r1, r8
 8002e08:	6820      	ldr	r0, [r4, #0]
 8002e0a:	f000 faaf 	bl	800336c <memmove>
 8002e0e:	2000      	movs	r0, #0
 8002e10:	68a3      	ldr	r3, [r4, #8]
 8002e12:	1b9b      	subs	r3, r3, r6
 8002e14:	60a3      	str	r3, [r4, #8]
 8002e16:	6823      	ldr	r3, [r4, #0]
 8002e18:	4433      	add	r3, r6
 8002e1a:	6023      	str	r3, [r4, #0]
 8002e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e20:	462a      	mov	r2, r5
 8002e22:	f000 fae9 	bl	80033f8 <_realloc_r>
 8002e26:	4606      	mov	r6, r0
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	d1e0      	bne.n	8002dee <__ssputs_r+0x5a>
 8002e2c:	4650      	mov	r0, sl
 8002e2e:	6921      	ldr	r1, [r4, #16]
 8002e30:	f7ff febc 	bl	8002bac <_free_r>
 8002e34:	230c      	movs	r3, #12
 8002e36:	f8ca 3000 	str.w	r3, [sl]
 8002e3a:	89a3      	ldrh	r3, [r4, #12]
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e44:	81a3      	strh	r3, [r4, #12]
 8002e46:	e7e9      	b.n	8002e1c <__ssputs_r+0x88>

08002e48 <_svfiprintf_r>:
 8002e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e4c:	4698      	mov	r8, r3
 8002e4e:	898b      	ldrh	r3, [r1, #12]
 8002e50:	4607      	mov	r7, r0
 8002e52:	061b      	lsls	r3, r3, #24
 8002e54:	460d      	mov	r5, r1
 8002e56:	4614      	mov	r4, r2
 8002e58:	b09d      	sub	sp, #116	; 0x74
 8002e5a:	d50e      	bpl.n	8002e7a <_svfiprintf_r+0x32>
 8002e5c:	690b      	ldr	r3, [r1, #16]
 8002e5e:	b963      	cbnz	r3, 8002e7a <_svfiprintf_r+0x32>
 8002e60:	2140      	movs	r1, #64	; 0x40
 8002e62:	f7ff ff0b 	bl	8002c7c <_malloc_r>
 8002e66:	6028      	str	r0, [r5, #0]
 8002e68:	6128      	str	r0, [r5, #16]
 8002e6a:	b920      	cbnz	r0, 8002e76 <_svfiprintf_r+0x2e>
 8002e6c:	230c      	movs	r3, #12
 8002e6e:	603b      	str	r3, [r7, #0]
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	e0d0      	b.n	8003018 <_svfiprintf_r+0x1d0>
 8002e76:	2340      	movs	r3, #64	; 0x40
 8002e78:	616b      	str	r3, [r5, #20]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	9309      	str	r3, [sp, #36]	; 0x24
 8002e7e:	2320      	movs	r3, #32
 8002e80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e84:	2330      	movs	r3, #48	; 0x30
 8002e86:	f04f 0901 	mov.w	r9, #1
 8002e8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e8e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8003030 <_svfiprintf_r+0x1e8>
 8002e92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e96:	4623      	mov	r3, r4
 8002e98:	469a      	mov	sl, r3
 8002e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e9e:	b10a      	cbz	r2, 8002ea4 <_svfiprintf_r+0x5c>
 8002ea0:	2a25      	cmp	r2, #37	; 0x25
 8002ea2:	d1f9      	bne.n	8002e98 <_svfiprintf_r+0x50>
 8002ea4:	ebba 0b04 	subs.w	fp, sl, r4
 8002ea8:	d00b      	beq.n	8002ec2 <_svfiprintf_r+0x7a>
 8002eaa:	465b      	mov	r3, fp
 8002eac:	4622      	mov	r2, r4
 8002eae:	4629      	mov	r1, r5
 8002eb0:	4638      	mov	r0, r7
 8002eb2:	f7ff ff6f 	bl	8002d94 <__ssputs_r>
 8002eb6:	3001      	adds	r0, #1
 8002eb8:	f000 80a9 	beq.w	800300e <_svfiprintf_r+0x1c6>
 8002ebc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ebe:	445a      	add	r2, fp
 8002ec0:	9209      	str	r2, [sp, #36]	; 0x24
 8002ec2:	f89a 3000 	ldrb.w	r3, [sl]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 80a1 	beq.w	800300e <_svfiprintf_r+0x1c6>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ed6:	f10a 0a01 	add.w	sl, sl, #1
 8002eda:	9304      	str	r3, [sp, #16]
 8002edc:	9307      	str	r3, [sp, #28]
 8002ede:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ee2:	931a      	str	r3, [sp, #104]	; 0x68
 8002ee4:	4654      	mov	r4, sl
 8002ee6:	2205      	movs	r2, #5
 8002ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002eec:	4850      	ldr	r0, [pc, #320]	; (8003030 <_svfiprintf_r+0x1e8>)
 8002eee:	f000 fa67 	bl	80033c0 <memchr>
 8002ef2:	9a04      	ldr	r2, [sp, #16]
 8002ef4:	b9d8      	cbnz	r0, 8002f2e <_svfiprintf_r+0xe6>
 8002ef6:	06d0      	lsls	r0, r2, #27
 8002ef8:	bf44      	itt	mi
 8002efa:	2320      	movmi	r3, #32
 8002efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f00:	0711      	lsls	r1, r2, #28
 8002f02:	bf44      	itt	mi
 8002f04:	232b      	movmi	r3, #43	; 0x2b
 8002f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8002f0e:	2b2a      	cmp	r3, #42	; 0x2a
 8002f10:	d015      	beq.n	8002f3e <_svfiprintf_r+0xf6>
 8002f12:	4654      	mov	r4, sl
 8002f14:	2000      	movs	r0, #0
 8002f16:	f04f 0c0a 	mov.w	ip, #10
 8002f1a:	9a07      	ldr	r2, [sp, #28]
 8002f1c:	4621      	mov	r1, r4
 8002f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f22:	3b30      	subs	r3, #48	; 0x30
 8002f24:	2b09      	cmp	r3, #9
 8002f26:	d94d      	bls.n	8002fc4 <_svfiprintf_r+0x17c>
 8002f28:	b1b0      	cbz	r0, 8002f58 <_svfiprintf_r+0x110>
 8002f2a:	9207      	str	r2, [sp, #28]
 8002f2c:	e014      	b.n	8002f58 <_svfiprintf_r+0x110>
 8002f2e:	eba0 0308 	sub.w	r3, r0, r8
 8002f32:	fa09 f303 	lsl.w	r3, r9, r3
 8002f36:	4313      	orrs	r3, r2
 8002f38:	46a2      	mov	sl, r4
 8002f3a:	9304      	str	r3, [sp, #16]
 8002f3c:	e7d2      	b.n	8002ee4 <_svfiprintf_r+0x9c>
 8002f3e:	9b03      	ldr	r3, [sp, #12]
 8002f40:	1d19      	adds	r1, r3, #4
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	9103      	str	r1, [sp, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	bfbb      	ittet	lt
 8002f4a:	425b      	neglt	r3, r3
 8002f4c:	f042 0202 	orrlt.w	r2, r2, #2
 8002f50:	9307      	strge	r3, [sp, #28]
 8002f52:	9307      	strlt	r3, [sp, #28]
 8002f54:	bfb8      	it	lt
 8002f56:	9204      	strlt	r2, [sp, #16]
 8002f58:	7823      	ldrb	r3, [r4, #0]
 8002f5a:	2b2e      	cmp	r3, #46	; 0x2e
 8002f5c:	d10c      	bne.n	8002f78 <_svfiprintf_r+0x130>
 8002f5e:	7863      	ldrb	r3, [r4, #1]
 8002f60:	2b2a      	cmp	r3, #42	; 0x2a
 8002f62:	d134      	bne.n	8002fce <_svfiprintf_r+0x186>
 8002f64:	9b03      	ldr	r3, [sp, #12]
 8002f66:	3402      	adds	r4, #2
 8002f68:	1d1a      	adds	r2, r3, #4
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	9203      	str	r2, [sp, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	bfb8      	it	lt
 8002f72:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f76:	9305      	str	r3, [sp, #20]
 8002f78:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003034 <_svfiprintf_r+0x1ec>
 8002f7c:	2203      	movs	r2, #3
 8002f7e:	4650      	mov	r0, sl
 8002f80:	7821      	ldrb	r1, [r4, #0]
 8002f82:	f000 fa1d 	bl	80033c0 <memchr>
 8002f86:	b138      	cbz	r0, 8002f98 <_svfiprintf_r+0x150>
 8002f88:	2240      	movs	r2, #64	; 0x40
 8002f8a:	9b04      	ldr	r3, [sp, #16]
 8002f8c:	eba0 000a 	sub.w	r0, r0, sl
 8002f90:	4082      	lsls	r2, r0
 8002f92:	4313      	orrs	r3, r2
 8002f94:	3401      	adds	r4, #1
 8002f96:	9304      	str	r3, [sp, #16]
 8002f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f9c:	2206      	movs	r2, #6
 8002f9e:	4826      	ldr	r0, [pc, #152]	; (8003038 <_svfiprintf_r+0x1f0>)
 8002fa0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fa4:	f000 fa0c 	bl	80033c0 <memchr>
 8002fa8:	2800      	cmp	r0, #0
 8002faa:	d038      	beq.n	800301e <_svfiprintf_r+0x1d6>
 8002fac:	4b23      	ldr	r3, [pc, #140]	; (800303c <_svfiprintf_r+0x1f4>)
 8002fae:	bb1b      	cbnz	r3, 8002ff8 <_svfiprintf_r+0x1b0>
 8002fb0:	9b03      	ldr	r3, [sp, #12]
 8002fb2:	3307      	adds	r3, #7
 8002fb4:	f023 0307 	bic.w	r3, r3, #7
 8002fb8:	3308      	adds	r3, #8
 8002fba:	9303      	str	r3, [sp, #12]
 8002fbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fbe:	4433      	add	r3, r6
 8002fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8002fc2:	e768      	b.n	8002e96 <_svfiprintf_r+0x4e>
 8002fc4:	460c      	mov	r4, r1
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8002fcc:	e7a6      	b.n	8002f1c <_svfiprintf_r+0xd4>
 8002fce:	2300      	movs	r3, #0
 8002fd0:	f04f 0c0a 	mov.w	ip, #10
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	3401      	adds	r4, #1
 8002fd8:	9305      	str	r3, [sp, #20]
 8002fda:	4620      	mov	r0, r4
 8002fdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fe0:	3a30      	subs	r2, #48	; 0x30
 8002fe2:	2a09      	cmp	r2, #9
 8002fe4:	d903      	bls.n	8002fee <_svfiprintf_r+0x1a6>
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0c6      	beq.n	8002f78 <_svfiprintf_r+0x130>
 8002fea:	9105      	str	r1, [sp, #20]
 8002fec:	e7c4      	b.n	8002f78 <_svfiprintf_r+0x130>
 8002fee:	4604      	mov	r4, r0
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ff6:	e7f0      	b.n	8002fda <_svfiprintf_r+0x192>
 8002ff8:	ab03      	add	r3, sp, #12
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	462a      	mov	r2, r5
 8002ffe:	4638      	mov	r0, r7
 8003000:	4b0f      	ldr	r3, [pc, #60]	; (8003040 <_svfiprintf_r+0x1f8>)
 8003002:	a904      	add	r1, sp, #16
 8003004:	f3af 8000 	nop.w
 8003008:	1c42      	adds	r2, r0, #1
 800300a:	4606      	mov	r6, r0
 800300c:	d1d6      	bne.n	8002fbc <_svfiprintf_r+0x174>
 800300e:	89ab      	ldrh	r3, [r5, #12]
 8003010:	065b      	lsls	r3, r3, #25
 8003012:	f53f af2d 	bmi.w	8002e70 <_svfiprintf_r+0x28>
 8003016:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003018:	b01d      	add	sp, #116	; 0x74
 800301a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800301e:	ab03      	add	r3, sp, #12
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	462a      	mov	r2, r5
 8003024:	4638      	mov	r0, r7
 8003026:	4b06      	ldr	r3, [pc, #24]	; (8003040 <_svfiprintf_r+0x1f8>)
 8003028:	a904      	add	r1, sp, #16
 800302a:	f000 f87d 	bl	8003128 <_printf_i>
 800302e:	e7eb      	b.n	8003008 <_svfiprintf_r+0x1c0>
 8003030:	080034d8 	.word	0x080034d8
 8003034:	080034de 	.word	0x080034de
 8003038:	080034e2 	.word	0x080034e2
 800303c:	00000000 	.word	0x00000000
 8003040:	08002d95 	.word	0x08002d95

08003044 <_printf_common>:
 8003044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003048:	4616      	mov	r6, r2
 800304a:	4699      	mov	r9, r3
 800304c:	688a      	ldr	r2, [r1, #8]
 800304e:	690b      	ldr	r3, [r1, #16]
 8003050:	4607      	mov	r7, r0
 8003052:	4293      	cmp	r3, r2
 8003054:	bfb8      	it	lt
 8003056:	4613      	movlt	r3, r2
 8003058:	6033      	str	r3, [r6, #0]
 800305a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800305e:	460c      	mov	r4, r1
 8003060:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003064:	b10a      	cbz	r2, 800306a <_printf_common+0x26>
 8003066:	3301      	adds	r3, #1
 8003068:	6033      	str	r3, [r6, #0]
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	0699      	lsls	r1, r3, #26
 800306e:	bf42      	ittt	mi
 8003070:	6833      	ldrmi	r3, [r6, #0]
 8003072:	3302      	addmi	r3, #2
 8003074:	6033      	strmi	r3, [r6, #0]
 8003076:	6825      	ldr	r5, [r4, #0]
 8003078:	f015 0506 	ands.w	r5, r5, #6
 800307c:	d106      	bne.n	800308c <_printf_common+0x48>
 800307e:	f104 0a19 	add.w	sl, r4, #25
 8003082:	68e3      	ldr	r3, [r4, #12]
 8003084:	6832      	ldr	r2, [r6, #0]
 8003086:	1a9b      	subs	r3, r3, r2
 8003088:	42ab      	cmp	r3, r5
 800308a:	dc2b      	bgt.n	80030e4 <_printf_common+0xa0>
 800308c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003090:	1e13      	subs	r3, r2, #0
 8003092:	6822      	ldr	r2, [r4, #0]
 8003094:	bf18      	it	ne
 8003096:	2301      	movne	r3, #1
 8003098:	0692      	lsls	r2, r2, #26
 800309a:	d430      	bmi.n	80030fe <_printf_common+0xba>
 800309c:	4649      	mov	r1, r9
 800309e:	4638      	mov	r0, r7
 80030a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030a4:	47c0      	blx	r8
 80030a6:	3001      	adds	r0, #1
 80030a8:	d023      	beq.n	80030f2 <_printf_common+0xae>
 80030aa:	6823      	ldr	r3, [r4, #0]
 80030ac:	6922      	ldr	r2, [r4, #16]
 80030ae:	f003 0306 	and.w	r3, r3, #6
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	bf14      	ite	ne
 80030b6:	2500      	movne	r5, #0
 80030b8:	6833      	ldreq	r3, [r6, #0]
 80030ba:	f04f 0600 	mov.w	r6, #0
 80030be:	bf08      	it	eq
 80030c0:	68e5      	ldreq	r5, [r4, #12]
 80030c2:	f104 041a 	add.w	r4, r4, #26
 80030c6:	bf08      	it	eq
 80030c8:	1aed      	subeq	r5, r5, r3
 80030ca:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80030ce:	bf08      	it	eq
 80030d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80030d4:	4293      	cmp	r3, r2
 80030d6:	bfc4      	itt	gt
 80030d8:	1a9b      	subgt	r3, r3, r2
 80030da:	18ed      	addgt	r5, r5, r3
 80030dc:	42b5      	cmp	r5, r6
 80030de:	d11a      	bne.n	8003116 <_printf_common+0xd2>
 80030e0:	2000      	movs	r0, #0
 80030e2:	e008      	b.n	80030f6 <_printf_common+0xb2>
 80030e4:	2301      	movs	r3, #1
 80030e6:	4652      	mov	r2, sl
 80030e8:	4649      	mov	r1, r9
 80030ea:	4638      	mov	r0, r7
 80030ec:	47c0      	blx	r8
 80030ee:	3001      	adds	r0, #1
 80030f0:	d103      	bne.n	80030fa <_printf_common+0xb6>
 80030f2:	f04f 30ff 	mov.w	r0, #4294967295
 80030f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030fa:	3501      	adds	r5, #1
 80030fc:	e7c1      	b.n	8003082 <_printf_common+0x3e>
 80030fe:	2030      	movs	r0, #48	; 0x30
 8003100:	18e1      	adds	r1, r4, r3
 8003102:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003106:	1c5a      	adds	r2, r3, #1
 8003108:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800310c:	4422      	add	r2, r4
 800310e:	3302      	adds	r3, #2
 8003110:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003114:	e7c2      	b.n	800309c <_printf_common+0x58>
 8003116:	2301      	movs	r3, #1
 8003118:	4622      	mov	r2, r4
 800311a:	4649      	mov	r1, r9
 800311c:	4638      	mov	r0, r7
 800311e:	47c0      	blx	r8
 8003120:	3001      	adds	r0, #1
 8003122:	d0e6      	beq.n	80030f2 <_printf_common+0xae>
 8003124:	3601      	adds	r6, #1
 8003126:	e7d9      	b.n	80030dc <_printf_common+0x98>

08003128 <_printf_i>:
 8003128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800312c:	7e0f      	ldrb	r7, [r1, #24]
 800312e:	4691      	mov	r9, r2
 8003130:	2f78      	cmp	r7, #120	; 0x78
 8003132:	4680      	mov	r8, r0
 8003134:	460c      	mov	r4, r1
 8003136:	469a      	mov	sl, r3
 8003138:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800313a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800313e:	d807      	bhi.n	8003150 <_printf_i+0x28>
 8003140:	2f62      	cmp	r7, #98	; 0x62
 8003142:	d80a      	bhi.n	800315a <_printf_i+0x32>
 8003144:	2f00      	cmp	r7, #0
 8003146:	f000 80d5 	beq.w	80032f4 <_printf_i+0x1cc>
 800314a:	2f58      	cmp	r7, #88	; 0x58
 800314c:	f000 80c1 	beq.w	80032d2 <_printf_i+0x1aa>
 8003150:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003154:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003158:	e03a      	b.n	80031d0 <_printf_i+0xa8>
 800315a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800315e:	2b15      	cmp	r3, #21
 8003160:	d8f6      	bhi.n	8003150 <_printf_i+0x28>
 8003162:	a101      	add	r1, pc, #4	; (adr r1, 8003168 <_printf_i+0x40>)
 8003164:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003168:	080031c1 	.word	0x080031c1
 800316c:	080031d5 	.word	0x080031d5
 8003170:	08003151 	.word	0x08003151
 8003174:	08003151 	.word	0x08003151
 8003178:	08003151 	.word	0x08003151
 800317c:	08003151 	.word	0x08003151
 8003180:	080031d5 	.word	0x080031d5
 8003184:	08003151 	.word	0x08003151
 8003188:	08003151 	.word	0x08003151
 800318c:	08003151 	.word	0x08003151
 8003190:	08003151 	.word	0x08003151
 8003194:	080032db 	.word	0x080032db
 8003198:	08003201 	.word	0x08003201
 800319c:	08003295 	.word	0x08003295
 80031a0:	08003151 	.word	0x08003151
 80031a4:	08003151 	.word	0x08003151
 80031a8:	080032fd 	.word	0x080032fd
 80031ac:	08003151 	.word	0x08003151
 80031b0:	08003201 	.word	0x08003201
 80031b4:	08003151 	.word	0x08003151
 80031b8:	08003151 	.word	0x08003151
 80031bc:	0800329d 	.word	0x0800329d
 80031c0:	682b      	ldr	r3, [r5, #0]
 80031c2:	1d1a      	adds	r2, r3, #4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	602a      	str	r2, [r5, #0]
 80031c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031d0:	2301      	movs	r3, #1
 80031d2:	e0a0      	b.n	8003316 <_printf_i+0x1ee>
 80031d4:	6820      	ldr	r0, [r4, #0]
 80031d6:	682b      	ldr	r3, [r5, #0]
 80031d8:	0607      	lsls	r7, r0, #24
 80031da:	f103 0104 	add.w	r1, r3, #4
 80031de:	6029      	str	r1, [r5, #0]
 80031e0:	d501      	bpl.n	80031e6 <_printf_i+0xbe>
 80031e2:	681e      	ldr	r6, [r3, #0]
 80031e4:	e003      	b.n	80031ee <_printf_i+0xc6>
 80031e6:	0646      	lsls	r6, r0, #25
 80031e8:	d5fb      	bpl.n	80031e2 <_printf_i+0xba>
 80031ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80031ee:	2e00      	cmp	r6, #0
 80031f0:	da03      	bge.n	80031fa <_printf_i+0xd2>
 80031f2:	232d      	movs	r3, #45	; 0x2d
 80031f4:	4276      	negs	r6, r6
 80031f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031fa:	230a      	movs	r3, #10
 80031fc:	4859      	ldr	r0, [pc, #356]	; (8003364 <_printf_i+0x23c>)
 80031fe:	e012      	b.n	8003226 <_printf_i+0xfe>
 8003200:	682b      	ldr	r3, [r5, #0]
 8003202:	6820      	ldr	r0, [r4, #0]
 8003204:	1d19      	adds	r1, r3, #4
 8003206:	6029      	str	r1, [r5, #0]
 8003208:	0605      	lsls	r5, r0, #24
 800320a:	d501      	bpl.n	8003210 <_printf_i+0xe8>
 800320c:	681e      	ldr	r6, [r3, #0]
 800320e:	e002      	b.n	8003216 <_printf_i+0xee>
 8003210:	0641      	lsls	r1, r0, #25
 8003212:	d5fb      	bpl.n	800320c <_printf_i+0xe4>
 8003214:	881e      	ldrh	r6, [r3, #0]
 8003216:	2f6f      	cmp	r7, #111	; 0x6f
 8003218:	bf0c      	ite	eq
 800321a:	2308      	moveq	r3, #8
 800321c:	230a      	movne	r3, #10
 800321e:	4851      	ldr	r0, [pc, #324]	; (8003364 <_printf_i+0x23c>)
 8003220:	2100      	movs	r1, #0
 8003222:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003226:	6865      	ldr	r5, [r4, #4]
 8003228:	2d00      	cmp	r5, #0
 800322a:	bfa8      	it	ge
 800322c:	6821      	ldrge	r1, [r4, #0]
 800322e:	60a5      	str	r5, [r4, #8]
 8003230:	bfa4      	itt	ge
 8003232:	f021 0104 	bicge.w	r1, r1, #4
 8003236:	6021      	strge	r1, [r4, #0]
 8003238:	b90e      	cbnz	r6, 800323e <_printf_i+0x116>
 800323a:	2d00      	cmp	r5, #0
 800323c:	d04b      	beq.n	80032d6 <_printf_i+0x1ae>
 800323e:	4615      	mov	r5, r2
 8003240:	fbb6 f1f3 	udiv	r1, r6, r3
 8003244:	fb03 6711 	mls	r7, r3, r1, r6
 8003248:	5dc7      	ldrb	r7, [r0, r7]
 800324a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800324e:	4637      	mov	r7, r6
 8003250:	42bb      	cmp	r3, r7
 8003252:	460e      	mov	r6, r1
 8003254:	d9f4      	bls.n	8003240 <_printf_i+0x118>
 8003256:	2b08      	cmp	r3, #8
 8003258:	d10b      	bne.n	8003272 <_printf_i+0x14a>
 800325a:	6823      	ldr	r3, [r4, #0]
 800325c:	07de      	lsls	r6, r3, #31
 800325e:	d508      	bpl.n	8003272 <_printf_i+0x14a>
 8003260:	6923      	ldr	r3, [r4, #16]
 8003262:	6861      	ldr	r1, [r4, #4]
 8003264:	4299      	cmp	r1, r3
 8003266:	bfde      	ittt	le
 8003268:	2330      	movle	r3, #48	; 0x30
 800326a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800326e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003272:	1b52      	subs	r2, r2, r5
 8003274:	6122      	str	r2, [r4, #16]
 8003276:	464b      	mov	r3, r9
 8003278:	4621      	mov	r1, r4
 800327a:	4640      	mov	r0, r8
 800327c:	f8cd a000 	str.w	sl, [sp]
 8003280:	aa03      	add	r2, sp, #12
 8003282:	f7ff fedf 	bl	8003044 <_printf_common>
 8003286:	3001      	adds	r0, #1
 8003288:	d14a      	bne.n	8003320 <_printf_i+0x1f8>
 800328a:	f04f 30ff 	mov.w	r0, #4294967295
 800328e:	b004      	add	sp, #16
 8003290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	f043 0320 	orr.w	r3, r3, #32
 800329a:	6023      	str	r3, [r4, #0]
 800329c:	2778      	movs	r7, #120	; 0x78
 800329e:	4832      	ldr	r0, [pc, #200]	; (8003368 <_printf_i+0x240>)
 80032a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	6829      	ldr	r1, [r5, #0]
 80032a8:	061f      	lsls	r7, r3, #24
 80032aa:	f851 6b04 	ldr.w	r6, [r1], #4
 80032ae:	d402      	bmi.n	80032b6 <_printf_i+0x18e>
 80032b0:	065f      	lsls	r7, r3, #25
 80032b2:	bf48      	it	mi
 80032b4:	b2b6      	uxthmi	r6, r6
 80032b6:	07df      	lsls	r7, r3, #31
 80032b8:	bf48      	it	mi
 80032ba:	f043 0320 	orrmi.w	r3, r3, #32
 80032be:	6029      	str	r1, [r5, #0]
 80032c0:	bf48      	it	mi
 80032c2:	6023      	strmi	r3, [r4, #0]
 80032c4:	b91e      	cbnz	r6, 80032ce <_printf_i+0x1a6>
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	f023 0320 	bic.w	r3, r3, #32
 80032cc:	6023      	str	r3, [r4, #0]
 80032ce:	2310      	movs	r3, #16
 80032d0:	e7a6      	b.n	8003220 <_printf_i+0xf8>
 80032d2:	4824      	ldr	r0, [pc, #144]	; (8003364 <_printf_i+0x23c>)
 80032d4:	e7e4      	b.n	80032a0 <_printf_i+0x178>
 80032d6:	4615      	mov	r5, r2
 80032d8:	e7bd      	b.n	8003256 <_printf_i+0x12e>
 80032da:	682b      	ldr	r3, [r5, #0]
 80032dc:	6826      	ldr	r6, [r4, #0]
 80032de:	1d18      	adds	r0, r3, #4
 80032e0:	6961      	ldr	r1, [r4, #20]
 80032e2:	6028      	str	r0, [r5, #0]
 80032e4:	0635      	lsls	r5, r6, #24
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	d501      	bpl.n	80032ee <_printf_i+0x1c6>
 80032ea:	6019      	str	r1, [r3, #0]
 80032ec:	e002      	b.n	80032f4 <_printf_i+0x1cc>
 80032ee:	0670      	lsls	r0, r6, #25
 80032f0:	d5fb      	bpl.n	80032ea <_printf_i+0x1c2>
 80032f2:	8019      	strh	r1, [r3, #0]
 80032f4:	2300      	movs	r3, #0
 80032f6:	4615      	mov	r5, r2
 80032f8:	6123      	str	r3, [r4, #16]
 80032fa:	e7bc      	b.n	8003276 <_printf_i+0x14e>
 80032fc:	682b      	ldr	r3, [r5, #0]
 80032fe:	2100      	movs	r1, #0
 8003300:	1d1a      	adds	r2, r3, #4
 8003302:	602a      	str	r2, [r5, #0]
 8003304:	681d      	ldr	r5, [r3, #0]
 8003306:	6862      	ldr	r2, [r4, #4]
 8003308:	4628      	mov	r0, r5
 800330a:	f000 f859 	bl	80033c0 <memchr>
 800330e:	b108      	cbz	r0, 8003314 <_printf_i+0x1ec>
 8003310:	1b40      	subs	r0, r0, r5
 8003312:	6060      	str	r0, [r4, #4]
 8003314:	6863      	ldr	r3, [r4, #4]
 8003316:	6123      	str	r3, [r4, #16]
 8003318:	2300      	movs	r3, #0
 800331a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800331e:	e7aa      	b.n	8003276 <_printf_i+0x14e>
 8003320:	462a      	mov	r2, r5
 8003322:	4649      	mov	r1, r9
 8003324:	4640      	mov	r0, r8
 8003326:	6923      	ldr	r3, [r4, #16]
 8003328:	47d0      	blx	sl
 800332a:	3001      	adds	r0, #1
 800332c:	d0ad      	beq.n	800328a <_printf_i+0x162>
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	079b      	lsls	r3, r3, #30
 8003332:	d413      	bmi.n	800335c <_printf_i+0x234>
 8003334:	68e0      	ldr	r0, [r4, #12]
 8003336:	9b03      	ldr	r3, [sp, #12]
 8003338:	4298      	cmp	r0, r3
 800333a:	bfb8      	it	lt
 800333c:	4618      	movlt	r0, r3
 800333e:	e7a6      	b.n	800328e <_printf_i+0x166>
 8003340:	2301      	movs	r3, #1
 8003342:	4632      	mov	r2, r6
 8003344:	4649      	mov	r1, r9
 8003346:	4640      	mov	r0, r8
 8003348:	47d0      	blx	sl
 800334a:	3001      	adds	r0, #1
 800334c:	d09d      	beq.n	800328a <_printf_i+0x162>
 800334e:	3501      	adds	r5, #1
 8003350:	68e3      	ldr	r3, [r4, #12]
 8003352:	9903      	ldr	r1, [sp, #12]
 8003354:	1a5b      	subs	r3, r3, r1
 8003356:	42ab      	cmp	r3, r5
 8003358:	dcf2      	bgt.n	8003340 <_printf_i+0x218>
 800335a:	e7eb      	b.n	8003334 <_printf_i+0x20c>
 800335c:	2500      	movs	r5, #0
 800335e:	f104 0619 	add.w	r6, r4, #25
 8003362:	e7f5      	b.n	8003350 <_printf_i+0x228>
 8003364:	080034e9 	.word	0x080034e9
 8003368:	080034fa 	.word	0x080034fa

0800336c <memmove>:
 800336c:	4288      	cmp	r0, r1
 800336e:	b510      	push	{r4, lr}
 8003370:	eb01 0402 	add.w	r4, r1, r2
 8003374:	d902      	bls.n	800337c <memmove+0x10>
 8003376:	4284      	cmp	r4, r0
 8003378:	4623      	mov	r3, r4
 800337a:	d807      	bhi.n	800338c <memmove+0x20>
 800337c:	1e43      	subs	r3, r0, #1
 800337e:	42a1      	cmp	r1, r4
 8003380:	d008      	beq.n	8003394 <memmove+0x28>
 8003382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003386:	f803 2f01 	strb.w	r2, [r3, #1]!
 800338a:	e7f8      	b.n	800337e <memmove+0x12>
 800338c:	4601      	mov	r1, r0
 800338e:	4402      	add	r2, r0
 8003390:	428a      	cmp	r2, r1
 8003392:	d100      	bne.n	8003396 <memmove+0x2a>
 8003394:	bd10      	pop	{r4, pc}
 8003396:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800339a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800339e:	e7f7      	b.n	8003390 <memmove+0x24>

080033a0 <_sbrk_r>:
 80033a0:	b538      	push	{r3, r4, r5, lr}
 80033a2:	2300      	movs	r3, #0
 80033a4:	4d05      	ldr	r5, [pc, #20]	; (80033bc <_sbrk_r+0x1c>)
 80033a6:	4604      	mov	r4, r0
 80033a8:	4608      	mov	r0, r1
 80033aa:	602b      	str	r3, [r5, #0]
 80033ac:	f7fd fc56 	bl	8000c5c <_sbrk>
 80033b0:	1c43      	adds	r3, r0, #1
 80033b2:	d102      	bne.n	80033ba <_sbrk_r+0x1a>
 80033b4:	682b      	ldr	r3, [r5, #0]
 80033b6:	b103      	cbz	r3, 80033ba <_sbrk_r+0x1a>
 80033b8:	6023      	str	r3, [r4, #0]
 80033ba:	bd38      	pop	{r3, r4, r5, pc}
 80033bc:	20000238 	.word	0x20000238

080033c0 <memchr>:
 80033c0:	4603      	mov	r3, r0
 80033c2:	b510      	push	{r4, lr}
 80033c4:	b2c9      	uxtb	r1, r1
 80033c6:	4402      	add	r2, r0
 80033c8:	4293      	cmp	r3, r2
 80033ca:	4618      	mov	r0, r3
 80033cc:	d101      	bne.n	80033d2 <memchr+0x12>
 80033ce:	2000      	movs	r0, #0
 80033d0:	e003      	b.n	80033da <memchr+0x1a>
 80033d2:	7804      	ldrb	r4, [r0, #0]
 80033d4:	3301      	adds	r3, #1
 80033d6:	428c      	cmp	r4, r1
 80033d8:	d1f6      	bne.n	80033c8 <memchr+0x8>
 80033da:	bd10      	pop	{r4, pc}

080033dc <memcpy>:
 80033dc:	440a      	add	r2, r1
 80033de:	4291      	cmp	r1, r2
 80033e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80033e4:	d100      	bne.n	80033e8 <memcpy+0xc>
 80033e6:	4770      	bx	lr
 80033e8:	b510      	push	{r4, lr}
 80033ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033ee:	4291      	cmp	r1, r2
 80033f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033f4:	d1f9      	bne.n	80033ea <memcpy+0xe>
 80033f6:	bd10      	pop	{r4, pc}

080033f8 <_realloc_r>:
 80033f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033fc:	4680      	mov	r8, r0
 80033fe:	4614      	mov	r4, r2
 8003400:	460e      	mov	r6, r1
 8003402:	b921      	cbnz	r1, 800340e <_realloc_r+0x16>
 8003404:	4611      	mov	r1, r2
 8003406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800340a:	f7ff bc37 	b.w	8002c7c <_malloc_r>
 800340e:	b92a      	cbnz	r2, 800341c <_realloc_r+0x24>
 8003410:	f7ff fbcc 	bl	8002bac <_free_r>
 8003414:	4625      	mov	r5, r4
 8003416:	4628      	mov	r0, r5
 8003418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800341c:	f000 f81b 	bl	8003456 <_malloc_usable_size_r>
 8003420:	4284      	cmp	r4, r0
 8003422:	4607      	mov	r7, r0
 8003424:	d802      	bhi.n	800342c <_realloc_r+0x34>
 8003426:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800342a:	d812      	bhi.n	8003452 <_realloc_r+0x5a>
 800342c:	4621      	mov	r1, r4
 800342e:	4640      	mov	r0, r8
 8003430:	f7ff fc24 	bl	8002c7c <_malloc_r>
 8003434:	4605      	mov	r5, r0
 8003436:	2800      	cmp	r0, #0
 8003438:	d0ed      	beq.n	8003416 <_realloc_r+0x1e>
 800343a:	42bc      	cmp	r4, r7
 800343c:	4622      	mov	r2, r4
 800343e:	4631      	mov	r1, r6
 8003440:	bf28      	it	cs
 8003442:	463a      	movcs	r2, r7
 8003444:	f7ff ffca 	bl	80033dc <memcpy>
 8003448:	4631      	mov	r1, r6
 800344a:	4640      	mov	r0, r8
 800344c:	f7ff fbae 	bl	8002bac <_free_r>
 8003450:	e7e1      	b.n	8003416 <_realloc_r+0x1e>
 8003452:	4635      	mov	r5, r6
 8003454:	e7df      	b.n	8003416 <_realloc_r+0x1e>

08003456 <_malloc_usable_size_r>:
 8003456:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800345a:	1f18      	subs	r0, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	bfbc      	itt	lt
 8003460:	580b      	ldrlt	r3, [r1, r0]
 8003462:	18c0      	addlt	r0, r0, r3
 8003464:	4770      	bx	lr
	...

08003468 <_init>:
 8003468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346a:	bf00      	nop
 800346c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346e:	bc08      	pop	{r3}
 8003470:	469e      	mov	lr, r3
 8003472:	4770      	bx	lr

08003474 <_fini>:
 8003474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003476:	bf00      	nop
 8003478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800347a:	bc08      	pop	{r3}
 800347c:	469e      	mov	lr, r3
 800347e:	4770      	bx	lr
