
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.47

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gray_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.62    0.02    0.09    0.09 ^ gray_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         gray_out[2] (net)
                  0.02    0.00    0.09 ^ _099_/A2 (NOR2_X1)
     1    2.73    0.01    0.01    0.11 v _099_/ZN (NOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.11 v _100_/C1 (AOI221_X2)
     1    1.46    0.02    0.03    0.13 ^ _100_/ZN (AOI221_X2)
                                         _007_ (net)
                  0.02    0.00    0.13 ^ gray_out[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6   22.75    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ _103_/B (HA_X1)
     3    5.79    0.04    0.06    0.27 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.04    0.00    0.27 ^ _072_/A1 (NAND3_X1)
     3    6.14    0.02    0.04    0.31 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.02    0.00    0.31 v _075_/A3 (AND4_X2)
     2    3.45    0.01    0.04    0.35 v _075_/ZN (AND4_X2)
                                         _023_ (net)
                  0.01    0.00    0.35 v _076_/A4 (OR4_X2)
     1    1.70    0.02    0.11    0.46 v _076_/ZN (OR4_X2)
                                         _024_ (net)
                  0.02    0.00    0.46 v _080_/A2 (AND4_X2)
     1    1.32    0.01    0.03    0.49 v _080_/ZN (AND4_X2)
                                         _004_ (net)
                  0.01    0.00    0.49 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.49   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6   22.75    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ _103_/B (HA_X1)
     3    5.79    0.04    0.06    0.27 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.04    0.00    0.27 ^ _072_/A1 (NAND3_X1)
     3    6.14    0.02    0.04    0.31 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.02    0.00    0.31 v _075_/A3 (AND4_X2)
     2    3.45    0.01    0.04    0.35 v _075_/ZN (AND4_X2)
                                         _023_ (net)
                  0.01    0.00    0.35 v _076_/A4 (OR4_X2)
     1    1.70    0.02    0.11    0.46 v _076_/ZN (OR4_X2)
                                         _024_ (net)
                  0.02    0.00    0.46 v _080_/A2 (AND4_X2)
     1    1.32    0.01    0.03    0.49 v _080_/ZN (AND4_X2)
                                         _004_ (net)
                  0.01    0.00    0.49 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.49   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.53e-05   7.25e-06   5.51e-07   5.31e-05  45.4%
Combinational          3.88e-05   2.33e-05   1.68e-06   6.38e-05  54.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.42e-05   3.05e-05   2.23e-06   1.17e-04 100.0%
                          72.0%      26.1%       1.9%
