

================================================================
== Vivado HLS Report for 'Loop_Pipeline_loop4_s'
================================================================
* Date:           Wed Dec 23 14:16:40 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_6
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Pipeline_loop4  |   18|   18|         3|          1|          1|    16|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    804|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        4|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|     75|    -|
|Register         |        -|      -|     78|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        4|      0|     78|    879|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        4|      0|   ~0  |      4|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |S_U    |Loop_Pipeline_loodEe  |        4|  0|   0|    0|   512|    4|     1|         2048|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        4|  0|   0|    0|   512|    4|     1|         2048|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln246_1_fu_1377_p2   |     +    |      0|  0|  18|           8|          11|
    |add_ln246_2_fu_1436_p2   |     +    |      0|  0|  18|           8|          11|
    |add_ln246_3_fu_1495_p2   |     +    |      0|  0|  18|           9|          11|
    |add_ln246_4_fu_1554_p2   |     +    |      0|  0|  18|           9|          11|
    |add_ln246_5_fu_1613_p2   |     +    |      0|  0|  18|           9|          11|
    |add_ln246_6_fu_1664_p2   |     +    |      0|  0|  18|           9|          11|
    |add_ln246_fu_1318_p2     |     +    |      0|  0|  18|           7|          11|
    |i_fu_404_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln232_fu_410_p2      |     -    |      0|  0|  15|           4|           5|
    |icmp_ln223_fu_398_p2     |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |R_fu_1967_p2             |    xor   |      0|  0|  32|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |s_input_fu_1085_p2       |    xor   |      0|  0|  47|          47|          47|
    |xor_ln232_10_fu_1145_p2  |    xor   |      0|  0|  19|          19|          19|
    |xor_ln232_11_fu_1151_p2  |    xor   |      0|  0|  29|          29|          29|
    |xor_ln232_12_fu_1157_p2  |    xor   |      0|  0|  30|          30|          30|
    |xor_ln232_13_fu_1163_p2  |    xor   |      0|  0|  25|          25|          25|
    |xor_ln232_14_fu_1169_p2  |    xor   |      0|  0|  35|          35|          35|
    |xor_ln232_15_fu_1175_p2  |    xor   |      0|  0|  36|          36|          36|
    |xor_ln232_16_fu_1181_p2  |    xor   |      0|  0|  31|          31|          31|
    |xor_ln232_17_fu_1187_p2  |    xor   |      0|  0|  41|          41|          41|
    |xor_ln232_18_fu_1193_p2  |    xor   |      0|  0|  42|          42|          42|
    |xor_ln232_19_fu_1199_p2  |    xor   |      0|  0|  37|          37|          37|
    |xor_ln232_1_fu_1091_p2   |    xor   |      0|  0|   5|           5|           5|
    |xor_ln232_20_fu_1205_p2  |    xor   |      0|  0|  48|          48|          48|
    |xor_ln232_21_fu_1211_p2  |    xor   |      0|  0|  43|          43|          43|
    |xor_ln232_2_fu_1097_p2   |    xor   |      0|  0|  11|          11|          11|
    |xor_ln232_3_fu_1103_p2   |    xor   |      0|  0|  12|          12|          12|
    |xor_ln232_4_fu_1109_p2   |    xor   |      0|  0|   7|           7|           7|
    |xor_ln232_5_fu_1115_p2   |    xor   |      0|  0|  17|          17|          17|
    |xor_ln232_6_fu_1121_p2   |    xor   |      0|  0|  18|          18|          18|
    |xor_ln232_7_fu_1127_p2   |    xor   |      0|  0|  13|          13|          13|
    |xor_ln232_8_fu_1133_p2   |    xor   |      0|  0|  23|          23|          23|
    |xor_ln232_9_fu_1139_p2   |    xor   |      0|  0|  24|          24|          24|
    |xor_ln240_fu_833_p2      |    xor   |      0|  0|   6|           6|           6|
    |xor_ln241_fu_823_p2      |    xor   |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 804|         707|         724|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |L_0_loc_0_reg_387              |   9|          2|   32|         64|
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_temp_phi_fu_380_p4  |   9|          2|   32|         64|
    |i_3_i_reg_366                  |   9|          2|    5|         10|
    |temp_reg_377                   |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  75|         16|  104|        210|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |L_0_loc_0_reg_387                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_3_i_reg_366                      |   5|   0|    5|          0|
    |icmp_ln223_reg_1995                |   1|   0|    1|          0|
    |icmp_ln223_reg_1995_pp0_iter1_reg  |   1|   0|    1|          0|
    |temp_reg_377                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  78|   0|   78|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_done           | out |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_return_0       | out |   32| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|ap_return_1       | out |   32| ap_ctrl_hs | Loop_Pipeline_loop4_ | return value |
|p_read            |  in |   32|   ap_none  |        p_read        |    scalar    |
|p_read1           |  in |   32|   ap_none  |        p_read1       |    scalar    |
|sub_key_address0  | out |    4|  ap_memory |        sub_key       |     array    |
|sub_key_ce0       | out |    1|  ap_memory |        sub_key       |     array    |
|sub_key_q0        |  in |   48|  ap_memory |        sub_key       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

