Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 13 21:48:42 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex4_wrapper_timing_summary_routed.rpt -rpx ex4_wrapper_timing_summary_routed.rpx
| Design       : ex4_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.458        0.000                      0                  589        0.173        0.000                      0                  589        4.500        0.000                       0                   558  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.458        0.000                      0                  589        0.173        0.000                      0                  589        4.500        0.000                       0                   558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[220]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 2.578ns (59.129%)  route 1.782ns (40.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 9.683 - 5.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.758     5.116    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.570 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=32, routed)          1.782     9.352    ex4_i/ROM_Reader1_0/U0/data_in[12]
    SLICE_X68Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.476 r  ex4_i/ROM_Reader1_0/U0/data_tmp[220]_i_1/O
                         net (fo=1, routed)           0.000     9.476    ex4_i/ROM_Reader1_0/U0/data_tmp[220]_i_1_n_0
    SLICE_X68Y76         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.497     9.683    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X68Y76         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[220]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.935    
                         clock uncertainty           -0.035     9.899    
    SLICE_X68Y76         FDRE (Setup_fdre_C_D)        0.035     9.934    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[220]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[168]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 2.578ns (59.781%)  route 1.734ns (40.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 9.686 - 5.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.758     5.116    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.570 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=32, routed)          1.734     9.305    ex4_i/ROM_Reader1_0/U0/data_in[8]
    SLICE_X63Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.429 r  ex4_i/ROM_Reader1_0/U0/data_tmp[168]_i_1/O
                         net (fo=1, routed)           0.000     9.429    ex4_i/ROM_Reader1_0/U0/data_tmp[168]_i_1_n_0
    SLICE_X63Y80         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.500     9.686    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X63Y80         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[168]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.938    
                         clock uncertainty           -0.035     9.902    
    SLICE_X63Y80         FDRE (Setup_fdre_C_D)        0.032     9.934    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[168]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[140]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 2.578ns (59.802%)  route 1.733ns (40.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 9.686 - 5.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.758     5.116    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.570 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=32, routed)          1.733     9.303    ex4_i/ROM_Reader1_0/U0/data_in[12]
    SLICE_X69Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.427 r  ex4_i/ROM_Reader1_0/U0/data_tmp[140]_i_1/O
                         net (fo=1, routed)           0.000     9.427    ex4_i/ROM_Reader1_0/U0/data_tmp[140]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.500     9.686    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X69Y78         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[140]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.938    
                         clock uncertainty           -0.035     9.902    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032     9.934    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[140]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[335]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.578ns (58.973%)  route 1.793ns (41.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.758     5.116    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.570 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=32, routed)          1.793     9.364    ex4_i/ROM_Reader1_0/U0/data_in[15]
    SLICE_X85Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  ex4_i/ROM_Reader1_0/U0/data_tmp[335]_i_1/O
                         net (fo=1, routed)           0.000     9.488    ex4_i/ROM_Reader1_0/U0/data_tmp[335]_i_1_n_0
    SLICE_X85Y70         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.599     9.785    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y70         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[335]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.037    
                         clock uncertainty           -0.035    10.001    
    SLICE_X85Y70         FDRE (Setup_fdre_C_D)        0.034    10.035    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[335]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[212]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 2.578ns (60.348%)  route 1.694ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 9.686 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.757     5.115    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.569 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=32, routed)          1.694     9.263    ex4_i/ROM_Reader1_0/U0/data_in[4]
    SLICE_X69Y78         LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  ex4_i/ROM_Reader1_0/U0/data_tmp[212]_i_1/O
                         net (fo=1, routed)           0.000     9.387    ex4_i/ROM_Reader1_0/U0/data_tmp[212]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.500     9.686    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X69Y78         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[212]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.938    
                         clock uncertainty           -0.035     9.902    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.034     9.936    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[212]
  -------------------------------------------------------------------
                         required time                          9.936    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[363]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 2.578ns (58.512%)  route 1.828ns (41.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.758     5.116    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.570 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=32, routed)          1.828     9.398    ex4_i/ROM_Reader1_0/U0/data_in[11]
    SLICE_X88Y74         LUT6 (Prop_lut6_I3_O)        0.124     9.522 r  ex4_i/ROM_Reader1_0/U0/data_tmp[363]_i_1/O
                         net (fo=1, routed)           0.000     9.522    ex4_i/ROM_Reader1_0/U0/data_tmp[363]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[363]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.595     9.781    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[363]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.033    
                         clock uncertainty           -0.035     9.997    
    SLICE_X88Y74         FDRE (Setup_fdre_C_D)        0.084    10.081    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[363]
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[135]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 2.578ns (60.845%)  route 1.659ns (39.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 9.681 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.757     5.115    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.569 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=32, routed)          1.659     9.228    ex4_i/ROM_Reader1_0/U0/data_in[7]
    SLICE_X64Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.352 r  ex4_i/ROM_Reader1_0/U0/data_tmp[135]_i_1/O
                         net (fo=1, routed)           0.000     9.352    ex4_i/ROM_Reader1_0/U0/data_tmp[135]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.495     9.681    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X64Y75         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[135]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.933    
                         clock uncertainty           -0.035     9.897    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)        0.034     9.931    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[135]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[148]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 2.578ns (61.040%)  route 1.645ns (38.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 9.681 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.757     5.115    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.569 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=32, routed)          1.645     9.215    ex4_i/ROM_Reader1_0/U0/data_in[4]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.124     9.339 r  ex4_i/ROM_Reader1_0/U0/data_tmp[148]_i_1/O
                         net (fo=1, routed)           0.000     9.339    ex4_i/ROM_Reader1_0/U0/data_tmp[148]_i_1_n_0
    SLICE_X67Y75         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.495     9.681    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X67Y75         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[148]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.933    
                         clock uncertainty           -0.035     9.897    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)        0.032     9.929    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[148]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[294]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 2.578ns (61.219%)  route 1.633ns (38.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 9.687 - 5.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.757     5.115    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.569 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=32, routed)          1.633     9.202    ex4_i/ROM_Reader1_0/U0/data_in[6]
    SLICE_X68Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.326 r  ex4_i/ROM_Reader1_0/U0/data_tmp[294]_i_1/O
                         net (fo=1, routed)           0.000     9.326    ex4_i/ROM_Reader1_0/U0/data_tmp[294]_i_1_n_0
    SLICE_X68Y70         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[294]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.501     9.687    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X68Y70         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[294]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.939    
                         clock uncertainty           -0.035     9.903    
    SLICE_X68Y70         FDRE (Setup_fdre_C_D)        0.032     9.935    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[294]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[350]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.578ns (59.327%)  route 1.767ns (40.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 9.775 - 5.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.758     5.116    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.570 r  ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=32, routed)          1.767     9.338    ex4_i/ROM_Reader1_0/U0/data_in[14]
    SLICE_X80Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  ex4_i/ROM_Reader1_0/U0/data_tmp[350]_i_1/O
                         net (fo=1, routed)           0.000     9.462    ex4_i/ROM_Reader1_0/U0/data_tmp[350]_i_1_n_0
    SLICE_X80Y72         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.589     9.775    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y72         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[350]/C  (IS_INVERTED)
                         clock pessimism              0.252    10.027    
                         clock uncertainty           -0.035     9.991    
    SLICE_X80Y72         FDRE (Setup_fdre_C_D)        0.084    10.075    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[350]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  0.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.191ns (56.344%)  route 0.148ns (43.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 6.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.595     6.428    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X73Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.146     6.574 r  ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/Q
                         net (fo=68, routed)          0.148     6.722    ex4_i/ROM_Reader1_0/U0/B[3]_rep__5_n_0
    SLICE_X74Y54         LUT6 (Prop_lut6_I1_O)        0.045     6.767 r  ex4_i/ROM_Reader1_0/U0/data_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000     6.767    ex4_i/ROM_Reader1_0/U0/data_tmp[24]_i_1_n_0
    SLICE_X74Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.870     6.939    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X74Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.469    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.125     6.594    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.191ns (56.344%)  route 0.148ns (43.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 6.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.595     6.428    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X73Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.146     6.574 r  ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/Q
                         net (fo=68, routed)          0.148     6.722    ex4_i/ROM_Reader1_0/U0/B[3]_rep__5_n_0
    SLICE_X74Y54         LUT6 (Prop_lut6_I1_O)        0.045     6.767 r  ex4_i/ROM_Reader1_0/U0/data_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000     6.767    ex4_i/ROM_Reader1_0/U0/data_tmp[30]_i_1_n_0
    SLICE_X74Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.870     6.939    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X74Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.469    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.125     6.594    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.191ns (56.014%)  route 0.150ns (43.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 6.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.595     6.428    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X73Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.146     6.574 r  ex4_i/ROM_Reader1_0/U0/B[3]_rep__5/Q
                         net (fo=68, routed)          0.150     6.724    ex4_i/ROM_Reader1_0/U0/B[3]_rep__5_n_0
    SLICE_X74Y54         LUT6 (Prop_lut6_I1_O)        0.045     6.769 r  ex4_i/ROM_Reader1_0/U0/data_tmp[14]_i_1/O
                         net (fo=1, routed)           0.000     6.769    ex4_i/ROM_Reader1_0/U0/data_tmp[14]_i_1_n_0
    SLICE_X74Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.870     6.939    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X74Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.469    
    SLICE_X74Y54         FDRE (Hold_fdre_C_D)         0.124     6.593    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.769    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[455]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.191ns (54.553%)  route 0.159ns (45.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    1.431ns = ( 6.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.598     6.431    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_fdre_C_Q)         0.146     6.577 r  ex4_i/ROM_Reader1_0/U0/B[3]/Q
                         net (fo=68, routed)          0.159     6.736    ex4_i/ROM_Reader1_0/U0/B__0[3]
    SLICE_X78Y60         LUT6 (Prop_lut6_I1_O)        0.045     6.781 r  ex4_i/ROM_Reader1_0/U0/data_tmp[455]_i_1/O
                         net (fo=1, routed)           0.000     6.781    ex4_i/ROM_Reader1_0/U0/data_tmp[455]_i_1_n_0
    SLICE_X78Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[455]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.870     6.939    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X78Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[455]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.444    
    SLICE_X78Y60         FDRE (Hold_fdre_C_D)         0.124     6.568    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[455]
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.191ns (60.922%)  route 0.123ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 6.938 - 5.000 ) 
    Source Clock Delay      (SCD):    1.431ns = ( 6.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.598     6.431    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y63         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDRE (Prop_fdre_C_Q)         0.146     6.577 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]/Q
                         net (fo=11, routed)          0.123     6.700    ex4_i/ROM_Reader1_0/U0/data_out[461]
    SLICE_X81Y63         LUT6 (Prop_lut6_I5_O)        0.045     6.745 r  ex4_i/ROM_Reader1_0/U0/data_tmp[461]_i_1/O
                         net (fo=1, routed)           0.000     6.745    ex4_i/ROM_Reader1_0/U0/data_tmp[461]_i_1_n_0
    SLICE_X81Y63         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.869     6.938    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y63         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.431    
    SLICE_X81Y63         FDRE (Hold_fdre_C_D)         0.099     6.530    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[461]
  -------------------------------------------------------------------
                         required time                         -6.530    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[4]_rep__5/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.191ns (50.116%)  route 0.190ns (49.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 6.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.595     6.428    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X73Y54         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[4]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.146     6.574 r  ex4_i/ROM_Reader1_0/U0/B[4]_rep__5/Q
                         net (fo=68, routed)          0.190     6.764    ex4_i/ROM_Reader1_0/U0/B[4]_rep__5_n_0
    SLICE_X74Y53         LUT6 (Prop_lut6_I0_O)        0.045     6.809 r  ex4_i/ROM_Reader1_0/U0/data_tmp[13]_i_1/O
                         net (fo=1, routed)           0.000     6.809    ex4_i/ROM_Reader1_0/U0/data_tmp[13]_i_1_n_0
    SLICE_X74Y53         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.870     6.939    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X74Y53         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.469     6.469    
    SLICE_X74Y53         FDRE (Hold_fdre_C_D)         0.125     6.594    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.809    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[4]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[70]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.435%)  route 0.145ns (40.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 6.909 - 5.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.568     6.401    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X70Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[4]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDRE (Prop_fdre_C_Q)         0.167     6.568 r  ex4_i/ROM_Reader1_0/U0/B[4]_rep__1/Q
                         net (fo=68, routed)          0.145     6.713    ex4_i/ROM_Reader1_0/U0/B[4]_rep__1_n_0
    SLICE_X70Y53         LUT6 (Prop_lut6_I0_O)        0.045     6.758 r  ex4_i/ROM_Reader1_0/U0/data_tmp[70]_i_1/O
                         net (fo=1, routed)           0.000     6.758    ex4_i/ROM_Reader1_0/U0/data_tmp[70]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.840     6.909    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X70Y53         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[70]/C  (IS_INVERTED)
                         clock pessimism             -0.491     6.417    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.125     6.542    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[70]
  -------------------------------------------------------------------
                         required time                         -6.542    
                         arrival time                           6.758    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.684%)  route 0.124ns (39.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 6.909 - 5.000 ) 
    Source Clock Delay      (SCD):    1.401ns = ( 6.401 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.568     6.401    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X69Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y55         FDRE (Prop_fdre_C_Q)         0.146     6.547 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]/Q
                         net (fo=11, routed)          0.124     6.671    ex4_i/ROM_Reader1_0/U0/data_out[213]
    SLICE_X69Y55         LUT6 (Prop_lut6_I5_O)        0.045     6.716 r  ex4_i/ROM_Reader1_0/U0/data_tmp[213]_i_1/O
                         net (fo=1, routed)           0.000     6.716    ex4_i/ROM_Reader1_0/U0/data_tmp[213]_i_1_n_0
    SLICE_X69Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.840     6.909    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X69Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.401    
    SLICE_X69Y55         FDRE (Hold_fdre_C_D)         0.099     6.500    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[213]
  -------------------------------------------------------------------
                         required time                         -6.500    
                         arrival time                           6.716    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/B[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[464]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.354ns  (logic 0.191ns (53.937%)  route 0.163ns (46.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 6.939 - 5.000 ) 
    Source Clock Delay      (SCD):    1.431ns = ( 6.431 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.598     6.431    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X79Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/B[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60         FDRE (Prop_fdre_C_Q)         0.146     6.577 r  ex4_i/ROM_Reader1_0/U0/B[3]/Q
                         net (fo=68, routed)          0.163     6.740    ex4_i/ROM_Reader1_0/U0/B__0[3]
    SLICE_X78Y60         LUT6 (Prop_lut6_I1_O)        0.045     6.785 r  ex4_i/ROM_Reader1_0/U0/data_tmp[464]_i_1/O
                         net (fo=1, routed)           0.000     6.785    ex4_i/ROM_Reader1_0/U0/data_tmp[464]_i_1_n_0
    SLICE_X78Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.870     6.939    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X78Y60         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[464]/C  (IS_INVERTED)
                         clock pessimism             -0.494     6.444    
    SLICE_X78Y60         FDRE (Hold_fdre_C_D)         0.125     6.569    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[464]
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.785    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.191ns (60.492%)  route 0.125ns (39.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 6.936 - 5.000 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 6.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.595     6.428    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X73Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.146     6.574 r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]/Q
                         net (fo=9, routed)           0.125     6.699    ex4_i/ROM_Reader1_0/U0/data_out[230]
    SLICE_X73Y55         LUT6 (Prop_lut6_I5_O)        0.045     6.744 r  ex4_i/ROM_Reader1_0/U0/data_tmp[230]_i_1/O
                         net (fo=1, routed)           0.000     6.744    ex4_i/ROM_Reader1_0/U0/data_tmp[230]_i_1_n_0
    SLICE_X73Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.867     6.936    ex4_i/ROM_Reader1_0/U0/clk
    SLICE_X73Y55         FDRE                                         r  ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]/C  (IS_INVERTED)
                         clock pessimism             -0.507     6.428    
    SLICE_X73Y55         FDRE (Hold_fdre_C_D)         0.099     6.527    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[230]
  -------------------------------------------------------------------
                         required time                         -6.527    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22    ex4_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y64    ex4_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y66    ex4_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y66    ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y48    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y72    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[299]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y62    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[478]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y48    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y72    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[303]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y54    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y72    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[313]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y73    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[314]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y72    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[315]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y72    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[316]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y68    ex4_i/EightDisplayControl_0/U0/div_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y64    ex4_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y64    ex4_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y66    ex4_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y66    ex4_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y67    ex4_i/EightDisplayControl_0/U0/div_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y73    ex4_i/ROM_Reader1_0/U0/data_tmp_reg[285]/C



