verilog work "clock_divider.v"
verilog work "clk2simu.v"
verilog work "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v"
