Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed May 21 16:57:09 2025
| Host         : insa-20671 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Unite_de_controle_timing_summary_routed.rpt -pb Unite_de_controle_timing_summary_routed.pb -rpx Unite_de_controle_timing_summary_routed.rpx -warn_on_violation
| Design       : Unite_de_controle
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  240         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (377)
5. checking no_input_delay (32)
6. checking no_output_delay (117)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: common_clk (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: pipeline_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (377)
--------------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (117)
---------------------------------
 There are 117 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  494          inf        0.000                      0                  494           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           494 Endpoints
Min Delay           494 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.335ns  (logic 7.488ns (38.729%)  route 11.847ns (61.271%))
  Logic Levels:           34  (CARRY4=19 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.770    12.377    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    12.529 r  register_bank/sum0__211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.529    ALU/sum0__211_carry__1_1[1]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.853 r  ALU/sum0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.853    ALU/sum0__211_carry__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.032 r  ALU/sum0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.527    13.559    register_bank/memory_reg_0[0]
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.157    13.716 r  register_bank/reg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.194    13.909    register_bank/reg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.053    13.962 r  register_bank/reg_data_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          2.918    16.881    reg_data_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         2.454    19.335 r  reg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.335    reg_data[0]
    J15                                                               r  reg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op2_me[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.987ns  (logic 7.444ns (41.385%)  route 10.543ns (58.615%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.770    12.377    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    12.529 r  register_bank/sum0__211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.529    ALU/sum0__211_carry__1_1[1]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.853 r  ALU/sum0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.853    ALU/sum0__211_carry__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.032 r  ALU/sum0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.768    13.801    register_bank/memory_reg_0[0]
    SLICE_X3Y97          LUT6 (Prop_lut6_I2_O)        0.157    13.958 r  register_bank/op2_me_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.567    15.524    op2_me_OBUF[0]
    L19                  OBUF (Prop_obuf_I_O)         2.463    17.987 r  op2_me_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.987    op2_me[0]
    L19                                                               r  op2_me[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.669ns  (logic 6.989ns (39.558%)  route 10.679ns (60.442%))
  Logic Levels:           31  (CARRY4=17 FDRE=1 LUT2=2 LUT3=5 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.662    12.269    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y96          LUT2 (Prop_lut2_I1_O)        0.168    12.437 f  register_bank/reg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.194    12.631    register_bank/reg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I3_O)        0.169    12.800 r  register_bank/reg_data_OBUF[1]_inst_i_1/O
                         net (fo=18, routed)          2.386    15.185    reg_data_OBUF[1]
    F15                  OBUF (Prop_obuf_I_O)         2.483    17.669 r  reg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.669    reg_data[1]
    F15                                                               r  reg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.719ns  (logic 6.225ns (37.233%)  route 10.494ns (62.767%))
  Logic Levels:           27  (CARRY4=14 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.072    11.302    register_bank/sum0[2]
    SLICE_X5Y96          LUT2 (Prop_lut2_I1_O)        0.153    11.455 f  register_bank/reg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.131    11.586    register_bank/reg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I3_O)        0.053    11.639 r  register_bank/reg_data_OBUF[2]_inst_i_1/O
                         net (fo=18, routed)          2.601    14.240    reg_data_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         2.479    16.719 r  reg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.719    reg_data[2]
    G15                                                               r  reg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            op2_me[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.557ns  (logic 6.763ns (40.845%)  route 9.794ns (59.155%))
  Logic Levels:           30  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.703    12.310    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.152    12.462 r  register_bank/op2_me_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.654    14.115    op2_me_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         2.442    16.557 r  op2_me_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.557    op2_me[1]
    J19                                                               r  op2_me[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/qa_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.868ns  (logic 5.087ns (32.059%)  route 10.781ns (67.941%))
  Logic Levels:           34  (CARRY4=19 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.770    12.377    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    12.529 r  register_bank/sum0__211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.529    ALU/sum0__211_carry__1_1[1]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.853 r  ALU/sum0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.853    ALU/sum0__211_carry__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.032 r  ALU/sum0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.527    13.559    register_bank/memory_reg_0[0]
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.157    13.716 r  register_bank/reg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.194    13.909    register_bank/reg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.053    13.962 r  register_bank/reg_data_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          1.125    15.088    register_bank/reg_data_OBUF[0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.053    15.141 r  register_bank/qa[0]_i_1/O
                         net (fo=3, routed)           0.727    15.868    register_bank/qb[0]
    SLICE_X0Y116         FDRE                                         r  register_bank/qa_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/qa_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.727ns  (logic 5.087ns (32.345%)  route 10.640ns (67.655%))
  Logic Levels:           34  (CARRY4=19 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.770    12.377    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    12.529 r  register_bank/sum0__211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.529    ALU/sum0__211_carry__1_1[1]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.853 r  ALU/sum0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.853    ALU/sum0__211_carry__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.032 r  ALU/sum0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.527    13.559    register_bank/memory_reg_0[0]
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.157    13.716 r  register_bank/reg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.194    13.909    register_bank/reg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.053    13.962 r  register_bank/reg_data_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          1.125    15.088    register_bank/reg_data_OBUF[0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.053    15.141 r  register_bank/qa[0]_i_1/O
                         net (fo=3, routed)           0.586    15.727    register_bank/qb[0]
    SLICE_X0Y115         FDRE                                         r  register_bank/qa_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/Regs_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.360ns  (logic 5.034ns (32.774%)  route 10.326ns (67.226%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.770    12.377    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    12.529 r  register_bank/sum0__211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.529    ALU/sum0__211_carry__1_1[1]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.853 r  ALU/sum0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.853    ALU/sum0__211_carry__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.032 r  ALU/sum0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.527    13.559    register_bank/memory_reg_0[0]
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.157    13.716 r  register_bank/reg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.194    13.909    register_bank/reg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.053    13.962 r  register_bank/reg_data_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          1.397    15.360    register_bank/reg_data_OBUF[0]
    SLICE_X2Y107         FDRE                                         r  register_bank/Regs_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.304ns  (logic 5.580ns (36.460%)  route 9.724ns (63.540%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=2 LUT3=3 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.284    10.050    register_bank/sum0[3]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.153    10.203 f  register_bank/reg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.445    10.648    register_bank/reg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I3_O)        0.053    10.701 r  register_bank/reg_data_OBUF[3]_inst_i_1/O
                         net (fo=18, routed)          2.154    12.854    reg_data_OBUF[3]
    G16                  OBUF (Prop_obuf_I_O)         2.450    15.304 r  reg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.304    reg_data[3]
    G16                                                               r  reg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/qa_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.299ns  (logic 5.087ns (33.251%)  route 10.212ns (66.749%))
  Logic Levels:           34  (CARRY4=19 FDRE=1 LUT2=2 LUT3=6 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[30]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  INSTR_MEM_OUT_reg[30]/Q
                         net (fo=6, routed)           0.693     0.962    ALU/inst_di_OBUF[6]
    SLICE_X0Y95          LUT4 (Prop_lut4_I1_O)        0.053     1.015 r  ALU/op2_ex_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.962     1.977    register_bank/op2_ex[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I1_O)        0.053     2.030 r  register_bank/op2_ex_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.487     2.518    register_bank/op2_ex_OBUF[7]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.053     2.571 r  register_bank/op2_me_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          0.516     3.086    register_bank/EX_op3_reg[2]_0[1]
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.062     3.148 r  register_bank/sum0__7_carry__0_i_4/O
                         net (fo=2, routed)           0.415     3.564    register_bank/EX_op3_reg[7]_1[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.169     3.733 r  register_bank/sum0__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.733    ALU/op2_me_OBUF[5]_inst_i_9_0[0]
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     4.046 r  ALU/sum0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.046    ALU/sum0__7_carry__0_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     4.225 r  ALU/sum0__7_carry__1/CO[0]
                         net (fo=13, routed)          0.695     4.920    register_bank/memory_reg_0[1]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.157     5.077 r  register_bank/op2_me_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.077    register_bank/op2_me_OBUF[5]_inst_i_14_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.387 r  register_bank/op2_me_OBUF[5]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.387    register_bank/op2_me_OBUF[5]_inst_i_7_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.447 r  register_bank/op2_me_OBUF[5]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.447    register_bank/op2_me_OBUF[5]_inst_i_4_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     5.540 r  register_bank/op2_me_OBUF[5]_inst_i_2/CO[1]
                         net (fo=13, routed)          1.257     6.797    register_bank/sum0[5]
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.153     6.950 r  register_bank/op2_me_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     6.950    register_bank/op2_me_OBUF[4]_inst_i_12_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.183 r  register_bank/op2_me_OBUF[4]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.001     7.184    register_bank/op2_me_OBUF[4]_inst_i_7_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.242 r  register_bank/op2_me_OBUF[4]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.242    register_bank/op2_me_OBUF[4]_inst_i_4_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     7.336 r  register_bank/op2_me_OBUF[4]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.814     8.150    register_bank/sum0[4]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.152     8.302 r  register_bank/sum0__211_carry_i_24/O
                         net (fo=1, routed)           0.000     8.302    register_bank/sum0__211_carry_i_24_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.612 r  register_bank/sum0__211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.612    register_bank/sum0__211_carry_i_14_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.672 r  register_bank/op2_me_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.001     8.672    register_bank/op2_me_OBUF[3]_inst_i_4_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     8.765 r  register_bank/op2_me_OBUF[3]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.848     9.613    register_bank/sum0[3]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.153     9.766 r  register_bank/sum0__211_carry_i_21/O
                         net (fo=1, routed)           0.000     9.766    register_bank/sum0__211_carry_i_21_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    10.076 r  register_bank/sum0__211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.076    register_bank/sum0__211_carry_i_10_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    10.136 r  register_bank/sum0__211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.137    register_bank/sum0__211_carry_i_7_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.230 r  register_bank/op2_me_OBUF[2]_inst_i_2/CO[1]
                         net (fo=13, routed)          0.747    10.977    register_bank/sum0[2]
    SLICE_X4Y98          LUT3 (Prop_lut3_I0_O)        0.153    11.130 r  register_bank/sum0__211_carry_i_13/O
                         net (fo=1, routed)           0.000    11.130    register_bank/sum0__211_carry_i_13_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.454 r  register_bank/sum0__211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.454    register_bank/sum0__211_carry_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.512 r  register_bank/sum0__211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.513    register_bank/sum0__211_carry__0_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    11.607 r  register_bank/sum0__211_carry_i_1/CO[1]
                         net (fo=13, routed)          0.770    12.377    register_bank/EX_op3_reg[2]_0[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    12.529 r  register_bank/sum0__211_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.529    ALU/sum0__211_carry__1_1[1]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.853 r  ALU/sum0__211_carry__0/CO[3]
                         net (fo=1, routed)           0.001    12.853    ALU/sum0__211_carry__0_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    13.032 r  ALU/sum0__211_carry__1/CO[0]
                         net (fo=2, routed)           0.527    13.559    register_bank/memory_reg_0[0]
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.157    13.716 r  register_bank/reg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.194    13.909    register_bank/reg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.053    13.962 r  register_bank/reg_data_OBUF[0]_inst_i_1/O
                         net (fo=18, routed)          1.125    15.088    register_bank/reg_data_OBUF[0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.053    15.141 r  register_bank/qa[0]_i_1/O
                         net (fo=3, routed)           0.158    15.299    register_bank/qb[0]
    SLICE_X0Y104         FDRE                                         r  register_bank/qa_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.100ns (45.737%)  route 0.119ns (54.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[17]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  INSTR_MEM_OUT_reg[17]/Q
                         net (fo=2, routed)           0.119     0.219    inst_curr_OBUF[17]
    SLICE_X0Y85          FDRE                                         r  EX_op1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.100ns (44.651%)  route 0.124ns (55.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[18]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  INSTR_MEM_OUT_reg[18]/Q
                         net (fo=2, routed)           0.124     0.224    inst_curr_OBUF[18]
    SLICE_X0Y87          FDRE                                         r  EX_op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_opcode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.100ns (43.974%)  route 0.127ns (56.026%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[29]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  INSTR_MEM_OUT_reg[29]/Q
                         net (fo=6, routed)           0.127     0.227    inst_di_OBUF[5]
    SLICE_X0Y95          FDRE                                         r  EX_opcode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_bank/qa_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.118ns (51.465%)  route 0.111ns (48.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE                         0.000     0.000 r  register_bank/qa_reg[2]/C
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  register_bank/qa_reg[2]/Q
                         net (fo=2, routed)           0.111     0.229    reg_b_out_OBUF[2]
    SLICE_X2Y101         FDRE                                         r  EX_op3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_opcode_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.100ns (40.602%)  route 0.146ns (59.398%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[28]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  INSTR_MEM_OUT_reg[28]/Q
                         net (fo=6, routed)           0.146     0.246    inst_di_OBUF[4]
    SLICE_X0Y95          FDRE                                         r  EX_opcode_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EX_op1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ME_op1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.321%)  route 0.154ns (60.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  EX_op1_reg[4]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  EX_op1_reg[4]/Q
                         net (fo=1, routed)           0.154     0.254    EX_op1[4]
    SLICE_X0Y91          FDRE                                         r  ME_op1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_bank/qa_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.306%)  route 0.154ns (60.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  register_bank/qa_reg[3]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  register_bank/qa_reg[3]/Q
                         net (fo=2, routed)           0.154     0.254    reg_b_out_OBUF[3]
    SLICE_X0Y101         FDRE                                         r  EX_op3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.819%)  route 0.158ns (61.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[19]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  INSTR_MEM_OUT_reg[19]/Q
                         net (fo=2, routed)           0.158     0.258    inst_curr_OBUF[19]
    SLICE_X0Y87          FDRE                                         r  EX_op1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_MEM_OUT_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.819%)  route 0.158ns (61.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  INSTR_MEM_OUT_reg[21]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  INSTR_MEM_OUT_reg[21]/Q
                         net (fo=2, routed)           0.158     0.258    inst_curr_OBUF[21]
    SLICE_X0Y89          FDRE                                         r  EX_op1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_bank/qa_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EX_op3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.807%)  route 0.158ns (61.193%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  register_bank/qa_reg[1]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  register_bank/qa_reg[1]/Q
                         net (fo=2, routed)           0.158     0.258    reg_b_out_OBUF[1]
    SLICE_X0Y101         FDRE                                         r  EX_op3_reg[1]/D
  -------------------------------------------------------------------    -------------------





