$date
	Sun Oct 19 14:19:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module M_and_S_ff_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$scope module inst $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % clk $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$var reg 1 & master_Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#5
1%
#10
0%
1#
#15
1&
1%
#20
0!
1"
0%
1$
0#
#25
0&
1%
#30
1!
0"
0%
1#
#35
1&
1%
#40
0!
1"
0%
0$
#45
1%
#50
0%
0#
#55
1%
#60
0%
