Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 23:09:08 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             231 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           15 |
| Yes          | No                    | No                     |             133 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                                                    Enable Signal                                                                   |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG         |                                                                                                                                                    |                                                                  |                1 |              1 |
|  clk_50M_BUFG          | rx1/tickgen/baud_clk                                                                                                                               |                                                                  |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF    |                                                                                                                                                    |                                                                  |                2 |              2 |
|  u2/J_DA2_Pin4_OBUF    | u2/shiftCounter[3]_i_1_n_0                                                                                                                         | u2/temp1[15]_i_1_n_0                                             |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                                                                                                                                           | u2/temp1[15]_i_1_n_0                                             |                1 |              4 |
|  clk_50M_BUFG          | rx1/__0_n_0                                                                                                                                        |                                                                  |                1 |              4 |
|  rx1/E[0]              |                                                                                                                                                    |                                                                  |                3 |              8 |
|  clk_50M_BUFG          | rx1/tickgen/E[0]                                                                                                                                   |                                                                  |                4 |              8 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/base_cnt |                2 |              8 |
|  clk_50M_BUFG          | rx1/E[0]                                                                                                                                           |                                                                  |                2 |             10 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                                                                                                                                           |                                                                  |                3 |             12 |
| ~u1/J_MIC3_Pin4_OBUF   |                                                                                                                                                    |                                                                  |                3 |             12 |
|  CLK_IBUF_BUFG         |                                                                                                                                                    | J_MIC3_Pin1_OBUF_BUFG                                            |                3 |             12 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                                               |                                                                  |                2 |             12 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]_0 |                                                                  |                3 |             12 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                            |                                                                  |                2 |             12 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid                                                                         |                                                                  |                3 |             12 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                                                    |                                                                  |                2 |             12 |
|  clk_50M_BUFG          | buf2/filt1/filt1/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                                              |                                                                  |                6 |             18 |
|  CLK_IBUF_BUFG         |                                                                                                                                                    | clk_50M_BUFG                                                     |                6 |             21 |
|  clk_50M_BUFG          |                                                                                                                                                    | clkgen1/cnt[0]_i_1_n_0                                           |                6 |             21 |
|  J_MIC3_Pin1_OBUF_BUFG | nolabel_line66/rd_ptr_reg[0]                                                                                                                       |                                                                  |                8 |             32 |
|  clk_50M_BUFG          |                                                                                                                                                    |                                                                  |               40 |            108 |
|  J_MIC3_Pin1_OBUF_BUFG |                                                                                                                                                    |                                                                  |               32 |            111 |
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


