<profile>

<section name = "Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'" level="0">
<item name = "Date">Wed Jul 19 12:42:10 2023
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007s-clg225-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.810 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 10.000 ns, 10.000 ns, 2, 2, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 169, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 0, 0, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 57, -</column>
<column name="Register">-, -, 161, -, -</column>
<specialColumn name="Available">100, 66, 28800, 14400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 9, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_7ns_14_1_1_U41">mul_8ns_7ns_14_1_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_7ns_14_1_1_U43">mul_8ns_7ns_14_1_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_7s_15_1_1_U40">mul_8ns_7s_15_1_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_8ns_15_1_1_U39">mul_8ns_8ns_15_1_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_8s_16_1_1_U42">mul_8ns_8s_16_1_1, 0, 1, 0, 0, 0</column>
<column name="mul_8ns_8s_16_1_1_U44">mul_8ns_8s_16_1_1, 0, 1, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1171_fu_471_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln712_2_fu_556_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln712_3_fu_565_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln712_4_fu_612_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln712_5_fu_571_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln712_6_fu_577_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln712_7_fu_587_p2">+, 0, 0, 14, 14, 14</column>
<column name="add_ln712_8_fu_628_p2">+, 0, 0, 15, 15, 15</column>
<column name="add_ln712_fu_599_p2">+, 0, 0, 14, 14, 14</column>
<column name="sub_ln1171_1_fu_417_p2">-, 0, 0, 14, 1, 14</column>
<column name="sub_ln1171_2_fu_427_p2">-, 0, 0, 15, 15, 15</column>
<column name="sub_ln1171_fu_516_p2">-, 0, 0, 14, 14, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="grp_fu_111_p0">13, 3, 8, 24</column>
<column name="grp_fu_111_p1">13, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln712_3_reg_707">13, 0, 13, 0</column>
<column name="add_ln712_5_reg_712">13, 0, 13, 0</column>
<column name="add_ln712_7_reg_717">14, 0, 14, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="lshr_ln717_8_reg_672">11, 0, 11, 0</column>
<column name="lshr_ln717_s_reg_692">11, 0, 11, 0</column>
<column name="lshr_ln_reg_667">9, 0, 9, 0</column>
<column name="p_read111_reg_661">8, 0, 8, 0</column>
<column name="p_read_10_reg_650">8, 0, 8, 0</column>
<column name="p_read_12_reg_655">8, 0, 8, 0</column>
<column name="trunc_ln1171_1_reg_682">12, 0, 12, 0</column>
<column name="trunc_ln6_reg_677">12, 0, 12, 0</column>
<column name="trunc_ln717_1_reg_687">13, 0, 13, 0</column>
<column name="trunc_ln717_2_reg_702">13, 0, 13, 0</column>
<column name="trunc_ln717_3_reg_697">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, dense_latency&lt;ap_ufixed&lt;8, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 4, 5, 3, 0&gt;, config5&gt;, return value</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 8, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 8, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 8, ap_none, p_read4, scalar</column>
</table>
</item>
</section>
</profile>
