experimentPhase	trialnum	subject	task	oneTarget	noisePercent	ISIframes	ltrColorThis	leftStreamFlip	rightStreamFlip	rightResponseFirst	probe	trialInstructionPos	responseOrder0	answer0	response0	correct0	responseOrder1	answer1	response1	correct1	responseOrder2	answer2	response2	correct2	timingBlips
main	0 	asim4752 	 T1 	 False 	 0.0 	26 	0.9 	False 	False 	True 	both 	(0, -1) 	0 	Z 	Z 	1 	1 	Y 	Y 	1 	2 	Z 	Z 	1 	0
main	1 	asim4752 	 T1 	 False 	 0.0 	20 	0.9 	False 	False 	False 	both 	(0, -1) 	2 	F 	F 	1 	0 	F 	F 	1 	1 	Y 	Y 	1 	0
main	2 	asim4752 	 T1 	 False 	 0.0 	16 	0.9 	False 	False 	True 	both 	(0, 1) 	2 	A 	A 	1 	0 	G 	G 	1 	1 	H 	H 	1 	0
main	3 	asim4752 	 T1 	 False 	 0.0 	16 	0.9 	False 	False 	False 	both 	(0, 1) 	0 	Z 	Z 	1 	2 	T 	T 	1 	1 	F 	F 	1 	0
main	4 	asim4752 	 T1 	 False 	 0.0 	12 	0.9 	False 	False 	False 	both 	(0, -1) 	1 	G 	G 	1 	2 	S 	S 	1 	0 	A 	A 	1 	0
main	5 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.9 	False 	False 	False 	both 	(0, 1) 	1 	M 	M 	1 	2 	F 	F 	1 	0 	J 	S 	0 	0
main	6 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.3 	False 	False 	False 	both 	(0, 1) 	0 	Z 	Z 	1 	2 	M 	M 	1 	1 	C 	C 	1 	0
main	7 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.3 	False 	False 	True 	both 	(0, 1) 	0 	Y 	Z 	0 	2 	S 	Y 	0 	1 	S 	S 	1 	0
main	8 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.3 	False 	False 	True 	both 	(0, 1) 	2 	F 	F 	1 	0 	S 	S 	1 	1 	K 	K 	1 	0
main	9 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.3 	False 	False 	True 	both 	(0, -1) 	0 	Z 	K 	0 	1 	R 	F 	0 	2 	Z 	Z 	1 	0
main	10 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.9 	False 	False 	False 	both 	(0, -1) 	1 	N 	N 	1 	0 	K 	K 	1 	2 	J 	J 	1 	0
main	11 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.9 	False 	False 	True 	both 	(0, -1) 	2 	C 	C 	1 	1 	M 	M 	1 	0 	K 	K 	1 	0
main	12 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.4 	False 	False 	True 	both 	(0, -1) 	0 	S 	S 	1 	2 	E 	E 	1 	1 	J 	J 	1 	0
main	13 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.4 	False 	False 	False 	both 	(0, -1) 	1 	Y 	Y 	1 	0 	N 	N 	1 	2 	K 	K 	1 	0
main	14 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	1 	A 	A 	1 	2 	Y 	Y 	1 	0 	U 	K 	0 	0
main	15 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	1 	N 	N 	1 	2 	Y 	Y 	1 	0 	N 	K 	0 	0
main	16 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.55 	False 	False 	False 	both 	(0, -1) 	2 	A 	S 	0 	1 	U 	Y 	0 	0 	R 	K 	0 	0
main	17 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, -1) 	2 	H 	H 	1 	1 	A 	S 	0 	0 	A 	S 	0 	0
main	18 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.45 	False 	False 	False 	both 	(0, -1) 	0 	U 	U 	1 	1 	A 	A 	1 	2 	N 	F 	0 	0
main	19 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.45 	False 	False 	False 	both 	(0, 1) 	0 	Y 	Y 	1 	1 	C 	C 	1 	2 	Z 	Z 	1 	0
main	20 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	0 	E 	E 	1 	2 	C 	C 	1 	1 	R 	R 	1 	0
main	21 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	1 	F 	F 	1 	0 	S 	S 	1 	2 	Y 	Y 	1 	0
main	22 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.35 	False 	False 	True 	both 	(0, 1) 	1 	F 	F 	1 	0 	E 	E 	1 	2 	N 	N 	1 	0
main	23 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.35 	False 	False 	True 	both 	(0, -1) 	2 	H 	A 	0 	1 	Z 	Z 	1 	0 	F 	F 	1 	0
main	24 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.55 	False 	False 	False 	both 	(0, -1) 	1 	J 	F 	0 	2 	G 	E 	0 	0 	E 	S 	0 	0
main	25 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	False 	both 	(0, -1) 	1 	J 	I 	0 	2 	F 	J 	0 	0 	C 	C 	1 	0
main	26 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	2 	H 	H 	1 	1 	R 	R 	1 	0 	H 	D 	0 	0
main	27 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	2 	J 	J 	1 	0 	S 	S 	1 	1 	A 	A 	1 	0
main	28 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	True 	both 	(0, 1) 	0 	A 	A 	1 	2 	K 	K 	1 	1 	H 	F 	0 	0
main	29 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	True 	both 	(0, -1) 	2 	Z 	A 	0 	1 	Z 	Z 	1 	0 	A 	A 	1 	0
main	30 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.55 	False 	False 	False 	both 	(0, -1) 	1 	E 	F 	0 	0 	T 	Z 	0 	2 	G 	R 	0 	0
main	31 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.45 	False 	False 	True 	both 	(0, 1) 	2 	G 	G 	1 	0 	C 	C 	1 	1 	R 	R 	1 	0
main	32 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.45 	False 	False 	True 	both 	(0, -1) 	0 	Z 	G 	0 	1 	S 	S 	1 	2 	R 	R 	1 	0
main	33 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.55 	False 	False 	False 	both 	(0, 1) 	1 	J 	F 	0 	2 	M 	S 	0 	0 	T 	D 	0 	0
main	34 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.45 	False 	False 	True 	both 	(0, -1) 	2 	K 	D 	0 	1 	G 	R 	0 	0 	M 	F 	0 	0
main	35 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.35 	False 	False 	True 	both 	(0, 1) 	0 	Y 	A 	0 	2 	J 	J 	1 	1 	A 	D 	0 	0
main	36 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	True 	both 	(0, -1) 	2 	T 	T 	1 	1 	A 	A 	1 	0 	C 	C 	1 	0
main	37 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	True 	both 	(0, 1) 	2 	Y 	Y 	1 	1 	U 	U 	1 	0 	H 	P 	0 	0
main	38 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.35 	False 	False 	False 	both 	(0, -1) 	1 	Z 	Z 	1 	0 	Y 	Y 	1 	2 	Y 	C 	0 	0
main	39 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.35 	False 	False 	True 	both 	(0, -1) 	1 	U 	J 	0 	2 	G 	F 	0 	0 	F 	R 	0 	0
main	40 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.3 	False 	False 	True 	both 	(0, 1) 	2 	U 	U 	1 	0 	F 	F 	1 	1 	F 	H 	0 	0
main	41 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.3 	False 	False 	False 	both 	(0, 1) 	1 	Y 	Z 	0 	2 	F 	Y 	0 	0 	J 	I 	0 	0
main	42 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	False 	both 	(0, -1) 	2 	K 	Z 	0 	1 	F 	F 	1 	0 	K 	K 	1 	0
main	43 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	False 	both 	(0, -1) 	1 	H 	A 	0 	2 	H 	H 	1 	0 	Z 	Z 	1 	0
main	44 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.3 	False 	False 	False 	both 	(0, 1) 	0 	F 	A 	0 	1 	Y 	H 	0 	2 	T 	F 	0 	0
main	45 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	True 	both 	(0, -1) 	0 	A 	A 	1 	1 	J 	H 	0 	2 	N 	R 	0 	0
main	46 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	False 	both 	(0, 1) 	0 	M 	M 	1 	1 	U 	U 	1 	2 	A 	A 	1 	0
main	47 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	True 	both 	(0, 1) 	1 	A 	A 	1 	0 	A 	T 	0 	2 	E 	R 	0 	0
main	48 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, 1) 	2 	K 	K 	1 	1 	A 	A 	1 	0 	S 	S 	1 	0
main	49 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, -1) 	1 	H 	H 	1 	2 	Y 	Y 	1 	0 	N 	H 	0 	0
main	50 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	False 	both 	(0, 1) 	2 	Y 	A 	0 	0 	J 	J 	1 	1 	H 	N 	0 	0
main	51 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, -1) 	0 	T 	T 	1 	1 	N 	N 	1 	2 	M 	S 	0 	0
main	52 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	True 	both 	(0, 1) 	0 	C 	C 	1 	1 	N 	N 	1 	2 	Y 	R 	0 	0
main	53 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	True 	both 	(0, 1) 	2 	T 	N 	0 	0 	U 	T 	0 	1 	F 	S 	0 	0
main	54 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	True 	both 	(0, -1) 	0 	T 	F 	0 	2 	M 	N 	0 	1 	J 	R 	0 	0
main	55 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, -1) 	1 	S 	S 	1 	2 	A 	A 	1 	0 	K 	J 	0 	0
main	56 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, 1) 	2 	F 	F 	1 	0 	M 	M 	1 	1 	Z 	Z 	1 	0
main	57 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	True 	both 	(0, 1) 	0 	T 	K 	0 	1 	E 	Y 	0 	2 	Z 	Z 	1 	0
main	58 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, -1) 	2 	S 	S 	1 	0 	G 	G 	1 	1 	G 	H 	0 	0
main	59 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, -1) 	2 	C 	C 	1 	1 	E 	E 	1 	0 	S 	S 	1 	0
main	60 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, 1) 	0 	H 	H 	1 	1 	S 	S 	1 	2 	U 	E 	0 	0
main	61 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, -1) 	0 	U 	H 	0 	1 	E 	E 	1 	2 	T 	R 	0 	0
main	62 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, -1) 	2 	S 	S 	1 	0 	Z 	Z 	1 	1 	Z 	T 	0 	0
main	63 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, 1) 	2 	J 	J 	1 	0 	T 	K 	0 	1 	T 	R 	0 	0
main	64 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, -1) 	0 	S 	S 	1 	2 	R 	R 	1 	1 	E 	E 	1 	0
main	65 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, -1) 	2 	M 	M 	1 	0 	T 	Z 	0 	1 	H 	I 	0 	0
main	66 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, 1) 	1 	E 	E 	1 	0 	C 	C 	1 	2 	C 	J 	0 	0
main	67 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, -1) 	0 	K 	K 	1 	2 	G 	G 	1 	1 	J 	I 	0 	0
main	68 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, -1) 	2 	E 	E 	1 	1 	J 	J 	1 	0 	S 	K 	0 	0
main	69 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, 1) 	1 	F 	K 	0 	0 	T 	K 	0 	2 	R 	R 	1 	0
main	70 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, 1) 	0 	F 	K 	0 	1 	R 	R 	1 	2 	R 	S 	0 	0
main	71 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, 1) 	0 	T 	T 	1 	1 	Y 	Y 	1 	2 	E 	E 	1 	0
main	72 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	2 	M 	M 	1 	0 	S 	S 	1 	1 	U 	U 	1 	0
main	73 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, 1) 	0 	A 	A 	1 	1 	M 	M 	1 	2 	G 	G 	1 	0
main	74 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, -1) 	0 	A 	A 	1 	1 	S 	S 	1 	2 	S 	G 	0 	0
main	75 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, 1) 	0 	G 	G 	1 	2 	E 	E 	1 	1 	E 	S 	0 	0
main	76 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, -1) 	1 	F 	F 	1 	0 	T 	T 	1 	2 	N 	K 	0 	0
main	77 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	0 	F 	S 	0 	1 	J 	J 	1 	2 	S 	E 	0 	0
main	78 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, -1) 	0 	H 	H 	1 	1 	M 	M 	1 	2 	F 	F 	1 	0
main	79 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, 1) 	0 	H 	H 	1 	2 	G 	G 	1 	1 	C 	C 	1 	0
main	80 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, -1) 	0 	H 	H 	1 	2 	S 	S 	1 	1 	Z 	Z 	1 	0
main	81 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	1 	H 	H 	1 	0 	C 	C 	1 	2 	G 	G 	1 	0
main	82 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	True 	both 	(0, -1) 	0 	H 	R 	0 	1 	R 	Z 	0 	2 	R 	F 	0 	0
main	83 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, -1) 	2 	U 	D 	0 	0 	T 	U 	0 	1 	F 	J 	0 	0
main	84 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, -1) 	2 	Y 	Y 	1 	0 	Z 	Z 	1 	1 	Z 	Z 	1 	0
main	85 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, 1) 	0 	M 	M 	1 	1 	K 	Z 	0 	2 	C 	C 	1 	0
main	86 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, -1) 	1 	T 	F 	0 	0 	T 	R 	0 	2 	M 	Z 	0 	0
main	87 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, 1) 	0 	C 	C 	1 	1 	N 	M 	0 	2 	R 	O 	0 	0
main	88 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, -1) 	1 	M 	Y 	0 	2 	M 	M 	1 	0 	S 	Z 	0 	0
main	89 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, -1) 	0 	A 	A 	1 	2 	N 	N 	1 	1 	C 	C 	1 	0
main	90 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, -1) 	0 	J 	J 	1 	2 	F 	F 	1 	1 	M 	M 	1 	0
main	91 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, 1) 	0 	T 	Z 	0 	1 	H 	Y 	0 	2 	N 	F 	0 	0
main	92 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, 1) 	1 	F 	Y 	0 	2 	A 	F 	0 	0 	Y 	M 	0 	0
main	93 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.1 	False 	False 	True 	both 	(0, -1) 	1 	C 	P 	0 	0 	A 	C 	0 	2 	A 	A 	1 	0
main	94 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.15 	False 	False 	False 	both 	(0, 1) 	2 	A 	T 	0 	1 	A 	N 	0 	0 	Y 	A 	0 	0
main	95 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.2 	False 	False 	True 	both 	(0, 1) 	0 	E 	A 	0 	1 	U 	H 	0 	2 	K 	K 	1 	0
main	96 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.25 	False 	False 	True 	both 	(0, 1) 	0 	M 	M 	1 	2 	G 	G 	1 	1 	J 	J 	1 	0
main	97 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.25 	False 	False 	True 	both 	(0, -1) 	0 	F 	F 	1 	1 	S 	S 	1 	2 	K 	K 	1 	0
main	98 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.2 	False 	False 	False 	both 	(0, -1) 	1 	T 	T 	1 	0 	T 	F 	0 	2 	M 	M 	1 	0
main	99 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.2 	False 	False 	True 	both 	(0, -1) 	1 	Y 	Y 	1 	2 	Z 	Z 	1 	0 	Z 	S 	0 	0
main	100 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.15 	False 	False 	True 	both 	(0, 1) 	2 	K 	S 	0 	0 	K 	K 	1 	1 	F 	J 	0 	0
main	101 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.2 	False 	False 	False 	both 	(0, 1) 	0 	J 	J 	1 	2 	J 	J 	1 	1 	M 	M 	1 	0
main	102 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.2 	False 	False 	True 	both 	(0, 1) 	0 	E 	E 	1 	2 	Y 	S 	0 	1 	U 	U 	1 	0
main	103 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.15 	False 	False 	True 	both 	(0, -1) 	1 	F 	F 	1 	2 	G 	G 	1 	0 	S 	S 	1 	0
main	104 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.15 	False 	False 	False 	both 	(0, -1) 	0 	N 	M 	0 	2 	T 	T 	1 	1 	J 	J 	1 	0
main	105 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.1 	False 	False 	False 	both 	(0, 1) 	0 	F 	F 	1 	1 	Z 	Z 	1 	2 	S 	S 	1 	0
main	106 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.1 	False 	False 	False 	both 	(0, -1) 	0 	Z 	Z 	1 	2 	F 	F 	1 	1 	S 	S 	1 	0
main	107 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	1 	E 	E 	1 	2 	A 	A 	1 	0 	M 	S 	0 	0
main	108 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, -1) 	1 	C 	C 	1 	2 	K 	K 	1 	0 	U 	U 	1 	0
main	109 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.0 	False 	False 	False 	both 	(0, -1) 	0 	N 	C 	0 	1 	H 	H 	1 	2 	K 	K 	1 	0
main	110 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.0 	False 	False 	False 	both 	(0, 1) 	2 	N 	N 	1 	1 	Y 	Y 	1 	0 	R 	R 	1 	0
main	111 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, -1) 	1 	U 	N 	0 	2 	N 	S 	0 	0 	Y 	R 	0 	0
main	112 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.0 	False 	False 	False 	both 	(0, 1) 	0 	T 	T 	1 	2 	U 	U 	1 	1 	Y 	Y 	1 	0
main	113 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.0 	False 	False 	False 	both 	(0, -1) 	2 	G 	G 	1 	0 	A 	A 	1 	1 	C 	C 	1 	0
main	114 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, -1) 	2 	H 	S 	0 	1 	G 	C 	0 	0 	C 	R 	0 	0
main	115 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.0 	False 	False 	True 	both 	(0, 1) 	1 	H 	H 	1 	0 	S 	S 	1 	2 	E 	E 	1 	0
main	116 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.0 	False 	False 	True 	both 	(0, -1) 	0 	G 	G 	1 	1 	A 	A 	1 	2 	M 	M 	1 	0
main	117 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, 1) 	0 	H 	H 	1 	1 	E 	E 	1 	2 	M 	M 	1 	0
main	118 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, 1) 	2 	J 	J 	1 	0 	N 	N 	1 	1 	C 	C 	1 	0
main	119 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	0 	C 	C 	1 	2 	R 	R 	1 	1 	A 	A 	1 	0
main	120 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, -1) 	1 	U 	U 	1 	2 	Y 	N 	0 	0 	T 	R 	0 	0
main	121 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	False 	both 	(0, 1) 	1 	E 	E 	1 	0 	Z 	Z 	1 	2 	M 	J 	0 	0
main	122 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, -1) 	0 	N 	N 	1 	1 	K 	K 	1 	2 	Y 	R 	0 	0
main	123 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	2 	A 	A 	1 	0 	Y 	K 	0 	1 	J 	J 	1 	0
main	124 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	False 	both 	(0, -1) 	1 	C 	C 	1 	0 	J 	J 	1 	2 	R 	N 	0 	0
main	125 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	True 	both 	(0, -1) 	1 	G 	G 	1 	0 	M 	M 	1 	2 	T 	K 	0 	0
main	126 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, 1) 	0 	U 	U 	1 	1 	F 	F 	1 	2 	Z 	L 	0 	0
main	127 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	True 	both 	(0, 1) 	1 	T 	A 	0 	2 	K 	K 	1 	0 	A 	A 	1 	0
main	128 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	False 	both 	(0, 1) 	0 	S 	S 	1 	1 	Z 	Z 	1 	2 	S 	A 	0 	0
main	129 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.25 	False 	False 	True 	both 	(0, 1) 	0 	M 	M 	1 	1 	K 	Z 	0 	2 	Z 	A 	0 	0
main	130 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	False 	both 	(0, -1) 	2 	A 	A 	1 	0 	F 	F 	1 	1 	F 	K 	0 	0
main	131 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.2 	False 	False 	True 	both 	(0, -1) 	0 	H 	A 	0 	1 	K 	Z 	0 	2 	U 	R 	0 	0
main	132 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, -1) 	2 	M 	M 	1 	1 	F 	F 	1 	0 	E 	K 	0 	0
main	133 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.15 	False 	False 	False 	both 	(0, 1) 	0 	K 	M 	0 	1 	S 	S 	1 	2 	Y 	E 	0 	0
main	134 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, -1) 	0 	A 	A 	1 	1 	Z 	Z 	1 	2 	E 	E 	1 	0
main	135 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.1 	False 	False 	True 	both 	(0, 1) 	2 	J 	E 	0 	1 	J 	K 	0 	0 	T 	Y 	0 	0
main	136 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, 1) 	1 	T 	Y 	0 	2 	N 	S 	0 	0 	S 	K 	0 	0
main	137 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, -1) 	2 	E 	R 	0 	0 	U 	F 	0 	1 	T 	D 	0 	0
main	138 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	2 	U 	U 	1 	0 	T 	T 	1 	1 	K 	K 	1 	0
main	139 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, 1) 	1 	G 	G 	1 	2 	M 	M 	1 	0 	H 	K 	0 	0
main	140 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, -1) 	2 	U 	Y 	0 	0 	Y 	Y 	1 	1 	Z 	Z 	1 	0
main	141 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, -1) 	1 	U 	A 	0 	0 	N 	N 	1 	2 	C 	K 	0 	0
main	142 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, -1) 	0 	S 	S 	1 	1 	M 	M 	1 	2 	J 	J 	1 	0
main	143 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	1 	M 	M 	1 	2 	Y 	Y 	1 	0 	N 	N 	1 	0
main	144 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, 1) 	1 	T 	T 	1 	0 	E 	E 	1 	2 	Y 	N 	0 	0
main	145 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, -1) 	2 	Z 	N 	0 	1 	F 	E 	0 	0 	C 	C 	1 	0
main	146 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, -1) 	1 	C 	C 	1 	0 	A 	A 	1 	2 	K 	K 	1 	0
main	147 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, -1) 	0 	G 	G 	1 	2 	H 	H 	1 	1 	R 	R 	1 	0
main	148 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, -1) 	1 	C 	C 	1 	0 	Z 	Z 	1 	2 	Y 	R 	0 	0
main	149 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, -1) 	2 	Z 	K 	0 	1 	Z 	Z 	1 	0 	Z 	K 	0 	0
main	150 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	True 	both 	(0, -1) 	0 	T 	T 	1 	1 	Z 	Z 	1 	2 	N 	N 	1 	0
main	151 	asim4752 	 T1 	 False 	 0.0 	2.0 	0.05 	False 	False 	False 	both 	(0, 1) 	1 	N 	M 	0 	0 	N 	N 	1 	2 	U 	U 	1 	0
main	152 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	False 	both 	(0, 1) 	0 	E 	E 	1 	2 	T 	T 	1 	1 	F 	F 	1 	0
main	153 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, 1) 	1 	A 	A 	1 	2 	T 	T 	1 	0 	N 	N 	1 	0
main	154 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.05 	False 	False 	True 	both 	(0, 1) 	2 	J 	T 	0 	0 	J 	R 	0 	1 	J 	F 	0 	0
main	155 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, 1) 	0 	Z 	Z 	1 	1 	G 	G 	1 	2 	U 	A 	0 	0
main	156 	asim4752 	 T1 	 False 	 0.0 	1.0 	-0.0 	False 	False 	True 	both 	(0, 1) 	0 	Z 	Z 	1 	2 	T 	T 	1 	1 	T 	G 	0 	0
