/*
 * STM32F103C6.h
 *
 *  Created on: Oct 13, 2021
 *      Author: Arshy
 */

#ifndef INC_STM32F103C6_H_
#define INC_STM32F103C6_H_

//-----------------------------
//Includes
//-----------------------------
#include "stdlib.h"
#include "stdint.h"


//-----------------------------
//Base addresses for Memories
//-----------------------------

#define FLASH_MEMEORY_BASE							0x08000000UL
#define SYSTEM_MEMEORY_BASE							0x1FFFF000UL
#define SRAM_MEMEORY_BASE							0x20000000UL

#define PERIPHERALS_BASE							0x40000000UL
#define CORTEX_M3_INTERNAL_PERIPHERALS_BASE			0xE0000000UL


//-----------------------------
//Base addresses for AHB Peripherals
//-----------------------------

#define RCC_BASE									0x40021000UL

//-----------------------------
//Base addresses for APB2 Peripherals
//-----------------------------
//GPIO
//A,B Fully Included in LQFP48 Package
#define GPIOA_BASE									0x40010800UL
#define GPIOB_BASE									0x40010C00UL
//C,D Partially Included in LQFP48 Package
#define GPIOC_BASE									0x40011000UL
#define GPIOD_BASE									0x40011400UL
//E not Included in LQFP48 Package
#define GPIOE_BASE									0x40011800UL
//==============================================================
#define EXTI_BASE									0x40010400UL
#define AFIO_BASE									0x40010000UL
#define GPIOE_BASE									0x40011800UL





//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral register:
//-*-*-*-*-*-*-*-*-*-*-*



//-*-*-*-*-*-*-*-*-*-*-*-
//Peripheral Instants:
//-*-*-*-*-*-*-*-*-*-*-*






//-*-*-*-*-*-*-*-*-*-*-*-
//clock enable Macros:
//-*-*-*-*-*-*-*-*-*-*-*




//-*-*-*-*-*-*-*-*-*-*-*-
//Generic Macros:
//-*-*-*-*-*-*-*-*-*-*-*








#endif /* INC_STM32F103C6_H_ */
