VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {DTMF_CHIP}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.620}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {November 21, 2025}
END_BANNER
PATH 1
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_7} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_7} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_7} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.105}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.148}
    {} {Slack Time} {-1.986}
  END_SLK_CLC
  SLK -1.986
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.814} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.814} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.937} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_7} {CK} {^} {Q} {^} {} {SEDFFX1} {0.196} {0.000} {0.082} {} {0.148} {2.134} {} {2} {(653.07, 751.80) (659.01, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[7]} {} {0.000} {0.000} {0.082} {0.008} {0.148} {2.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.223} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.221} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.130} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {-0.124} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {-0.009} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.011} {0.000} {0.175} {0.478} {1.989} {0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_0} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_0} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {-1.966}
  END_SLK_CLC
  SLK -1.966
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.793} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.793} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.917} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_0} {CK} {^} {Q} {^} {} {SEDFFX1} {0.217} {0.000} {0.118} {} {0.169} {2.134} {} {3} {(628.65, 761.88) (634.59, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[0]} {} {0.000} {0.000} {0.118} {0.014} {0.169} {2.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.202} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.201} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.109} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {-0.103} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {0.012} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.011} {0.000} {0.175} {0.478} {1.989} {0.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_4} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_4} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.105}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {-1.965}
  END_SLK_CLC
  SLK -1.965
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.793} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.793} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.917} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK} {^} {Q} {^} {} {SEDFFX1} {0.217} {0.000} {0.119} {} {0.170} {2.135} {} {3} {(655.71, 725.48) (661.65, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N18} {} {0.000} {0.000} {0.119} {0.014} {0.170} {2.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.202} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.200} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.109} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {-0.104} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.008} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_3} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.105}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.173}
    {} {Slack Time} {-1.962}
  END_SLK_CLC
  SLK -1.962
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.790} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.790} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.914} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK} {^} {Q} {^} {} {SEDFFX1} {0.220} {0.000} {0.125} {} {0.173} {2.135} {} {3} {(655.05, 731.64) (660.99, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[3]} {} {0.000} {0.000} {0.125} {0.015} {0.173} {2.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.199} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.198} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.106} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {-0.101} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.010} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_6} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_6} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.105}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.176}
    {} {Slack Time} {-1.959}
  END_SLK_CLC
  SLK -1.959
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.787} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.787} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.911} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.911} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK} {^} {Q} {^} {} {SEDFFX1} {0.224} {0.000} {0.131} {} {0.176} {2.135} {} {3} {(658.35, 745.64) (664.29, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[6]} {} {0.000} {0.000} {0.131} {0.016} {0.176} {2.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.196} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.195} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.103} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {-0.098} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.013} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_5} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_5} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.105}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.177}
    {} {Slack Time} {-1.959}
  END_SLK_CLC
  SLK -1.959
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.786} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.786} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.910} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.911} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK} {^} {Q} {^} {} {SEDFFX1} {0.224} {0.000} {0.132} {} {0.177} {2.135} {} {3} {(655.71, 741.72) (661.65, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[5]} {} {0.000} {0.000} {0.132} {0.016} {0.177} {2.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.195} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.194} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.102} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {-0.097} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.014} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_1} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.134}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.176}
    {} {Slack Time} {-1.958}
  END_SLK_CLC
  SLK -1.958
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.786} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.786} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.909} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK} {^} {Q} {^} {} {SEDFFX1} {0.224} {0.000} {0.131} {} {0.176} {2.134} {} {3} {(647.13, 765.80) (653.07, 764.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N19} {} {0.000} {0.000} {0.131} {0.016} {0.176} {2.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.194} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.193} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.102} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {-0.096} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {0.019} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.011} {0.000} {0.175} {0.478} {1.989} {0.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/dout_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/dout_reg_2} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.135}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {-1.944}
  END_SLK_CLC
  SLK -1.944
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.772} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.772} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.895} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.896} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK} {^} {Q} {^} {} {SEDFFX1} {0.238} {0.000} {0.156} {} {0.191} {2.135} {} {3} {(650.43, 761.88) (656.37, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[2]} {} {0.001} {0.000} {0.156} {0.020} {0.191} {2.135} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.180} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.179} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {-0.088} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {-0.082} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.029} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.988}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.388}
    {} {Slack Time} {-1.767}
  END_SLK_CLC
  SLK -1.767
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.587} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.588} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.668} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.671} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.758} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {8.775} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.202} {0.000} {0.151} {} {7.210} {8.977} {} {9} {(1011.45, 660.52) (1022.67, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[10]} {} {0.001} {0.000} {0.151} {0.023} {7.210} {8.977} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1867} {A1} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.058} {} {7.243} {9.010} {} {1} {(1014.09, 670.60) (1014.09, 670.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2484} {} {0.000} {0.000} {0.058} {0.006} {7.243} {9.010} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7372} {A0} {v} {Y} {^} {} {AOI21X1} {0.082} {0.000} {0.101} {} {7.326} {9.093} {} {1} {(1009.47, 671.72) (1008.81, 671.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5532} {} {0.000} {0.000} {0.101} {0.006} {7.326} {9.093} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7371} {B0} {^} {Y} {v} {} {AOI21X1} {0.028} {0.000} {0.041} {} {7.353} {9.120} {} {1} {(997.59, 671.16) (997.59, 671.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5530} {} {0.000} {0.000} {0.041} {0.005} {7.353} {9.120} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9398} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.044} {} {7.388} {9.155} {} {1} {(996.93, 665.00) (997.59, 665.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5982} {} {0.000} {0.000} {0.044} {0.004} {7.388} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {-0.003} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {-0.002} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.089} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.097} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.198} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.988} {0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.401}
    {} {Slack Time} {-1.754}
  END_SLK_CLC
  SLK -1.754
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.574} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.574} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.655} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.657} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.744} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.762} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.203} {0.000} {0.153} {} {7.211} {8.965} {} {10} {(1022.67, 655.48) (1033.89, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[8]} {} {0.001} {0.000} {0.153} {0.023} {7.212} {8.966} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1881} {A1} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.058} {} {7.245} {8.999} {} {1} {(1019.37, 645.40) (1019.37, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2488} {} {0.000} {0.000} {0.058} {0.006} {7.245} {8.999} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7358} {A0} {v} {Y} {^} {} {AOI21X1} {0.091} {0.000} {0.115} {} {7.336} {9.090} {} {1} {(1021.35, 641.48) (1020.69, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5520} {} {0.000} {0.000} {0.115} {0.008} {7.336} {9.090} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7357} {B0} {^} {Y} {v} {} {AOI21X1} {0.030} {0.000} {0.045} {} {7.366} {9.120} {} {1} {(1006.17, 634.76) (1006.17, 634.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5518} {} {0.000} {0.000} {0.045} {0.005} {7.366} {9.120} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9394} {A} {v} {Y} {^} {} {INVX1} {0.035} {0.000} {0.043} {} {7.401} {9.155} {} {1} {(1002.87, 624.68) (1002.21, 625.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5978} {} {0.000} {0.000} {0.043} {0.003} {7.401} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.010} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.011} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.102} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.111} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.212} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.987} {0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.405}
    {} {Slack Time} {-1.749}
  END_SLK_CLC
  SLK -1.749
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.569} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.569} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.650} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.652} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.755} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {8.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.215} {0.000} {0.177} {} {7.230} {8.979} {} {6} {(950.73, 564.76) (939.51, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[0]} {} {0.001} {0.000} {0.177} {0.027} {7.231} {8.979} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4849} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.092} {0.000} {0.072} {} {7.323} {9.071} {} {1} {(942.81, 580.44) (944.79, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[0]} {} {0.000} {0.000} {0.072} {0.007} {7.323} {9.072} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7413} {A} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.043} {} {7.405} {9.154} {} {1} {(957.99, 570.36) (957.33, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5566} {} {0.000} {0.000} {0.043} {0.003} {7.405} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.015} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.016} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.107} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.116} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.217} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.998}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.164}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.416}
    {} {Slack Time} {-1.748}
  END_SLK_CLC
  SLK -1.748
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.569} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.569} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.649} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.652} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.755} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {8.764} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.196} {0.000} {0.144} {} {7.212} {8.960} {} {9} {(951.39, 721.00) (962.61, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[15]} {} {0.001} {0.000} {0.144} {0.021} {7.212} {8.961} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1691} {B0} {^} {Y} {v} {} {AOI222X1} {0.060} {0.000} {0.076} {} {7.273} {9.021} {} {1} {(971.19, 711.48) (973.83, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2426} {} {0.000} {0.000} {0.076} {0.004} {7.273} {9.021} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4924} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.059} {0.000} {0.064} {} {7.332} {9.081} {} {1} {(975.15, 715.96) (976.47, 717.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[15]} {} {0.000} {0.000} {0.064} {0.005} {7.332} {9.081} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7518} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.047} {} {7.416} {9.164} {} {1} {(981.75, 711.48) (981.09, 710.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5656} {} {0.000} {0.000} {0.047} {0.003} {7.416} {9.164} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.015} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.016} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.108} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.116} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.217} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.032} {0.000} {0.172} {0.506} {1.998} {0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.992}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.159}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.413}
    {} {Slack Time} {-1.746}
  END_SLK_CLC
  SLK -1.746
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.566} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.566} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.646} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.649} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.752} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {8.758} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.191} {0.000} {0.135} {} {7.204} {8.949} {} {11} {(894.63, 690.76) (883.41, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[10]} {} {0.001} {0.000} {0.135} {0.020} {7.205} {8.950} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1726} {A0} {^} {Y} {v} {} {AOI222X1} {0.037} {0.000} {0.056} {} {7.241} {8.987} {} {1} {(914.43, 695.24) (917.73, 694.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2436} {} {0.000} {0.000} {0.056} {0.004} {7.241} {8.987} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4899} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.084} {0.000} {0.114} {} {7.325} {9.071} {} {1} {(919.05, 690.76) (920.37, 689.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[10]} {} {0.000} {0.000} {0.114} {0.014} {7.325} {9.071} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7483} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.045} {} {7.413} {9.159} {} {1} {(962.61, 665.00) (961.95, 666.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5626} {} {0.000} {0.000} {0.045} {0.003} {7.413} {9.159} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.018} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.019} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.111} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.119} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.220} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.026} {0.000} {0.169} {0.506} {1.992} {0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.419}
    {} {Slack Time} {-1.735}
  END_SLK_CLC
  SLK -1.735
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.555} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.555} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.636} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.638} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.725} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {8.745} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.205} {0.000} {0.156} {} {7.215} {8.950} {} {9} {(1025.31, 569.80) (1036.53, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[0]} {} {0.001} {0.000} {0.156} {0.024} {7.216} {8.951} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1936} {B1} {^} {Y} {v} {} {AOI32X1} {0.037} {0.000} {0.063} {} {7.253} {8.987} {} {1} {(1029.93, 590.52) (1029.27, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2503} {} {0.000} {0.000} {0.063} {0.007} {7.253} {8.988} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7302} {A1} {v} {Y} {^} {} {AOI21X1} {0.105} {0.000} {0.120} {} {7.358} {9.092} {} {1} {(1015.41, 590.52) (1014.09, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5472} {} {0.000} {0.000} {0.120} {0.009} {7.358} {9.092} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7301} {B0} {^} {Y} {v} {} {AOI21X1} {0.029} {0.000} {0.045} {} {7.386} {9.121} {} {1} {(994.95, 584.36) (994.95, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5470} {} {0.000} {0.000} {0.045} {0.005} {7.386} {9.121} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9385} {A} {v} {Y} {^} {} {INVX1} {0.033} {0.000} {0.040} {} {7.419} {9.154} {} {1} {(996.27, 590.52) (995.61, 589.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5969} {} {0.000} {0.000} {0.040} {0.003} {7.419} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.029} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.030} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.121} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.130} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.231} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.993}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.160}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.434}
    {} {Slack Time} {-1.725}
  END_SLK_CLC
  SLK -1.725
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.546} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.546} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.626} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.629} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.732} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {8.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.216} {} {7.252} {8.977} {} {9} {(913.77, 726.04) (924.99, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[12]} {} {0.002} {0.000} {0.216} {0.034} {7.253} {8.979} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4909} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.094} {0.000} {0.077} {} {7.348} {9.073} {} {1} {(950.73, 695.24) (952.71, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[12]} {} {0.000} {0.000} {0.077} {0.007} {7.348} {9.073} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7497} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.048} {} {7.434} {9.160} {} {1} {(965.25, 681.24) (964.59, 680.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5638} {} {0.000} {0.000} {0.048} {0.004} {7.434} {9.160} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.038} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.040} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.131} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.139} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.240} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.027} {0.000} {0.169} {0.506} {1.993} {0.267} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.436}
    {} {Slack Time} {-1.720}
  END_SLK_CLC
  SLK -1.720
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.541} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.541} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.621} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.624} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.727} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {8.733} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.197} {0.000} {0.145} {} {7.209} {8.929} {} {9} {(882.75, 665.56) (893.97, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[8]} {} {0.000} {0.000} {0.145} {0.022} {7.209} {8.930} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1740} {B0} {^} {Y} {v} {} {AOI222X1} {0.070} {0.000} {0.088} {} {7.279} {8.999} {} {1} {(916.41, 661.08) (919.05, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2440} {} {0.000} {0.000} {0.088} {0.008} {7.279} {8.999} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4889} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.072} {0.000} {0.079} {} {7.351} {9.071} {} {1} {(944.79, 660.52) (946.11, 659.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[8]} {} {0.000} {0.000} {0.079} {0.008} {7.351} {9.071} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7469} {A} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.045} {} {7.435} {9.156} {} {1} {(965.25, 651.00) (965.91, 649.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5614} {} {0.000} {0.000} {0.045} {0.003} {7.436} {9.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.043} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.044} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.136} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.144} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.245} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.023} {0.000} {0.167} {0.506} {1.989} {0.268} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.986}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.433}
    {} {Slack Time} {-1.720}
  END_SLK_CLC
  SLK -1.720
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.541} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.541} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.621} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.624} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.727} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {8.735} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.232} {} {7.261} {8.981} {} {9} {(936.21, 564.76) (924.99, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[2]} {} {0.002} {0.000} {0.232} {0.037} {7.262} {8.982} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4859} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.087} {0.000} {0.066} {} {7.349} {9.070} {} {1} {(940.17, 590.52) (942.15, 588.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[2]} {} {0.000} {0.000} {0.066} {0.005} {7.350} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7427} {A} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.045} {} {7.433} {9.153} {} {1} {(952.71, 590.52) (952.05, 589.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5578} {} {0.000} {0.000} {0.045} {0.003} {7.433} {9.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.043} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.045} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.136} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.144} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.245} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.020} {0.000} {0.164} {0.506} {1.986} {0.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.998}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.165}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.455}
    {} {Slack Time} {-1.710}
  END_SLK_CLC
  SLK -1.710
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.530} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.531} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.611} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.613} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.717} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {8.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.270} {0.000} {0.275} {} {7.286} {8.995} {} {9} {(965.25, 721.00) (976.47, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[13]} {} {0.001} {0.000} {0.275} {0.045} {7.287} {8.997} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4914} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.083} {0.000} {0.060} {} {7.370} {9.079} {} {1} {(962.61, 705.32) (964.59, 707.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[13]} {} {0.000} {0.000} {0.060} {0.004} {7.370} {9.079} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7504} {A} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.050} {} {7.455} {9.165} {} {1} {(968.55, 705.32) (967.89, 706.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5644} {} {0.000} {0.000} {0.050} {0.004} {7.455} {9.165} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.054} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.055} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.146} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.155} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.256} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.032} {0.000} {0.172} {0.506} {1.998} {0.288} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.986}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.448}
    {} {Slack Time} {-1.705}
  END_SLK_CLC
  SLK -1.705
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.526} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.526} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.606} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.609} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.712} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {8.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.264} {} {7.277} {8.982} {} {9} {(949.41, 665.56) (938.19, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[9]} {} {0.001} {0.000} {0.264} {0.043} {7.278} {8.983} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4894} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.087} {0.000} {0.066} {} {7.365} {9.070} {} {1} {(949.41, 661.08) (951.39, 659.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[9]} {} {0.000} {0.000} {0.066} {0.005} {7.365} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7476} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.046} {} {7.448} {9.154} {} {1} {(956.01, 651.00) (955.35, 649.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5620} {} {0.000} {0.000} {0.046} {0.003} {7.448} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.058} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.060} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.151} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.159} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.260} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.165} {0.506} {1.986} {0.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.986}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.449}
    {} {Slack Time} {-1.704}
  END_SLK_CLC
  SLK -1.704
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.525} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.525} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.605} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.608} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.711} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {8.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.239} {} {7.264} {8.969} {} {12} {(921.03, 564.76) (909.81, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[1]} {} {0.001} {0.000} {0.239} {0.038} {7.266} {8.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4854} {A1N} {^} {Y} {^} {} {OAI2BB1X1} {0.100} {0.000} {0.076} {} {7.365} {9.070} {} {1} {(938.85, 579.32) (941.49, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[1]} {} {0.000} {0.000} {0.076} {0.007} {7.366} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7420} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.044} {} {7.449} {9.154} {} {1} {(959.31, 574.28) (959.97, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5572} {} {0.000} {0.000} {0.044} {0.003} {7.449} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.059} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.061} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.152} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.160} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.261} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.986} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.986}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.450}
    {} {Slack Time} {-1.704}
  END_SLK_CLC
  SLK -1.704
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.524} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.524} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.605} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.607} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.710} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {8.717} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.253} {} {7.271} {8.975} {} {9} {(948.75, 600.04) (937.53, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[3]} {} {0.000} {0.000} {0.253} {0.041} {7.271} {8.975} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4864} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.095} {0.000} {0.079} {} {7.366} {9.070} {} {1} {(937.53, 604.52) (939.51, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[3]} {} {0.000} {0.000} {0.079} {0.008} {7.366} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7434} {A} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.043} {} {7.450} {9.153} {} {1} {(959.31, 600.60) (959.97, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5584} {} {0.000} {0.000} {0.043} {0.003} {7.450} {9.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.060} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.061} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.152} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.161} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.262} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.986} {0.282} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.454}
    {} {Slack Time} {-1.702}
  END_SLK_CLC
  SLK -1.702
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.522} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.523} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.603} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.606} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.709} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {8.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.256} {} {7.272} {8.975} {} {9} {(950.07, 650.44) (938.85, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[7]} {} {0.000} {0.000} {0.256} {0.041} {7.273} {8.975} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4884} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.090} {0.000} {0.071} {} {7.363} {9.065} {} {1} {(938.85, 644.84) (936.87, 646.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[7]} {} {0.000} {0.000} {0.071} {0.006} {7.363} {9.065} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7462} {A} {^} {Y} {^} {} {MX2X1} {0.091} {0.000} {0.058} {} {7.454} {9.156} {} {1} {(952.05, 644.84) (952.71, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5608} {} {0.000} {0.000} {0.058} {0.005} {7.454} {9.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.062} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.063} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.154} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.162} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.263} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.023} {0.000} {0.167} {0.506} {1.989} {0.287} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.986}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.452}
    {} {Slack Time} {-1.702}
  END_SLK_CLC
  SLK -1.702
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.522} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.523} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.603} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.605} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.709} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {8.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.263} {0.000} {0.262} {} {7.276} {8.978} {} {9} {(948.75, 610.12) (937.53, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[4]} {} {0.001} {0.000} {0.262} {0.042} {7.277} {8.979} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4869} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.091} {0.000} {0.074} {} {7.369} {9.070} {} {1} {(942.15, 614.60) (944.13, 616.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[4]} {} {0.000} {0.000} {0.074} {0.007} {7.369} {9.071} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7441} {A} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.043} {} {7.452} {9.153} {} {1} {(962.61, 614.60) (963.27, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5590} {} {0.000} {0.000} {0.043} {0.003} {7.452} {9.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.062} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.063} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.154} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.163} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.264} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.986} {0.284} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.994}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.161}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.461}
    {} {Slack Time} {-1.700}
  END_SLK_CLC
  SLK -1.700
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.520} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.521} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.601} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.603} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.707} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {8.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.294} {} {7.296} {8.996} {} {9} {(981.75, 731.08) (970.53, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[14]} {} {0.003} {0.000} {0.294} {0.048} {7.299} {8.999} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4919} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.081} {0.000} {0.058} {} {7.380} {9.080} {} {1} {(963.27, 695.24) (965.25, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[14]} {} {0.000} {0.000} {0.058} {0.004} {7.380} {9.080} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7511} {A} {^} {Y} {^} {} {MX2X1} {0.081} {0.000} {0.044} {} {7.461} {9.161} {} {1} {(967.23, 695.24) (966.57, 696.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5650} {} {0.000} {0.000} {0.044} {0.003} {7.461} {9.161} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.064} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.065} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.156} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.165} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.266} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.029} {0.000} {0.170} {0.506} {1.994} {0.294} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.986}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.153}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.453}
    {} {Slack Time} {-1.700}
  END_SLK_CLC
  SLK -1.700
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.520} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.520} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.601} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.603} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.707} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {8.713} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.271} {} {7.281} {8.981} {} {9} {(948.75, 625.24) (937.53, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[5]} {} {0.001} {0.000} {0.271} {0.044} {7.282} {8.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4874} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.089} {0.000} {0.070} {} {7.371} {9.070} {} {1} {(948.09, 620.76) (950.07, 619.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[5]} {} {0.000} {0.000} {0.070} {0.006} {7.371} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7448} {A} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.043} {} {7.453} {9.153} {} {1} {(950.73, 600.60) (950.07, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5596} {} {0.000} {0.000} {0.043} {0.003} {7.453} {9.153} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.064} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.065} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.156} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.165} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.266} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.020} {0.000} {0.164} {0.506} {1.986} {0.286} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.455}
    {} {Slack Time} {-1.699}
  END_SLK_CLC
  SLK -1.699
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.519} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.519} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.600} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.602} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.689} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {8.708} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.237} {} {7.260} {8.959} {} {9} {(1012.11, 595.00) (1000.89, 593.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[2]} {} {0.002} {0.000} {0.237} {0.038} {7.262} {8.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1923} {A0} {^} {Y} {v} {} {AOI22X1} {0.032} {0.000} {0.074} {} {7.293} {8.992} {} {1} {(1016.73, 594.44) (1017.39, 595.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2500} {} {0.000} {0.000} {0.074} {0.005} {7.293} {8.992} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7316} {A0} {v} {Y} {^} {} {AOI21X1} {0.100} {0.000} {0.127} {} {7.393} {9.092} {} {1} {(1017.39, 591.08) (1016.73, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5484} {} {0.000} {0.000} {0.127} {0.009} {7.393} {9.092} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7315} {B0} {^} {Y} {v} {} {AOI21X1} {0.029} {0.000} {0.047} {} {7.422} {9.121} {} {1} {(992.31, 584.36) (992.31, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5482} {} {0.000} {0.000} {0.047} {0.005} {7.422} {9.121} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9387} {A} {v} {Y} {^} {} {INVX1} {0.033} {0.000} {0.040} {} {7.455} {9.154} {} {1} {(990.99, 574.28) (991.65, 574.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5971} {} {0.000} {0.000} {0.040} {0.003} {7.455} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.065} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.066} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.157} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.166} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.267} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.288} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.472}
    {} {Slack Time} {-1.694}
  END_SLK_CLC
  SLK -1.694
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.514} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.515} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.595} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.598} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.685} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {8.704} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.287} {0.000} {0.303} {} {7.296} {8.990} {} {9} {(1020.69, 731.08) (1009.47, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[14]} {} {0.001} {0.000} {0.303} {0.050} {7.298} {8.992} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1839} {A0} {^} {Y} {v} {} {AOI22X1} {0.032} {0.000} {0.089} {} {7.329} {9.023} {} {1} {(1016.07, 711.48) (1015.41, 710.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2476} {} {0.000} {0.000} {0.089} {0.006} {7.330} {9.024} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7400} {A0} {v} {Y} {^} {} {AOI21X1} {0.084} {0.000} {0.097} {} {7.413} {9.107} {} {1} {(1010.13, 712.04) (1009.47, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5556} {} {0.000} {0.000} {0.097} {0.006} {7.413} {9.107} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7399} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.040} {} {7.440} {9.134} {} {1} {(1008.15, 705.32) (1008.15, 704.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5554} {} {0.000} {0.000} {0.040} {0.004} {7.440} {9.134} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9405} {A} {v} {Y} {^} {} {INVX1} {0.032} {0.000} {0.039} {} {7.472} {9.166} {} {1} {(1008.81, 701.40) (1008.15, 700.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5989} {} {0.000} {0.000} {0.039} {0.003} {7.472} {9.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.070} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.071} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.162} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.170} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.271} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.034} {0.000} {0.173} {0.506} {2.000} {0.305} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.988}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.462}
    {} {Slack Time} {-1.693}
  END_SLK_CLC
  SLK -1.693
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.513} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.514} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.594} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.597} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.684} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {8.701} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.269} {} {7.275} {8.968} {} {9} {(1009.47, 690.76) (998.25, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[11]} {} {0.002} {0.000} {0.269} {0.044} {7.277} {8.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1860} {A0} {^} {Y} {v} {} {AOI22X1} {0.031} {0.000} {0.080} {} {7.308} {9.001} {} {1} {(1015.41, 681.24) (1014.75, 680.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2482} {} {0.000} {0.000} {0.080} {0.005} {7.308} {9.001} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7379} {A0} {v} {Y} {^} {} {AOI21X1} {0.095} {0.000} {0.119} {} {7.404} {9.097} {} {1} {(1012.77, 681.80) (1012.11, 681.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5538} {} {0.000} {0.000} {0.119} {0.008} {7.404} {9.097} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7378} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.043} {} {7.430} {9.123} {} {1} {(1003.53, 665.00) (1003.53, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5536} {} {0.000} {0.000} {0.043} {0.004} {7.430} {9.123} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9399} {A} {v} {Y} {^} {} {INVX1} {0.031} {0.000} {0.038} {} {7.462} {9.155} {} {1} {(1000.23, 665.00) (999.57, 665.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5983} {} {0.000} {0.000} {0.038} {0.002} {7.462} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.071} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.072} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.163} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.171} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.272} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.988} {0.294} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.000}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.166}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.475}
    {} {Slack Time} {-1.691}
  END_SLK_CLC
  SLK -1.691
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.511} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.512} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.592} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.595} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.682} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {8.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.287} {0.000} {0.304} {} {7.296} {8.987} {} {9} {(1027.95, 721.00) (1016.73, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[15]} {} {0.000} {0.000} {0.304} {0.050} {7.296} {8.987} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1832} {A0} {^} {Y} {v} {} {AOI22X1} {0.034} {0.000} {0.091} {} {7.330} {9.021} {} {1} {(1016.73, 715.40) (1016.07, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2474} {} {0.000} {0.000} {0.091} {0.007} {7.330} {9.021} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7407} {A0} {v} {Y} {^} {} {AOI21X1} {0.087} {0.000} {0.102} {} {7.418} {9.109} {} {1} {(1010.13, 714.84) (1009.47, 714.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5562} {} {0.000} {0.000} {0.102} {0.006} {7.418} {9.109} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7406} {B0} {^} {Y} {v} {} {AOI21X1} {0.026} {0.000} {0.039} {} {7.444} {9.135} {} {1} {(1002.21, 711.48) (1002.21, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5560} {} {0.000} {0.000} {0.039} {0.004} {7.444} {9.135} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9407} {A} {v} {Y} {^} {} {INVX1} {0.031} {0.000} {0.039} {} {7.475} {9.166} {} {1} {(1003.53, 711.48) (1004.19, 710.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5991} {} {0.000} {0.000} {0.039} {0.003} {7.475} {9.166} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.073} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.074} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.165} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.174} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.275} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.034} {0.000} {0.173} {0.506} {2.000} {0.309} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.993}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.160}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.472}
    {} {Slack Time} {-1.688}
  END_SLK_CLC
  SLK -1.688
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.509} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.509} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.589} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.592} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.695} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {8.704} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.241} {} {7.266} {8.954} {} {9} {(923.67, 721.00) (912.45, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[11]} {} {0.001} {0.000} {0.241} {0.039} {7.267} {8.956} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4904} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.115} {0.000} {0.112} {} {7.382} {9.071} {} {1} {(918.39, 701.40) (920.37, 699.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[11]} {} {0.000} {0.000} {0.112} {0.013} {7.383} {9.071} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7490} {A} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.047} {} {7.472} {9.160} {} {1} {(966.57, 685.16) (965.91, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5632} {} {0.000} {0.000} {0.047} {0.003} {7.472} {9.160} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.075} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.076} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.168} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.176} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.277} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.027} {0.000} {0.170} {0.506} {1.993} {0.305} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.988}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.467}
    {} {Slack Time} {-1.688}
  END_SLK_CLC
  SLK -1.688
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.508} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.508} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.589} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.591} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.678} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {8.697} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.207} {0.000} {0.161} {} {7.217} {8.904} {} {9} {(1031.91, 726.04) (1043.13, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[12]} {} {0.001} {0.000} {0.161} {0.024} {7.217} {8.905} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1853} {A1} {^} {Y} {v} {} {AOI22X1} {0.031} {0.000} {0.058} {} {7.248} {8.936} {} {1} {(1042.47, 715.96) (1042.47, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2480} {} {0.000} {0.000} {0.058} {0.005} {7.248} {8.936} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7386} {A0} {v} {Y} {^} {} {AOI21X1} {0.148} {0.000} {0.191} {} {7.396} {9.083} {} {1} {(1042.47, 712.04) (1041.81, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5544} {} {0.001} {0.000} {0.191} {0.019} {7.396} {9.084} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7385} {B0} {^} {Y} {v} {} {AOI21X1} {0.028} {0.000} {0.058} {} {7.424} {9.112} {} {1} {(990.99, 671.16) (990.99, 671.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5542} {} {0.000} {0.000} {0.058} {0.005} {7.424} {9.112} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9401} {A} {v} {Y} {^} {} {INVX1} {0.043} {0.000} {0.054} {} {7.467} {9.155} {} {1} {(990.99, 665.00) (991.65, 665.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5985} {} {0.000} {0.000} {0.054} {0.005} {7.467} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.076} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.077} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.168} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.177} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.278} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.988} {0.300} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.983}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.150}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.463}
    {} {Slack Time} {-1.687}
  END_SLK_CLC
  SLK -1.687
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.507} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.508} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.588} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {8.591} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {8.694} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {8.701} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.293} {} {7.293} {8.981} {} {9} {(950.07, 640.36) (938.85, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[6]} {} {0.001} {0.000} {0.293} {0.048} {7.294} {8.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4879} {A0N} {^} {Y} {^} {} {OAI2BB1X1} {0.085} {0.000} {0.064} {} {7.379} {9.066} {} {1} {(947.43, 630.84) (949.41, 629.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_550[6]} {} {0.000} {0.000} {0.064} {0.005} {7.379} {9.066} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7455} {A} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.047} {} {7.463} {9.150} {} {1} {(957.33, 630.84) (956.67, 629.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5602} {} {0.000} {0.000} {0.047} {0.003} {7.463} {9.150} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.077} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.078} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.169} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.177} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.278} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.017} {0.000} {0.162} {0.506} {1.983} {0.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.999}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.165}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.480}
    {} {Slack Time} {-1.686}
  END_SLK_CLC
  SLK -1.686
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.506} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.506} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.587} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.589} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.676} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {8.695} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.262} {} {7.273} {8.959} {} {9} {(1035.87, 731.08) (1024.65, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[13]} {} {0.001} {0.000} {0.262} {0.042} {7.275} {8.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1846} {A0} {^} {Y} {v} {} {AOI22X1} {0.037} {0.000} {0.084} {} {7.312} {8.998} {} {1} {(1035.87, 715.40) (1035.21, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2478} {} {0.000} {0.000} {0.084} {0.007} {7.312} {8.998} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7393} {A0} {v} {Y} {^} {} {AOI21X1} {0.107} {0.000} {0.138} {} {7.419} {9.105} {} {1} {(1026.63, 712.04) (1025.97, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5550} {} {0.000} {0.000} {0.138} {0.011} {7.419} {9.105} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7392} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.047} {} {7.446} {9.132} {} {1} {(996.93, 715.40) (996.93, 714.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5548} {} {0.000} {0.000} {0.047} {0.004} {7.446} {9.132} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9403} {A} {v} {Y} {^} {} {INVX1} {0.033} {0.000} {0.040} {} {7.480} {9.165} {} {1} {(994.29, 715.40) (993.63, 715.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5987} {} {0.000} {0.000} {0.040} {0.003} {7.480} {9.165} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.078} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.079} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.170} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.179} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.280} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.033} {0.000} {0.173} {0.506} {1.999} {0.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.473}
    {} {Slack Time} {-1.681}
  END_SLK_CLC
  SLK -1.681
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.502} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.502} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.582} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.585} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.672} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {8.691} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.258} {0.000} {0.251} {} {7.268} {8.949} {} {9} {(1049.07, 655.48) (1037.85, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[9]} {} {0.001} {0.000} {0.251} {0.041} {7.269} {8.950} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1874} {A0} {^} {Y} {v} {} {AOI22X1} {0.032} {0.000} {0.077} {} {7.301} {8.982} {} {1} {(1045.77, 644.84) (1046.43, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2486} {} {0.000} {0.000} {0.077} {0.006} {7.301} {8.982} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7365} {A0} {v} {Y} {^} {} {AOI21X1} {0.112} {0.000} {0.145} {} {7.413} {9.094} {} {1} {(1047.09, 641.48) (1047.75, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5526} {} {0.000} {0.000} {0.145} {0.012} {7.413} {9.094} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7364} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.049} {} {7.440} {9.121} {} {1} {(1009.47, 640.92) (1009.47, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5524} {} {0.000} {0.000} {0.049} {0.004} {7.440} {9.121} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9396} {A} {v} {Y} {^} {} {INVX1} {0.033} {0.000} {0.040} {} {7.473} {9.155} {} {1} {(1004.85, 640.92) (1004.19, 640.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5980} {} {0.000} {0.000} {0.040} {0.003} {7.473} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.082} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.084} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.175} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.183} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.284} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.987} {0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.477}
    {} {Slack Time} {-1.677}
  END_SLK_CLC
  SLK -1.677
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.497} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.498} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.578} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.581} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.668} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {8.686} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.283} {0.000} {0.295} {} {7.292} {8.969} {} {9} {(1000.89, 605.08) (1012.11, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[3]} {} {0.001} {0.000} {0.295} {0.048} {7.293} {8.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1916} {A0} {^} {Y} {v} {} {AOI22X1} {0.030} {0.000} {0.085} {} {7.323} {9.000} {} {1} {(1022.01, 604.52) (1022.67, 605.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2498} {} {0.000} {0.000} {0.085} {0.005} {7.323} {9.000} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7323} {A0} {v} {Y} {^} {} {AOI21X1} {0.096} {0.000} {0.118} {} {7.419} {9.096} {} {1} {(1022.67, 601.16) (1022.01, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5490} {} {0.000} {0.000} {0.118} {0.008} {7.419} {9.096} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7322} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.043} {} {7.446} {9.122} {} {1} {(1000.23, 600.60) (1000.23, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5488} {} {0.000} {0.000} {0.043} {0.004} {7.446} {9.123} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9388} {A} {v} {Y} {^} {} {INVX1} {0.031} {0.000} {0.038} {} {7.477} {9.154} {} {1} {(996.93, 600.60) (996.27, 600.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5972} {} {0.000} {0.000} {0.038} {0.003} {7.477} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.087} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.088} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.179} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.188} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.289} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.310} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.492}
    {} {Slack Time} {-1.663}
  END_SLK_CLC
  SLK -1.663
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.483} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.483} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.564} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.566} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.653} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {8.674} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.213} {} {7.248} {8.911} {} {9} {(1095.27, 650.44) (1084.05, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[7]} {} {0.001} {0.000} {0.213} {0.034} {7.249} {8.912} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1888} {A0} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.070} {} {7.282} {8.945} {} {1} {(1068.87, 640.92) (1069.53, 639.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2490} {} {0.000} {0.000} {0.070} {0.006} {7.282} {8.945} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7351} {A0} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.189} {} {7.429} {9.092} {} {1} {(1069.53, 634.20) (1068.87, 634.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5514} {} {0.001} {0.000} {0.189} {0.019} {7.430} {9.093} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7350} {B0} {^} {Y} {v} {} {AOI21X1} {0.026} {0.000} {0.056} {} {7.456} {9.119} {} {1} {(992.97, 624.68) (992.97, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5512} {} {0.000} {0.000} {0.056} {0.004} {7.456} {9.119} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9393} {A} {v} {Y} {^} {} {INVX1} {0.036} {0.000} {0.042} {} {7.492} {9.154} {} {1} {(995.61, 624.68) (996.27, 625.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5977} {} {0.000} {0.000} {0.042} {0.003} {7.492} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.101} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.102} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.193} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.202} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.303} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.987} {0.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.496}
    {} {Slack Time} {-1.658}
  END_SLK_CLC
  SLK -1.658
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.478} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.479} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.559} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.562} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.649} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {8.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.244} {0.000} {0.226} {} {7.254} {8.912} {} {9} {(1055.67, 574.84) (1066.89, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[4]} {} {0.002} {0.000} {0.226} {0.036} {7.256} {8.914} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1908} {B0} {^} {Y} {v} {} {AOI32X1} {0.039} {0.000} {0.078} {} {7.294} {8.952} {} {1} {(1070.19, 600.04) (1068.87, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2495} {} {0.000} {0.000} {0.078} {0.007} {7.295} {8.953} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7330} {A1} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.165} {} {7.434} {9.092} {} {1} {(1060.95, 594.44) (1059.63, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5496} {} {0.000} {0.000} {0.165} {0.015} {7.434} {9.092} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7329} {B0} {^} {Y} {v} {} {AOI21X1} {0.025} {0.000} {0.051} {} {7.460} {9.118} {} {1} {(997.59, 594.44) (997.59, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5494} {} {0.000} {0.000} {0.051} {0.004} {7.460} {9.118} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9389} {A} {v} {Y} {^} {} {INVX1} {0.036} {0.000} {0.045} {} {7.496} {9.154} {} {1} {(997.59, 590.52) (996.93, 589.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5973} {} {0.000} {0.000} {0.045} {0.004} {7.496} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.106} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.107} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.198} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.206} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.307} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.155}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.501}
    {} {Slack Time} {-1.654}
  END_SLK_CLC
  SLK -1.654
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.474} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.475} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.555} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.558} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.645} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {8.666} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.255} {0.000} {0.245} {} {7.267} {8.921} {} {9} {(1089.33, 620.20) (1100.55, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[6]} {} {0.002} {0.000} {0.245} {0.039} {7.269} {8.922} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1895} {A0} {^} {Y} {v} {} {AOI22X1} {0.033} {0.000} {0.077} {} {7.302} {8.955} {} {1} {(1073.49, 624.68) (1072.83, 625.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2492} {} {0.000} {0.000} {0.077} {0.006} {7.302} {8.956} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7344} {A0} {v} {Y} {^} {} {AOI21X1} {0.139} {0.000} {0.178} {} {7.441} {9.095} {} {1} {(1070.19, 624.12) (1069.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5508} {} {0.000} {0.000} {0.178} {0.017} {7.441} {9.095} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7343} {B0} {^} {Y} {v} {} {AOI21X1} {0.025} {0.000} {0.053} {} {7.466} {9.120} {} {1} {(998.25, 624.68) (998.25, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5506} {} {0.000} {0.000} {0.053} {0.004} {7.466} {9.120} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9392} {A} {v} {Y} {^} {} {INVX1} {0.035} {0.000} {0.041} {} {7.501} {9.155} {} {1} {(999.57, 624.68) (1000.23, 625.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5976} {} {0.000} {0.000} {0.041} {0.003} {7.501} {9.155} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.110} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.111} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.202} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.211} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.312} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.022} {0.000} {0.164} {0.506} {1.987} {0.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.518}
    {} {Slack Time} {-1.636}
  END_SLK_CLC
  SLK -1.636
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.456} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.457} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.537} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.540} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.627} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {8.648} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.274} {0.000} {0.281} {} {7.286} {8.923} {} {9} {(1106.49, 600.04) (1095.27, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[5]} {} {0.002} {0.000} {0.281} {0.046} {7.288} {8.924} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1902} {A0} {^} {Y} {v} {} {AOI22X1} {0.030} {0.000} {0.082} {} {7.319} {8.955} {} {1} {(1065.57, 610.68) (1064.91, 609.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2494} {} {0.000} {0.000} {0.082} {0.005} {7.319} {8.955} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7337} {A0} {v} {Y} {^} {} {AOI21X1} {0.136} {0.000} {0.174} {} {7.455} {9.091} {} {1} {(1064.91, 614.04) (1064.25, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5502} {} {0.000} {0.000} {0.174} {0.017} {7.455} {9.092} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7336} {B0} {^} {Y} {v} {} {AOI21X1} {0.027} {0.000} {0.054} {} {7.482} {9.118} {} {1} {(996.93, 614.60) (996.93, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5500} {} {0.000} {0.000} {0.054} {0.004} {7.482} {9.118} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9391} {A} {v} {Y} {^} {} {INVX1} {0.036} {0.000} {0.042} {} {7.518} {9.154} {} {1} {(992.31, 614.60) (991.65, 615.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5975} {} {0.000} {0.000} {0.042} {0.003} {7.518} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.128} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.129} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.220} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.228} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.329} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.350} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.987}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.154}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.525}
    {} {Slack Time} {-1.628}
  END_SLK_CLC
  SLK -1.628
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.449} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.449} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.529} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.532} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.619} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {8.638} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.306} {0.000} {0.338} {} {7.315} {8.943} {} {12} {(1020.69, 620.20) (1031.91, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[1]} {} {0.003} {0.000} {0.338} {0.056} {7.318} {8.946} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1929} {B1} {^} {Y} {v} {} {AOI32X1} {0.022} {0.000} {0.088} {} {7.339} {8.968} {} {1} {(1024.65, 590.52) (1023.99, 591.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2501} {} {0.000} {0.000} {0.088} {0.005} {7.339} {8.968} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7309} {A1} {v} {Y} {^} {} {AOI21X1} {0.123} {0.000} {0.143} {} {7.462} {9.090} {} {1} {(1023.33, 594.44) (1022.01, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5478} {} {0.000} {0.000} {0.143} {0.011} {7.462} {9.091} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7308} {B0} {^} {Y} {v} {} {AOI21X1} {0.029} {0.000} {0.050} {} {7.491} {9.120} {} {1} {(988.35, 584.36) (988.35, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5476} {} {0.000} {0.000} {0.050} {0.005} {7.491} {9.120} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_9386} {A} {v} {Y} {^} {} {INVX1} {0.034} {0.000} {0.041} {} {7.525} {9.154} {} {1} {(986.37, 574.28) (985.71, 574.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5970} {} {0.000} {0.000} {0.041} {0.003} {7.525} {9.154} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.135} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.137} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.228} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.236} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.337} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.021} {0.000} {0.164} {0.506} {1.987} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/present_state_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/present_state_reg_2} {D} {SDFFRHQX1} {v} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.988}
    {+} {Hold} {-0.166}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.072}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.476}
    {} {Slack Time} {-1.596}
  END_SLK_CLC
  SLK -1.596
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.423} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.423} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.547} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.548} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {1.740} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {1.741} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {1.929} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {1.929} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_158} {C} {v} {Y} {v} {} {AND4X1} {0.142} {0.000} {0.042} {} {0.476} {2.072} {} {1} {(630.63, 731.08) (632.61, 732.20)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_46} {} {0.000} {0.000} {0.042} {0.004} {0.476} {2.072} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.168} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.169} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.260} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {0.267} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {0.382} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.010} {0.000} {0.174} {0.478} {1.988} {0.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/gt_reg} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/gt_reg} {D} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.007}
    {+} {Hold} {-0.104}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.152}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.559}
    {} {Slack Time} {-1.593}
  END_SLK_CLC
  SLK -1.593
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.414} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.414} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.494} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.497} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.584} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {8.603} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.283} {0.000} {0.297} {} {7.294} {8.887} {} {9} {(1003.53, 756.28) (1014.75, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[15]} {} {0.001} {0.000} {0.297} {0.049} {7.295} {8.888} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_396} {AN} {^} {Y} {^} {} {NAND2BX1} {0.103} {0.000} {0.113} {} {7.398} {8.991} {} {2} {(1033.23, 739.48) (1031.91, 742.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_1395} {} {0.000} {0.000} {0.113} {0.014} {7.398} {8.991} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1679} {B2} {^} {Y} {v} {} {AOI33X1} {0.064} {0.000} {0.070} {} {7.461} {9.055} {} {1} {(1017.39, 735.56) (1014.75, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2422} {} {0.000} {0.000} {0.070} {0.007} {7.462} {9.055} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4748} {B} {v} {Y} {^} {} {NAND4X1} {0.097} {0.000} {0.124} {} {7.559} {9.152} {} {1} {(1014.09, 721.00) (1014.75, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4172} {} {0.000} {0.000} {0.124} {0.014} {7.559} {9.152} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.171} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.172} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.263} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.271} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.372} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.041} {0.000} {0.175} {0.506} {2.007} {0.413} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/clear_flag_reg} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/clear_flag_reg} {SI} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.009}
    {+} {Hold} {-0.089}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.170}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.585}
    {} {Slack Time} {-1.584}
  END_SLK_CLC
  SLK -1.584
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.405} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.405} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.485} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.488} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.575} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.593} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.388} {0.000} {0.264} {} {7.396} {8.981} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.400} {8.984} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.185} {0.000} {0.217} {} {7.585} {9.169} {} {4} {(1094.61, 721.56) (1093.95, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.000} {0.000} {0.217} {0.020} {7.585} {9.170} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.179} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.180} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.272} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.280} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.381} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.043} {0.000} {0.175} {0.506} {2.009} {0.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/present_state_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/present_state_reg_0} {D} {SDFFSHQX1} {v} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.991}
    {+} {Hold} {-0.208}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.032}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.449}
    {} {Slack Time} {-1.583}
  END_SLK_CLC
  SLK -1.583
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {1.411} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {1.411} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {1.534} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {1.535} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {1.728} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {1.728} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {1.916} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {1.917} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_19} {A} {v} {Y} {^} {} {NAND2X1} {0.068} {0.000} {0.065} {} {0.402} {1.985} {} {1} {(617.43, 736.12) (617.43, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_26} {} {0.000} {0.000} {0.065} {0.004} {0.402} {1.985} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_160} {D} {^} {Y} {v} {} {NAND4BXL} {0.047} {0.000} {0.056} {} {0.449} {2.032} {} {1} {(616.11, 731.64) (615.45, 729.96)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/nbus_470[0]} {} {0.000} {0.000} {0.056} {0.003} {0.449} {2.032} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.181} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.182} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.273} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {0.279} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {0.394} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.013} {0.000} {0.175} {0.478} {1.991} {0.408} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.013}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.616}
    {} {Slack Time} {-1.575}
  END_SLK_CLC
  SLK -1.575
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.395} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.396} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.476} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.479} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.566} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.583} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.122} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.488} {0.075} {7.552} {9.127} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7618} {A0} {^} {Y} {v} {} {OAI21XL} {0.010} {0.000} {0.080} {} {7.561} {9.136} {} {1} {(1137.51, 695.24) (1138.17, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5740} {} {0.000} {0.000} {0.080} {0.004} {7.561} {9.136} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7617} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.054} {0.000} {0.053} {} {7.616} {9.191} {} {1} {(1140.81, 695.80) (1139.49, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5738} {} {0.000} {0.000} {0.053} {0.003} {7.616} {9.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.189} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.190} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.281} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.290} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.391} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.047} {0.000} {0.176} {0.506} {2.013} {0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.010}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.613}
    {} {Slack Time} {-1.574}
  END_SLK_CLC
  SLK -1.574
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.395} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.395} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.475} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.478} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.565} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.583} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.121} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.004} {0.000} {0.488} {0.075} {7.551} {9.125} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7653} {A0} {^} {Y} {v} {} {OAI21XL} {0.011} {0.000} {0.083} {} {7.561} {9.136} {} {1} {(1128.93, 735.56) (1129.59, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5770} {} {0.000} {0.000} {0.083} {0.004} {7.561} {9.136} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7652} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.052} {0.000} {0.048} {} {7.613} {9.188} {} {1} {(1132.23, 736.12) (1133.55, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5768} {} {0.000} {0.000} {0.048} {0.002} {7.613} {9.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.189} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.191} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.282} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.290} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.391} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.044} {0.000} {0.175} {0.506} {2.010} {0.436} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.013}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.617}
    {} {Slack Time} {-1.574}
  END_SLK_CLC
  SLK -1.574
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.394} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.394} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.475} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.477} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.564} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.582} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.120} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.488} {0.075} {7.552} {9.125} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7632} {A0} {^} {Y} {v} {} {OAI21XL} {0.010} {0.000} {0.080} {} {7.562} {9.136} {} {1} {(1140.81, 711.48) (1140.15, 709.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5752} {} {0.000} {0.000} {0.080} {0.004} {7.562} {9.136} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7631} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.055} {0.000} {0.055} {} {7.617} {9.191} {} {1} {(1143.45, 710.92) (1144.77, 709.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5750} {} {0.000} {0.000} {0.055} {0.004} {7.617} {9.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.190} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.191} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.282} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.291} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.392} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.048} {0.000} {0.176} {0.506} {2.013} {0.439} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.010}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.616}
    {} {Slack Time} {-1.572}
  END_SLK_CLC
  SLK -1.572
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.392} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.393} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.473} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.476} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.563} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.580} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.119} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.004} {0.000} {0.488} {0.075} {7.551} {9.123} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7660} {A0} {^} {Y} {v} {} {OAI21XL} {0.010} {0.000} {0.088} {} {7.561} {9.133} {} {1} {(1121.01, 735.56) (1121.67, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5776} {} {0.000} {0.000} {0.088} {0.004} {7.561} {9.133} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7659} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.054} {0.000} {0.050} {} {7.616} {9.188} {} {1} {(1120.35, 741.16) (1121.67, 740.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5774} {} {0.000} {0.000} {0.050} {0.003} {7.616} {9.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.192} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.193} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.284} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.292} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.393} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.044} {0.000} {0.175} {0.506} {2.010} {0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.013}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.621}
    {} {Slack Time} {-1.571}
  END_SLK_CLC
  SLK -1.571
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.391} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.391} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.472} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.474} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.561} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.579} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.117} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.488} {0.075} {7.552} {9.122} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7639} {A0} {^} {Y} {v} {} {OAI21XL} {0.010} {0.000} {0.084} {} {7.562} {9.133} {} {1} {(1140.15, 725.48) (1140.81, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5758} {} {0.000} {0.000} {0.084} {0.004} {7.562} {9.133} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7638} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.059} {0.000} {0.059} {} {7.621} {9.191} {} {1} {(1144.11, 726.04) (1145.43, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5756} {} {0.000} {0.000} {0.059} {0.004} {7.621} {9.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.193} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.194} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.285} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.294} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.395} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.048} {0.000} {0.176} {0.506} {2.013} {0.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.013}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.621}
    {} {Slack Time} {-1.571}
  END_SLK_CLC
  SLK -1.571
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.391} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.391} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.471} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.474} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.561} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.579} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.117} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.488} {0.075} {7.552} {9.122} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7625} {A0} {^} {Y} {v} {} {OAI21XL} {0.013} {0.000} {0.083} {} {7.565} {9.135} {} {1} {(1140.81, 705.32) (1141.47, 707.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5746} {} {0.000} {0.000} {0.083} {0.005} {7.565} {9.135} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7624} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.056} {0.000} {0.054} {} {7.620} {9.191} {} {1} {(1143.45, 700.84) (1144.77, 699.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5744} {} {0.000} {0.000} {0.054} {0.003} {7.621} {9.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.193} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.194} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.286} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.294} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.395} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.048} {0.000} {0.176} {0.506} {2.013} {0.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.010}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.624}
    {} {Slack Time} {-1.564}
  END_SLK_CLC
  SLK -1.564
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.384} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.385} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.465} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.468} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.555} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.572} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.110} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.488} {0.075} {7.551} {9.115} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7646} {A0} {^} {Y} {v} {} {OAI21XL} {0.012} {0.000} {0.090} {} {7.563} {9.127} {} {1} {(1135.53, 731.64) (1136.19, 729.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5764} {} {0.000} {0.000} {0.090} {0.004} {7.563} {9.127} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7645} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.061} {0.000} {0.061} {} {7.624} {9.188} {} {1} {(1136.85, 736.12) (1138.17, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5762} {} {0.000} {0.000} {0.061} {0.005} {7.624} {9.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.200} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.201} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.292} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.301} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.402} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.045} {0.000} {0.175} {0.506} {2.010} {0.446} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7} {D} {SDFFSHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.010}
    {+} {Hold} {-0.072}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.635}
    {} {Slack Time} {-1.552}
  END_SLK_CLC
  SLK -1.552
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.373} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.373} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.453} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.456} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.543} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.561} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {^} {} {SDFFNRX1} {0.538} {0.000} {0.488} {} {7.547} {9.099} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.004} {0.000} {0.488} {0.075} {7.551} {9.103} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7667} {A1} {^} {Y} {v} {} {OAI21XL} {0.032} {0.000} {0.077} {} {7.582} {9.135} {} {1} {(1113.09, 736.12) (1111.77, 737.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5782} {} {0.000} {0.000} {0.077} {0.005} {7.582} {9.135} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7666} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.053} {0.000} {0.052} {} {7.635} {9.188} {} {1} {(1107.15, 741.16) (1105.83, 740.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5780} {} {0.000} {0.000} {0.052} {0.003} {7.635} {9.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.211} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.213} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.304} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.312} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.413} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.044} {0.000} {0.175} {0.506} {2.010} {0.458} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/state_reg_0} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/state_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.008}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.637}
    {} {Slack Time} {-1.539}
  END_SLK_CLC
  SLK -1.539
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.359} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.359} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.439} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.442} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.529} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.547} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.388} {0.000} {0.264} {} {7.396} {8.935} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.005} {0.000} {0.264} {0.075} {7.402} {8.940} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1821} {A} {v} {Y} {^} {} {NOR3X1} {0.129} {0.000} {0.132} {} {7.531} {9.070} {} {1} {(1109.79, 696.36) (1109.79, 694.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_1932} {} {0.000} {0.000} {0.132} {0.005} {7.531} {9.070} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1823} {B0} {^} {Y} {v} {} {AOI21X1} {0.033} {0.000} {0.051} {} {7.564} {9.102} {} {1} {(1109.13, 691.32) (1109.13, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2470} {} {0.000} {0.000} {0.051} {0.006} {7.564} {9.102} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_321} {D} {v} {Y} {^} {} {NAND4BBX1} {0.073} {0.000} {0.066} {} {7.637} {9.175} {} {1} {(1107.81, 681.24) (1104.51, 681.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/nbus_548[0]} {} {0.000} {0.000} {0.066} {0.003} {7.637} {9.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.225} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.226} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.318} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.326} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.427} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.043} {0.000} {0.175} {0.506} {2.008} {0.470} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/low_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/low_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.011}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.680}
    {} {Slack Time} {-1.498}
  END_SLK_CLC
  SLK -1.498
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.318} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.319} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.399} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.402} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.489} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.507} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.388} {0.000} {0.264} {} {7.396} {8.895} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.400} {8.898} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.185} {0.000} {0.217} {} {7.585} {9.083} {} {4} {(1094.61, 721.56) (1093.95, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.001} {0.000} {0.217} {0.020} {7.585} {9.084} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7273} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.047} {} {7.680} {9.178} {} {1} {(1093.58, 700.42) (1097.25, 700.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5446} {} {0.000} {0.000} {0.047} {0.003} {7.680} {9.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.266} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.267} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.358} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.366} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.467} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.046} {0.000} {0.176} {0.506} {2.011} {0.513} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/high_reg_2} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/high_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.009}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.176}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.681}
    {} {Slack Time} {-1.494}
  END_SLK_CLC
  SLK -1.494
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.315} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.315} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.395} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.398} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.485} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.503} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.388} {0.000} {0.264} {} {7.396} {8.891} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.400} {8.894} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.185} {0.000} {0.217} {} {7.585} {9.079} {} {4} {(1094.61, 721.56) (1093.95, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.001} {0.000} {0.217} {0.020} {7.585} {9.080} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7294} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.049} {} {7.681} {9.175} {} {1} {(1094.24, 710.50) (1097.91, 710.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5464} {} {0.000} {0.000} {0.049} {0.004} {7.681} {9.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.269} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.271} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.362} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.370} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.471} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.043} {0.000} {0.175} {0.506} {2.009} {0.515} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/gt_reg} {CK}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/gt_reg} {E} {SEDFFX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/go_reg} {QN} {SDFFNRX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.007}
    {+} {Hold} {-0.112}
    {+} {Phase Shift} {7.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {9.144}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.741}
    {} {Slack Time} {-1.403}
  END_SLK_CLC
  SLK -1.403
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {8.223} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {8.224} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {8.304} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {8.307} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {8.394} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {8.411} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/go_reg} {CKN} {v} {QN} {v} {} {SDFFNRX1} {0.388} {0.000} {0.264} {} {7.396} {8.799} {} {11} {(1009.47, 720.44) (994.29, 719.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_6009} {} {0.003} {0.000} {0.264} {0.075} {7.400} {8.803} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_4945} {A} {v} {Y} {^} {} {NOR2X1} {0.185} {0.000} {0.217} {} {7.585} {8.988} {} {4} {(1094.61, 721.56) (1093.95, 721.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2527} {} {0.001} {0.000} {0.217} {0.020} {7.586} {8.989} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_1043} {D} {^} {Y} {v} {} {NOR4BX1} {0.057} {0.000} {0.050} {} {7.643} {9.046} {} {1} {(1088.01, 700.28) (1087.35, 701.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2109} {} {0.000} {0.000} {0.050} {0.006} {7.643} {9.046} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_5187} {A1} {v} {Y} {^} {} {AOI21X1} {0.098} {0.000} {0.100} {} {7.741} {9.144} {} {1} {(1082.07, 701.40) (1080.75, 701.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_2518} {} {0.000} {0.000} {0.100} {0.008} {7.741} {9.144} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.361} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.362} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.453} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.461} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.562} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.041} {0.000} {0.175} {0.506} {2.007} {0.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[2]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.956}
    {} {Slack Time} {-1.201}
  END_SLK_CLC
  SLK -1.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {1.028} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.029} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.132} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.151} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[2]} {^} {} {ram_256x16A} {0.747} {0.000} {0.072} {} {0.697} {1.898} {} {16} {(912.50, 1005.63) (680.15, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[2]} {} {0.004} {0.000} {0.073} {0.076} {0.701} {1.902} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_13} {A} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.051} {} {0.789} {1.990} {} {1} {(680.13, 771.96) (679.47, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[2]} {} {0.000} {0.000} {0.051} {0.004} {0.789} {1.990} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_13} {B} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.049} {} {0.872} {2.073} {} {1} {(681.08, 766.78) (684.75, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[2]} {} {0.000} {0.000} {0.049} {0.004} {0.872} {2.073} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6159} {B} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.050} {} {0.956} {2.156} {} {1} {(687.68, 766.78) (691.35, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4546} {} {0.000} {0.000} {0.050} {0.004} {0.956} {2.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.563} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.564} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.656} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.661} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.772} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.789} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[5]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.005}
    {+} {Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.976}
    {} {Slack Time} {-1.196}
  END_SLK_CLC
  SLK -1.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {1.023} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.024} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.127} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.146} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[5]} {^} {} {ram_256x16A} {0.751} {0.000} {0.088} {} {0.701} {1.897} {} {16} {(912.50, 1005.63) (762.21, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[5]} {} {0.008} {0.000} {0.088} {0.100} {0.710} {1.905} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_10} {A} {^} {Y} {^} {} {MX2X1} {0.091} {0.000} {0.054} {} {0.801} {1.997} {} {1} {(763.95, 771.96) (764.61, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[5]} {} {0.000} {0.000} {0.054} {0.005} {0.801} {1.997} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_10} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.058} {} {0.890} {2.086} {} {1} {(771.50, 770.98) (775.17, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[5]} {} {0.000} {0.000} {0.058} {0.005} {0.890} {2.086} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6180} {B} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.052} {} {0.976} {2.171} {} {1} {(784.78, 766.78) (781.11, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4564} {} {0.000} {0.000} {0.052} {0.004} {0.976} {2.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.568} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.569} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.660} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.666} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.777} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.032} {0.000} {0.182} {0.468} {2.005} {0.810} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[6]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.005}
    {+} {Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.979}
    {} {Slack Time} {-1.192}
  END_SLK_CLC
  SLK -1.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {1.020} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.020} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.123} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.143} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[6]} {^} {} {ram_256x16A} {0.753} {0.000} {0.096} {} {0.703} {1.895} {} {16} {(912.50, 1005.63) (801.51, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[6]} {} {0.015} {0.000} {0.098} {0.114} {0.718} {1.910} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_9} {A} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.058} {} {0.812} {2.004} {} {1} {(801.57, 771.96) (802.23, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[6]} {} {0.000} {0.000} {0.058} {0.005} {0.812} {2.005} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_9} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.055} {} {0.900} {2.092} {} {1} {(813.08, 770.98) (816.75, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[6]} {} {0.000} {0.000} {0.055} {0.005} {0.900} {2.092} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6187} {B} {^} {Y} {^} {} {MX2X1} {0.079} {0.000} {0.041} {} {0.979} {2.171} {} {1} {(818.44, 760.90) (814.77, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4570} {} {0.000} {0.000} {0.041} {0.003} {0.979} {2.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.572} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.573} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.664} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.670} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.781} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.032} {0.000} {0.182} {0.468} {2.005} {0.813} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[1]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.966}
    {} {Slack Time} {-1.189}
  END_SLK_CLC
  SLK -1.189
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {1.017} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.017} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.121} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.140} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[1]} {^} {} {ram_256x16A} {0.744} {0.000} {0.064} {} {0.695} {1.884} {} {16} {(912.50, 1005.63) (640.85, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[1]} {} {0.003} {0.000} {0.064} {0.062} {0.698} {1.887} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_14} {A} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.063} {} {0.792} {1.981} {} {1} {(643.17, 771.96) (643.83, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[1]} {} {0.000} {0.000} {0.063} {0.006} {0.792} {1.981} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_14} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.063} {} {0.885} {2.074} {} {1} {(656.66, 766.78) (660.33, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[1]} {} {0.000} {0.000} {0.063} {0.006} {0.885} {2.074} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6152} {B} {^} {Y} {^} {} {MX2X1} {0.081} {0.000} {0.043} {} {0.966} {2.155} {} {1} {(670.60, 770.98) (666.93, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4540} {} {0.000} {0.000} {0.043} {0.003} {0.966} {2.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.574} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.575} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.667} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {0.673} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {0.788} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.011} {0.000} {0.175} {0.478} {1.989} {0.799} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[3]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.990}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.157}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.976}
    {} {Slack Time} {-1.181}
  END_SLK_CLC
  SLK -1.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {1.008} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.009} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.112} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.131} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[3]} {^} {} {ram_256x16A} {0.749} {0.000} {0.079} {} {0.699} {1.880} {} {16} {(912.50, 1005.63) (701.53, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[3]} {} {0.007} {0.000} {0.081} {0.087} {0.706} {1.887} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_12} {A} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.064} {} {0.803} {1.984} {} {1} {(700.59, 771.96) (701.25, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[3]} {} {0.000} {0.000} {0.064} {0.006} {0.803} {1.984} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_12} {B} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.051} {} {0.888} {2.069} {} {1} {(712.84, 766.78) (709.17, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[3]} {} {0.000} {0.000} {0.051} {0.004} {0.888} {2.069} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6166} {B} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.056} {} {0.976} {2.156} {} {1} {(708.88, 760.90) (705.21, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4552} {} {0.000} {0.000} {0.056} {0.005} {0.976} {2.157} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.583} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.584} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.675} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.681} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.792} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.017} {0.000} {0.177} {0.468} {1.990} {0.809} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[4]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.991}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.157}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.976}
    {} {Slack Time} {-1.181}
  END_SLK_CLC
  SLK -1.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {1.008} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.009} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.112} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.131} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[4]} {^} {} {ram_256x16A} {0.750} {0.000} {0.084} {} {0.700} {1.881} {} {16} {(912.50, 1005.63) (740.83, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[4]} {} {0.008} {0.000} {0.084} {0.094} {0.708} {1.889} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_11} {A} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.056} {} {0.800} {1.981} {} {1} {(744.81, 771.96) (745.47, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[4]} {} {0.000} {0.000} {0.056} {0.005} {0.800} {1.981} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_11} {B} {^} {Y} {^} {} {MX2X1} {0.091} {0.000} {0.062} {} {0.891} {2.072} {} {1} {(749.06, 766.78) (752.73, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[4]} {} {0.000} {0.000} {0.062} {0.006} {0.891} {2.072} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6173} {B} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.050} {} {0.976} {2.157} {} {1} {(756.98, 750.82) (760.65, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4558} {} {0.000} {0.000} {0.050} {0.004} {0.976} {2.157} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.583} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.584} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.675} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.681} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.792} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.018} {0.000} {0.177} {0.468} {1.991} {0.810} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[0]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.989}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.156}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.984}
    {} {Slack Time} {-1.172}
  END_SLK_CLC
  SLK -1.172
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.999} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {1.000} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.103} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[0]} {^} {} {ram_256x16A} {0.743} {0.000} {0.060} {} {0.693} {1.865} {} {16} {(912.50, 1005.63) (619.27, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[0]} {} {0.002} {0.000} {0.060} {0.056} {0.695} {1.867} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_15} {A} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.063} {} {0.788} {1.960} {} {1} {(624.03, 771.96) (623.37, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[0]} {} {0.000} {0.000} {0.063} {0.006} {0.788} {1.960} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_15} {B} {^} {Y} {^} {} {MX2X1} {0.102} {0.000} {0.078} {} {0.890} {2.062} {} {1} {(637.60, 770.98) (633.93, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[0]} {} {0.000} {0.000} {0.078} {0.009} {0.891} {2.062} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6145} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.060} {} {0.984} {2.156} {} {1} {(663.34, 770.98) (659.67, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4534} {} {0.000} {0.000} {0.060} {0.006} {0.984} {2.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.592} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.593} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.685} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.863} {0.691} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00041} {A} {^} {Y} {^} {} {CLKBUFX12} {0.115} {0.000} {0.169} {} {1.978} {0.806} {} {100} {(639.87, 661.08) (637.89, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_2} {} {0.011} {0.000} {0.175} {0.478} {1.989} {0.817} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[8]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.978}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.986}
    {} {Slack Time} {-1.161}
  END_SLK_CLC
  SLK -1.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.988} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.989} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.092} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.111} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[8]} {^} {} {ram_256x16A} {0.754} {0.000} {0.101} {} {0.704} {1.865} {} {16} {(912.50, 1005.63) (932.81, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[8]} {} {0.017} {0.000} {0.104} {0.122} {0.721} {1.881} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_7} {A} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.056} {} {0.815} {1.975} {} {1} {(928.29, 771.96) (928.95, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[8]} {} {0.000} {0.000} {0.056} {0.005} {0.815} {1.975} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_7} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.058} {} {0.904} {2.064} {} {1} {(923.96, 766.78) (927.63, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[8]} {} {0.000} {0.000} {0.058} {0.005} {0.904} {2.065} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6201} {B} {^} {Y} {^} {} {MX2X1} {0.082} {0.000} {0.046} {} {0.986} {2.146} {} {1} {(918.10, 766.78) (914.43, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4582} {} {0.000} {0.000} {0.046} {0.003} {0.986} {2.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.603} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.604} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.695} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.704} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.805} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.013} {0.000} {0.152} {0.506} {1.978} {0.818} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[7]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.978}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.986}
    {} {Slack Time} {-1.161}
  END_SLK_CLC
  SLK -1.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.988} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.989} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.092} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.111} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[7]} {^} {} {ram_256x16A} {0.754} {0.000} {0.100} {} {0.704} {1.865} {} {16} {(912.50, 1005.63) (822.89, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[7]} {} {0.014} {0.000} {0.102} {0.121} {0.718} {1.879} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_8} {A} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.061} {} {0.815} {1.975} {} {1} {(823.35, 771.96) (824.01, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[7]} {} {0.000} {0.000} {0.061} {0.006} {0.815} {1.975} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_8} {B} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.054} {} {0.902} {2.063} {} {1} {(835.60, 766.78) (831.93, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[7]} {} {0.000} {0.000} {0.054} {0.005} {0.902} {2.063} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6194} {B} {^} {Y} {^} {} {MX2X1} {0.083} {0.000} {0.049} {} {0.985} {2.146} {} {1} {(838.16, 766.78) (841.83, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4576} {} {0.000} {0.000} {0.049} {0.004} {0.986} {2.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.603} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.604} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.696} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.704} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.805} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.013} {0.000} {0.152} {0.506} {1.978} {0.817} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[10]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.979}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.147}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.994}
    {} {Slack Time} {-1.153}
  END_SLK_CLC
  SLK -1.153
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.980} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.981} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.084} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.103} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[10]} {^} {} {ram_256x16A} {0.751} {0.000} {0.090} {} {0.702} {1.855} {} {16} {(912.50, 1005.63) (993.49, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[10]} {} {0.011} {0.000} {0.090} {0.103} {0.712} {1.865} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_5} {A} {^} {Y} {^} {} {MX2X1} {0.091} {0.000} {0.053} {} {0.803} {1.956} {} {1} {(990.99, 771.96) (990.33, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[10]} {} {0.000} {0.000} {0.053} {0.004} {0.804} {1.956} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_5} {B} {^} {Y} {^} {} {MX2X1} {0.105} {0.000} {0.085} {} {0.908} {2.061} {} {1} {(986.08, 766.78) (982.41, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[10]} {} {0.000} {0.000} {0.085} {0.010} {0.909} {2.062} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6215} {B} {^} {Y} {^} {} {MX2X1} {0.085} {0.000} {0.045} {} {0.994} {2.147} {} {1} {(944.50, 766.78) (940.83, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4594} {} {0.000} {0.000} {0.045} {0.003} {0.994} {2.147} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.611} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.612} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.703} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.712} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.813} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.013} {0.000} {0.152} {0.506} {1.979} {0.826} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[9]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.979}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.147}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.994}
    {} {Slack Time} {-1.152}
  END_SLK_CLC
  SLK -1.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.980} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.980} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.084} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.103} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[9]} {^} {} {ram_256x16A} {0.753} {0.000} {0.097} {} {0.704} {1.856} {} {16} {(912.50, 1005.63) (954.19, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[9]} {} {0.013} {0.000} {0.099} {0.116} {0.717} {1.870} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_6} {A} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.062} {} {0.814} {1.967} {} {1} {(947.43, 771.96) (948.09, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[9]} {} {0.000} {0.000} {0.062} {0.006} {0.814} {1.967} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_6} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.068} {} {0.910} {2.063} {} {1} {(950.36, 766.78) (954.03, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[9]} {} {0.000} {0.000} {0.068} {0.007} {0.910} {2.063} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6208} {B} {^} {Y} {^} {} {MX2X1} {0.084} {0.000} {0.047} {} {0.994} {2.147} {} {1} {(933.20, 766.78) (936.87, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4588} {} {0.000} {0.000} {0.047} {0.003} {0.994} {2.147} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.611} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.612} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.704} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.712} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.813} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.013} {0.000} {0.152} {0.506} {1.979} {0.826} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[11]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {1.978}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.146}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.029}
    {} {Slack Time} {-1.118}
  END_SLK_CLC
  SLK -1.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.945} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.946} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {1.049} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[11]} {^} {} {ram_256x16A} {0.750} {0.000} {0.085} {} {0.701} {1.818} {} {16} {(912.50, 1005.63) (1014.87, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[11]} {} {0.008} {0.000} {0.086} {0.097} {0.709} {1.826} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_4} {A} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.056} {} {0.801} {1.919} {} {1} {(1011.45, 771.96) (1012.11, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[11]} {} {0.000} {0.000} {0.056} {0.005} {0.801} {1.919} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_4} {B} {^} {Y} {^} {} {MX2X1} {0.138} {0.000} {0.141} {} {0.939} {2.056} {} {1} {(1003.24, 770.98) (999.57, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[11]} {} {0.001} {0.000} {0.141} {0.019} {0.939} {2.057} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6222} {B} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.046} {} {1.029} {2.146} {} {1} {(909.52, 766.78) (905.85, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4600} {} {0.000} {0.000} {0.046} {0.003} {1.029} {2.146} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.646} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.647} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.738} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.008} {0.000} {0.066} {0.134} {1.865} {0.747} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00038} {A} {^} {Y} {^} {} {CLKBUFX16} {0.101} {0.000} {0.144} {} {1.966} {0.848} {} {100} {(835.89, 624.68) (838.53, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_5} {} {0.013} {0.000} {0.152} {0.506} {1.978} {0.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[12]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.005}
    {+} {Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.116}
    {} {Slack Time} {-1.055}
  END_SLK_CLC
  SLK -1.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.882} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.883} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {0.986} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[12]} {^} {} {ram_256x16A} {0.748} {0.000} {0.076} {} {0.698} {1.753} {} {16} {(912.50, 1005.63) (1054.17, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[12]} {} {0.006} {0.000} {0.077} {0.082} {0.704} {1.759} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_3} {A} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.054} {} {0.794} {1.849} {} {1} {(1051.71, 765.80) (1051.05, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[12]} {} {0.000} {0.000} {0.054} {0.005} {0.794} {1.849} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_3} {B} {^} {Y} {^} {} {MX2X1} {0.221} {0.000} {0.299} {} {1.015} {2.070} {} {1} {(1044.82, 766.78) (1041.15, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[12]} {} {0.003} {0.000} {0.299} {0.045} {1.018} {2.073} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6229} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.050} {} {1.116} {2.171} {} {1} {(801.86, 756.70) (805.53, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4606} {} {0.000} {0.000} {0.050} {0.004} {1.116} {2.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.709} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.710} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.801} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.807} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.918} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.032} {0.000} {0.182} {0.468} {2.005} {0.950} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[13]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.005}
    {+} {Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.120}
    {} {Slack Time} {-1.051}
  END_SLK_CLC
  SLK -1.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.878} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.879} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {0.982} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {1.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[13]} {^} {} {ram_256x16A} {0.747} {0.000} {0.072} {} {0.697} {1.748} {} {16} {(912.50, 1005.63) (1075.55, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[13]} {} {0.004} {0.000} {0.072} {0.075} {0.701} {1.752} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_2} {A} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.060} {} {0.794} {1.845} {} {1} {(1073.49, 771.96) (1074.15, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[13]} {} {0.000} {0.000} {0.060} {0.006} {0.794} {1.845} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_2} {B} {^} {Y} {^} {} {MX2X1} {0.228} {0.000} {0.304} {} {1.022} {2.073} {} {1} {(1064.62, 766.78) (1060.95, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[13]} {} {0.002} {0.000} {0.304} {0.046} {1.025} {2.076} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6236} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {1.120} {2.171} {} {1} {(802.60, 766.78) (798.93, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4612} {} {0.000} {0.000} {0.045} {0.003} {1.120} {2.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.713} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.714} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.805} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.811} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.922} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.032} {0.000} {0.182} {0.468} {2.005} {0.954} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[14]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.005}
    {+} {Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.127}
    {} {Slack Time} {-1.044}
  END_SLK_CLC
  SLK -1.044
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.872} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.872} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {0.975} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {0.995} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[14]} {^} {} {ram_256x16A} {0.745} {0.000} {0.065} {} {0.695} {1.739} {} {16} {(912.50, 1005.63) (1114.85, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[14]} {} {0.003} {0.000} {0.065} {0.064} {0.699} {1.743} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_1} {A} {^} {Y} {^} {} {MX2X1} {0.087} {0.000} {0.052} {} {0.786} {1.830} {} {1} {(1113.75, 765.80) (1113.09, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[14]} {} {0.000} {0.000} {0.052} {0.004} {0.786} {1.830} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_1} {B} {^} {Y} {^} {} {MX2X1} {0.239} {0.000} {0.325} {} {1.025} {2.069} {} {1} {(1108.18, 766.78) (1104.51, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[14]} {} {0.003} {0.000} {0.325} {0.049} {1.027} {2.072} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6243} {B} {^} {Y} {^} {} {MX2X1} {0.100} {0.000} {0.052} {} {1.127} {2.171} {} {1} {(825.70, 766.78) (822.03, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4618} {} {0.000} {0.000} {0.052} {0.004} {1.127} {2.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.719} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.721} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.812} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.818} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.929} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.032} {0.000} {0.182} {0.468} {2.005} {0.961} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15} {CK}
  ENDPT {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15} {D} {SDFFRHQX1} {^} {leading} {vclk1} {vclk1(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {Q[15]} {ram_256x16A} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {2.005}
    {+} {Hold} {-0.084}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {2.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.138}
    {} {Slack Time} {-1.034}
  END_SLK_CLC
  SLK -1.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_160} {Y} {^} {} {} {} {MX2X1} {} {} {0.159} {} {-0.173} {0.861} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_7} {} {0.001} {0.000} {0.159} {0.022} {-0.172} {0.862} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00037} {A} {^} {Y} {^} {} {CLKBUFX12} {0.103} {0.000} {0.113} {} {-0.069} {0.965} {} {1} {(882.75, 745.64) (884.73, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/CTS_1} {} {0.019} {0.000} {0.123} {0.294} {-0.050} {0.984} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST} {CLK} {^} {Q[15]} {^} {} {ram_256x16A} {0.744} {0.000} {0.063} {} {0.695} {1.728} {} {16} {(912.50, 1005.63) (1136.33, 1005.63)} 
    NET {} {} {} {} {} {DTMF_INST/RAM_256x16_TEST_INST/ramout[15]} {} {0.003} {0.000} {0.063} {0.061} {0.697} {1.731} {} {} {} 
    INST {DTMF_INST/RAM_256x16_TEST_INST/i_08997} {A} {^} {Y} {^} {} {MX2X1} {0.086} {0.000} {0.051} {} {0.784} {1.817} {} {1} {(1122.33, 771.96) (1122.99, 770.84)} 
    NET {} {} {} {} {} {DTMF_INST/ds_data[15]} {} {0.000} {0.000} {0.051} {0.004} {0.784} {1.817} {} {} {} 
    INST {DTMF_INST/TDSP_MUX/i_08998} {B} {^} {Y} {^} {} {MX2X1} {0.246} {0.000} {0.343} {} {1.029} {2.063} {} {1} {(1122.04, 766.78) (1118.37, 766.92)} 
    NET {} {} {} {} {} {DTMF_INST/tdsp_data_in[15]} {} {0.003} {0.000} {0.343} {0.052} {1.032} {2.066} {} {} {} 
    INST {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/i_6250} {B} {^} {Y} {^} {} {MX2X1} {0.105} {0.000} {0.061} {} {1.138} {2.171} {} {1} {(829.00, 760.90) (825.33, 760.76)} 
    NET {} {} {} {} {} {DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4624} {} {0.000} {0.000} {0.061} {0.006} {1.138} {2.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {1.764}
    {=} {Beginpoint Arrival Time} {1.764}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_150} {Y} {^} {} {} {} {MX2X1} {} {} {0.191} {} {1.764} {0.730} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_6} {} {0.001} {0.000} {0.191} {0.028} {1.765} {0.731} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00045} {A} {^} {Y} {^} {} {CLKBUFX12} {0.091} {0.000} {0.064} {} {1.856} {0.822} {} {4} {(691.35, 523.88) (693.33, 523.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_4} {} {0.006} {0.000} {0.066} {0.134} {1.862} {0.828} {} {} {} 
    INST {DTMF_INST/CTS_ccl_a_buf_00040} {A} {^} {Y} {^} {} {CLKBUFX12} {0.111} {0.000} {0.167} {} {1.973} {0.939} {} {100} {(695.31, 620.76) (693.33, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/CTS_1} {} {0.032} {0.000} {0.182} {0.468} {2.005} {0.971} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.299}
    {} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.813} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.814} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.894} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.896} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.000} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.197} {0.000} {0.146} {} {7.210} {7.203} {} {10} {(897.93, 685.72) (909.15, 684.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[10]} {} {0.000} {0.000} {0.146} {0.022} {7.211} {7.204} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6538} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.043} {} {7.299} {7.292} {} {1} {(906.88, 690.34) (903.21, 690.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4816} {} {0.000} {0.000} {0.043} {0.003} {7.299} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.827} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.828} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.908} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.910} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.014} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.303}
    {} {Slack Time} {0.009}
  END_SLK_CLC
  SLK 0.009
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.811} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.811} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.891} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.894} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.997} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.005} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.199} {0.000} {0.150} {} {7.214} {7.205} {} {10} {(909.15, 569.80) (920.37, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[0]} {} {0.000} {0.000} {0.150} {0.022} {7.215} {7.205} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7140} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.043} {} {7.303} {7.293} {} {1} {(918.10, 575.26) (914.43, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5332} {} {0.000} {0.000} {0.043} {0.003} {7.303} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.830} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.830} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.910} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.913} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.016} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.008}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.288}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.300}
    {} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.809} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.809} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.889} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.892} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.979} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {6.996} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.202} {0.000} {0.151} {} {7.210} {7.198} {} {9} {(1011.45, 660.52) (1022.67, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[10]} {} {0.000} {0.000} {0.151} {0.023} {7.210} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6874} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.045} {} {7.300} {7.288} {} {1} {(1017.76, 665.98) (1014.09, 666.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5104} {} {0.000} {0.000} {0.045} {0.003} {7.300} {7.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.832} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.832} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.912} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.915} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.002} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {7.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.008}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.288}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.300}
    {} {Slack Time} {0.012}
  END_SLK_CLC
  SLK 0.012
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.809} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.809} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.889} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.892} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.979} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {6.997} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.203} {0.000} {0.153} {} {7.211} {7.200} {} {10} {(1022.67, 655.48) (1033.89, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[8]} {} {0.001} {0.000} {0.153} {0.023} {7.212} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6860} {B} {^} {Y} {^} {} {MX2X1} {0.088} {0.000} {0.043} {} {7.300} {7.288} {} {1} {(1030.96, 650.02) (1027.29, 649.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5092} {} {0.000} {0.000} {0.043} {0.003} {7.300} {7.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.832} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.832} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.913} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.915} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.002} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {7.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.304}
    {} {Slack Time} {0.013}
  END_SLK_CLC
  SLK 0.013
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.807} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.807} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.888} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.890} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.977} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.997} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.198} {0.000} {0.144} {} {7.208} {7.195} {} {11} {(1041.81, 645.40) (1030.59, 643.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[8]} {} {0.001} {0.000} {0.144} {0.021} {7.209} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6748} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.055} {} {7.304} {7.291} {} {1} {(1026.34, 645.82) (1022.67, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4996} {} {0.000} {0.000} {0.055} {0.005} {7.304} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.834} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.834} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.914} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.917} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.004} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.305}
    {} {Slack Time} {0.015}
  END_SLK_CLC
  SLK 0.015
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.806} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.806} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.886} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.889} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.976} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.995} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.205} {0.000} {0.156} {} {7.215} {7.200} {} {9} {(1025.31, 569.80) (1036.53, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[0]} {} {0.001} {0.000} {0.156} {0.024} {7.216} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6692} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.044} {} {7.305} {7.291} {} {1} {(1032.28, 579.46) (1028.61, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4948} {} {0.000} {0.000} {0.044} {0.003} {7.305} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.835} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.835} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.916} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.918} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.005} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.307}
    {} {Slack Time} {0.017}
  END_SLK_CLC
  SLK 0.017
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.803} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.803} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.883} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.886} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.973} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.992} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.207} {0.000} {0.161} {} {7.217} {7.199} {} {9} {(1031.91, 726.04) (1043.13, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[12]} {} {0.001} {0.000} {0.161} {0.024} {7.217} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6888} {B} {^} {Y} {^} {} {MX2X1} {0.090} {0.000} {0.044} {} {7.307} {7.290} {} {1} {(1041.52, 730.66) (1037.85, 730.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5116} {} {0.000} {0.000} {0.044} {0.003} {7.307} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.838} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.838} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.918} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.921} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.008} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.320}
    {} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.794} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.794} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.874} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.877} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.980} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.988} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.215} {0.000} {0.177} {} {7.230} {7.203} {} {6} {(950.73, 564.76) (939.51, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[0]} {} {0.001} {0.000} {0.177} {0.027} {7.231} {7.204} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6468} {B} {^} {Y} {^} {} {MX2X1} {0.089} {0.000} {0.042} {} {7.320} {7.294} {} {1} {(944.42, 569.38) (948.09, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4756} {} {0.000} {0.000} {0.042} {0.002} {7.320} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.847} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.847} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.927} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.930} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.033} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.325}
    {} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.787} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.788} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.868} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.871} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.958} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.011} {6.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.237} {} {7.261} {7.228} {} {9} {(1117.71, 625.24) (1106.49, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[6]} {} {0.001} {0.000} {0.237} {0.038} {7.262} {7.229} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6400} {B} {^} {Y} {v} {} {NAND2BX1} {0.018} {0.000} {0.047} {} {7.280} {7.247} {} {1} {(1100.55, 630.84) (1101.21, 631.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4699} {} {0.000} {0.000} {0.047} {0.005} {7.280} {7.247} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6398} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.059} {} {7.325} {7.292} {} {1} {(1102.53, 625.24) (1103.85, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4696} {} {0.000} {0.000} {0.059} {0.003} {7.325} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.853} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.854} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.934} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.937} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.024} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.011} {7.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.295}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.332}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.783} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.783} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.863} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.866} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.969} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.015} {6.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.262} {0.000} {0.260} {} {7.277} {7.239} {} {9} {(956.01, 756.28) (944.79, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[13]} {} {0.000} {0.000} {0.260} {0.042} {7.277} {7.240} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7121} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.044} {} {7.291} {7.253} {} {1} {(947.43, 761.88) (948.09, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5317} {} {0.000} {0.000} {0.044} {0.004} {7.291} {7.254} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7119} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.041} {0.000} {0.052} {} {7.332} {7.295} {} {1} {(951.39, 761.32) (952.71, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5314} {} {0.000} {0.000} {0.052} {0.002} {7.332} {7.295} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.858} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.858} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.939} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.941} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.044} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.015} {7.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.331}
    {} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.782} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.782} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.863} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.865} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.968} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {6.975} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.260} {0.000} {0.257} {} {7.273} {7.235} {} {9} {(896.61, 710.92) (885.39, 712.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[11]} {} {0.001} {0.000} {0.257} {0.042} {7.275} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6995} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.044} {} {7.288} {7.250} {} {1} {(902.55, 711.48) (901.89, 712.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5209} {} {0.000} {0.000} {0.044} {0.004} {7.289} {7.250} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6993} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.331} {7.293} {} {1} {(899.25, 710.92) (897.93, 709.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5206} {} {0.000} {0.000} {0.055} {0.003} {7.331} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.859} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.859} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.939} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.942} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.045} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {7.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.330}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.780} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.781} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.861} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.864} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.951} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.969} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_1} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.224} {0.000} {0.080} {} {7.233} {7.193} {} {11} {(1022.67, 625.24) (1035.21, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_693} {} {0.001} {0.000} {0.080} {0.017} {7.234} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6363} {A1} {v} {Y} {^} {} {OAI21XL} {0.096} {0.000} {0.071} {} {7.330} {7.290} {} {1} {(1030.59, 635.32) (1029.27, 636.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4666} {} {0.000} {0.000} {0.071} {0.004} {7.330} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.860} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.861} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.941} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.943} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.030} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.334}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.780} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.781} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.861} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.863} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.967} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.974} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_2} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.230} {0.000} {0.089} {} {7.244} {7.204} {} {9} {(881.43, 595.00) (893.97, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_539} {} {0.000} {0.000} {0.089} {0.021} {7.245} {7.204} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6930} {A1} {v} {Y} {^} {} {OAI21XL} {0.089} {0.000} {0.064} {} {7.334} {7.294} {} {1} {(887.37, 589.96) (886.05, 588.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5152} {} {0.000} {0.000} {0.064} {0.003} {7.334} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.860} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.861} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.941} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.944} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.047} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.332}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.780} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.780} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.860} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.863} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.950} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.970} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.262} {0.000} {0.259} {} {7.273} {7.232} {} {9} {(1071.51, 569.80) (1082.73, 571.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[4]} {} {0.001} {0.000} {0.259} {0.042} {7.274} {7.233} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6386} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.045} {} {7.288} {7.247} {} {1} {(1079.43, 584.36) (1078.77, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4687} {} {0.000} {0.000} {0.045} {0.004} {7.288} {7.247} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6384} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.332} {7.291} {} {1} {(1077.45, 579.88) (1076.13, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4684} {} {0.000} {0.000} {0.056} {0.003} {7.332} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.861} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.861} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.941} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.944} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.031} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.296}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.336}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.780} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.780} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.860} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.863} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.966} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.975} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_15} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.228} {0.000} {0.086} {} {7.243} {7.203} {} {9} {(951.39, 721.00) (963.93, 722.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_461} {} {0.001} {0.000} {0.086} {0.019} {7.244} {7.203} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7021} {A1} {v} {Y} {^} {} {OAI21XL} {0.092} {0.000} {0.067} {} {7.336} {7.296} {} {1} {(956.67, 715.96) (955.35, 717.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5230} {} {0.000} {0.000} {0.067} {0.003} {7.336} {7.296} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.861} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.861} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.942} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.944} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.047} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.334}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.780} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.780} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.860} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.863} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.950} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {6.972} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.262} {} {7.276} {7.236} {} {9} {(1105.17, 589.96) (1116.39, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[5]} {} {0.001} {0.000} {0.262} {0.042} {7.277} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6393} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.046} {} {7.291} {7.251} {} {1} {(1102.53, 594.44) (1103.19, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4693} {} {0.000} {0.000} {0.046} {0.004} {7.292} {7.251} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6391} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.054} {} {7.334} {7.293} {} {1} {(1107.81, 595.00) (1109.13, 596.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4690} {} {0.000} {0.000} {0.054} {0.002} {7.334} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.861} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.861} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.942} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.944} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.031} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {7.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.337}
    {} {Slack Time} {0.044}
  END_SLK_CLC
  SLK 0.044
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.776} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.777} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.857} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.860} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.963} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.970} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.267} {0.000} {0.270} {} {7.281} {7.237} {} {9} {(841.17, 630.28) (852.39, 631.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[5]} {} {0.001} {0.000} {0.270} {0.044} {7.282} {7.238} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7065} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.044} {} {7.295} {7.251} {} {1} {(851.73, 624.68) (851.07, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5269} {} {0.000} {0.000} {0.044} {0.004} {7.295} {7.251} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7063} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.337} {7.293} {} {1} {(848.43, 625.24) (847.11, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5266} {} {0.000} {0.000} {0.055} {0.003} {7.337} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.864} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.865} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.945} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.947} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.051} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.337}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.775} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.775} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.856} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.858} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.945} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.965} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.269} {0.000} {0.270} {} {7.279} {7.234} {} {9} {(1063.59, 660.52) (1052.37, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[9]} {} {0.001} {0.000} {0.270} {0.044} {7.280} {7.234} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6421} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.046} {} {7.293} {7.247} {} {1} {(1068.21, 665.00) (1068.87, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4717} {} {0.000} {0.000} {0.046} {0.004} {7.293} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6419} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.337} {7.291} {} {1} {(1067.55, 660.52) (1066.23, 659.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4714} {} {0.000} {0.000} {0.056} {0.003} {7.337} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.866} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.866} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.946} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.949} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.036} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.339}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.774} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.774} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.855} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.857} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.961} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {6.967} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.271} {0.000} {0.278} {} {7.285} {7.239} {} {9} {(850.41, 660.52) (861.63, 662.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[7]} {} {0.000} {0.000} {0.278} {0.045} {7.285} {7.239} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7079} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.044} {} {7.297} {7.251} {} {1} {(858.33, 665.00) (857.67, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5281} {} {0.000} {0.000} {0.044} {0.004} {7.297} {7.251} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7077} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.053} {} {7.339} {7.293} {} {1} {(855.03, 665.56) (853.71, 666.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5278} {} {0.000} {0.000} {0.053} {0.002} {7.339} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.867} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.867} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.947} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.950} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.053} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {7.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.340}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.774} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.774} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.854} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.857} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.960} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.967} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.266} {0.000} {0.269} {} {7.280} {7.234} {} {9} {(886.05, 721.00) (897.27, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[11]} {} {0.001} {0.000} {0.269} {0.044} {7.281} {7.235} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7107} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.045} {} {7.295} {7.249} {} {1} {(891.99, 725.48) (891.33, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5305} {} {0.000} {0.000} {0.045} {0.004} {7.295} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7105} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.058} {} {7.340} {7.293} {} {1} {(886.71, 726.04) (885.39, 727.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5302} {} {0.000} {0.000} {0.058} {0.003} {7.340} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.867} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.867} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.947} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.950} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.053} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.338}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.773} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.774} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.854} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.856} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.960} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.004} {0.000} {0.101} {0.302} {7.011} {6.964} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.266} {0.000} {0.269} {} {7.277} {7.230} {} {9} {(870.21, 675.64) (858.99, 673.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[9]} {} {0.001} {0.000} {0.269} {0.044} {7.279} {7.232} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7093} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.044} {} {7.292} {7.244} {} {1} {(880.77, 681.24) (880.11, 681.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5293} {} {0.000} {0.000} {0.044} {0.004} {7.292} {7.244} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7091} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.062} {} {7.338} {7.291} {} {1} {(877.47, 680.68) (876.15, 679.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5290} {} {0.000} {0.000} {0.062} {0.004} {7.338} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.868} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.868} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.948} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.951} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.054} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.004} {0.000} {0.101} {0.302} {7.011} {7.058} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.341}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.773} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.773} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.853} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.856} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.959} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.966} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.266} {0.000} {0.269} {} {7.280} {7.233} {} {9} {(847.77, 610.12) (858.99, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[4]} {} {0.001} {0.000} {0.269} {0.044} {7.281} {7.233} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6946} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.045} {} {7.295} {7.248} {} {1} {(864.27, 614.60) (864.93, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5167} {} {0.000} {0.000} {0.045} {0.004} {7.295} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6944} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.341} {7.293} {} {1} {(859.65, 615.16) (858.33, 616.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5164} {} {0.000} {0.000} {0.060} {0.004} {7.341} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.868} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.868} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.949} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.951} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.054} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.338}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.773} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.773} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.853} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.856} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.943} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.961} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.231} {0.000} {0.203} {} {7.240} {7.193} {} {6} {(1018.05, 620.20) (1006.83, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[0]} {} {0.001} {0.000} {0.203} {0.032} {7.241} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6804} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.051} {} {7.338} {7.290} {} {1} {(1018.34, 615.58) (1022.01, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5044} {} {0.000} {0.000} {0.051} {0.004} {7.338} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.868} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.868} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.949} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.951} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.038} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.343}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.771} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.771} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.851} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.854} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.957} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.964} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.274} {0.000} {0.283} {} {7.288} {7.238} {} {9} {(854.37, 635.32) (865.59, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[5]} {} {0.001} {0.000} {0.283} {0.046} {7.289} {7.239} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6953} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.044} {} {7.300} {7.251} {} {1} {(864.27, 630.84) (863.61, 631.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5173} {} {0.000} {0.000} {0.044} {0.004} {7.300} {7.251} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6951} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.343} {7.293} {} {1} {(860.97, 630.28) (859.65, 629.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5170} {} {0.000} {0.000} {0.055} {0.003} {7.343} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.870} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.870} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.950} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.953} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.056} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.296}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.346}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.770} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.770} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.850} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.853} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.956} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.966} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.269} {0.000} {0.273} {} {7.285} {7.234} {} {9} {(970.53, 761.32) (959.31, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[14]} {} {0.000} {0.000} {0.273} {0.044} {7.285} {7.235} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7016} {B} {^} {Y} {v} {} {NAND2BX1} {0.018} {0.000} {0.049} {} {7.303} {7.253} {} {1} {(961.29, 755.72) (960.63, 755.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5227} {} {0.000} {0.000} {0.049} {0.006} {7.303} {7.253} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7014} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.054} {} {7.346} {7.296} {} {1} {(965.25, 766.36) (966.57, 767.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5224} {} {0.000} {0.000} {0.054} {0.002} {7.346} {7.296} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.871} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.871} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.951} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.954} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.057} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.343}
    {} {Slack Time} {0.051}
  END_SLK_CLC
  SLK 0.051
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.769} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.770} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.850} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.853} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.940} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.213} {} {7.248} {7.197} {} {9} {(1095.27, 650.44) (1084.05, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[7]} {} {0.000} {0.000} {0.213} {0.034} {7.248} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6853} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.047} {} {7.343} {7.291} {} {1} {(1085.00, 645.82) (1088.67, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5086} {} {0.000} {0.000} {0.047} {0.003} {7.343} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.871} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.872} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.952} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.955} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.042} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.345}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.769} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.769} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.849} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.852} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.955} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.962} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.271} {0.000} {0.278} {} {7.285} {7.233} {} {9} {(848.43, 620.20) (859.65, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[4]} {} {0.001} {0.000} {0.278} {0.045} {7.286} {7.234} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7058} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.045} {} {7.299} {7.248} {} {1} {(862.95, 620.76) (863.61, 621.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5263} {} {0.000} {0.000} {0.045} {0.004} {7.299} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7056} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.345} {7.293} {} {1} {(860.31, 625.24) (858.99, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5260} {} {0.000} {0.000} {0.060} {0.003} {7.345} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.872} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.872} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.953} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.955} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.058} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.342}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.768} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.768} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.849} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.851} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.938} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {6.957} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.275} {0.000} {0.282} {} {7.284} {7.232} {} {10} {(1007.49, 630.28) (1018.71, 631.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[0]} {} {0.002} {0.000} {0.282} {0.046} {7.286} {7.233} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6358} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.047} {} {7.299} {7.247} {} {1} {(1018.05, 624.68) (1017.39, 624.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4663} {} {0.000} {0.000} {0.047} {0.005} {7.299} {7.247} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6356} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.054} {} {7.342} {7.290} {} {1} {(1013.43, 625.24) (1012.11, 626.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4660} {} {0.000} {0.000} {0.054} {0.003} {7.342} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.873} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.873} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.953} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.956} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.043} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {7.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.347}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.767} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.768} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.848} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.850} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.954} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.961} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.272} {0.000} {0.280} {} {7.286} {7.233} {} {9} {(847.11, 605.08) (858.33, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[3]} {} {0.001} {0.000} {0.280} {0.046} {7.287} {7.234} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7051} {B} {^} {Y} {v} {} {NAND2BX1} {0.014} {0.000} {0.046} {} {7.302} {7.248} {} {1} {(844.47, 614.60) (843.81, 614.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5257} {} {0.000} {0.000} {0.046} {0.005} {7.302} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7049} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.059} {} {7.347} {7.294} {} {1} {(843.15, 605.08) (841.83, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5254} {} {0.000} {0.000} {0.059} {0.003} {7.347} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.873} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.874} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.954} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.957} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.060} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.346}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.767} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.767} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.848} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.850} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.953} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.273} {0.000} {0.282} {} {7.287} {7.233} {} {9} {(852.39, 670.60) (863.61, 672.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[9]} {} {0.001} {0.000} {0.282} {0.046} {7.288} {7.235} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6981} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.044} {} {7.300} {7.246} {} {1} {(860.97, 685.16) (860.31, 684.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5197} {} {0.000} {0.000} {0.044} {0.004} {7.300} {7.246} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6979} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.062} {} {7.346} {7.293} {} {1} {(857.67, 685.72) (856.35, 686.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5194} {} {0.000} {0.000} {0.062} {0.004} {7.346} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.874} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.874} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.954} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.957} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.060} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.349}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.765} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.765} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.845} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.848} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.951} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.958} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.278} {0.000} {0.290} {} {7.292} {7.236} {} {9} {(858.99, 600.04) (847.77, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[3]} {} {0.002} {0.000} {0.290} {0.047} {7.293} {7.238} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6939} {B} {^} {Y} {v} {} {NAND2BX1} {0.011} {0.000} {0.044} {} {7.305} {7.249} {} {1} {(863.61, 600.60) (862.95, 601.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5161} {} {0.000} {0.000} {0.044} {0.004} {7.305} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6937} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.058} {} {7.349} {7.294} {} {1} {(861.63, 605.08) (860.31, 606.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5158} {} {0.000} {0.000} {0.058} {0.003} {7.349} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.876} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.876} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.956} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.959} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.062} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.350}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.765} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.765} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.845} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.848} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.951} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.959} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.237} {0.000} {0.216} {} {7.252} {7.196} {} {9} {(913.77, 726.04) (924.99, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[12]} {} {0.001} {0.000} {0.216} {0.034} {7.253} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6552} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.051} {} {7.350} {7.294} {} {1} {(926.68, 716.38) (923.01, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4828} {} {0.000} {0.000} {0.051} {0.004} {7.350} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.876} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.876} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.956} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.959} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.062} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.348}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.764} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.764} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.845} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.847} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.951} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {6.956} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_8} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.244} {0.000} {0.108} {} {7.256} {7.200} {} {9} {(882.75, 665.56) (895.29, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_503} {} {0.000} {0.000} {0.108} {0.027} {7.256} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6972} {A1} {v} {Y} {^} {} {OAI21XL} {0.092} {0.000} {0.063} {} {7.348} {7.292} {} {1} {(888.69, 670.60) (887.37, 669.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5188} {} {0.000} {0.000} {0.063} {0.002} {7.348} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.877} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.877} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.957} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.063} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {7.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.347}
    {} {Slack Time} {0.056}
  END_SLK_CLC
  SLK 0.056
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.764} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.764} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.845} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.847} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.934} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.954} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.244} {0.000} {0.226} {} {7.254} {7.198} {} {9} {(1055.67, 574.84) (1066.89, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[4]} {} {0.001} {0.000} {0.226} {0.036} {7.255} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6720} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.043} {} {7.347} {7.291} {} {1} {(1063.96, 579.46) (1060.29, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4972} {} {0.000} {0.000} {0.043} {0.002} {7.347} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.877} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.877} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.957} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.047} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.295}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.352}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.764} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.764} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.844} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.847} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.950} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.959} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.277} {0.000} {0.288} {} {7.292} {7.236} {} {9} {(944.79, 746.20) (956.01, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[13]} {} {0.000} {0.000} {0.288} {0.047} {7.293} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7009} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.045} {} {7.305} {7.248} {} {1} {(962.61, 745.64) (963.27, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5221} {} {0.000} {0.000} {0.045} {0.004} {7.305} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7007} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.062} {} {7.351} {7.295} {} {1} {(959.31, 746.20) (957.99, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5218} {} {0.000} {0.000} {0.062} {0.004} {7.352} {7.295} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.877} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.877} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.957} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.063} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.350}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.764} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.764} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.844} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.847} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.950} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.957} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.298} {} {7.293} {7.236} {} {9} {(836.55, 655.48) (847.77, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[6]} {} {0.001} {0.000} {0.298} {0.048} {7.294} {7.237} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7072} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.045} {} {7.306} {7.249} {} {1} {(851.07, 651.00) (850.41, 651.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5275} {} {0.000} {0.000} {0.045} {0.004} {7.306} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7070} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.057} {} {7.350} {7.293} {} {1} {(845.13, 650.44) (843.81, 649.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5272} {} {0.000} {0.000} {0.057} {0.003} {7.350} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.877} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.877} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.958} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.064} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.295}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.352}
    {} {Slack Time} {0.057}
  END_SLK_CLC
  SLK 0.057
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.763} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.764} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.844} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.846} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.950} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.958} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.273} {0.000} {0.282} {} {7.289} {7.232} {} {9} {(917.07, 746.20) (905.85, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[12]} {} {0.001} {0.000} {0.282} {0.046} {7.290} {7.233} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7114} {B} {^} {Y} {v} {} {NAND2BX1} {0.015} {0.000} {0.047} {} {7.305} {7.248} {} {1} {(908.49, 741.72) (907.83, 742.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5311} {} {0.000} {0.000} {0.047} {0.005} {7.305} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7112} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.061} {} {7.352} {7.295} {} {1} {(902.55, 746.20) (903.87, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5308} {} {0.000} {0.000} {0.061} {0.004} {7.352} {7.295} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.877} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.878} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.958} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.960} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.064} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.350}
    {} {Slack Time} {0.058}
  END_SLK_CLC
  SLK 0.058
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.763} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.763} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.843} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.846} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.949} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.242} {0.000} {0.225} {} {7.255} {7.197} {} {9} {(901.89, 665.56) (913.11, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[8]} {} {0.000} {0.000} {0.225} {0.036} {7.255} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6524} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.047} {} {7.350} {7.292} {} {1} {(910.84, 655.90) (907.17, 656.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4804} {} {0.000} {0.000} {0.047} {0.003} {7.350} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.878} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.878} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.959} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.961} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.064} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.351}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.760} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.761} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.841} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.843} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.930} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.230} {} {7.256} {7.196} {} {9} {(1051.71, 655.48) (1062.93, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[9]} {} {0.000} {0.000} {0.230} {0.037} {7.257} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6643} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.046} {} {7.351} {7.291} {} {1} {(1062.64, 650.02) (1058.97, 649.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4906} {} {0.000} {0.000} {0.046} {0.003} {7.351} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.880} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.881} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.961} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.964} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.051} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.353}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.760} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.760} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.841} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.843} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.930} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {6.952} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.244} {0.000} {0.226} {} {7.256} {7.196} {} {9} {(1101.87, 605.08) (1090.65, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[5]} {} {0.001} {0.000} {0.226} {0.036} {7.257} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6615} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.050} {} {7.353} {7.293} {} {1} {(1101.50, 609.70) (1105.17, 609.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4882} {} {0.000} {0.000} {0.050} {0.004} {7.353} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.881} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.881} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.961} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.964} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.051} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.353}
    {} {Slack Time} {0.060}
  END_SLK_CLC
  SLK 0.060
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.760} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.760} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.841} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.843} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.930} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {6.951} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.279} {0.000} {0.289} {} {7.291} {7.231} {} {9} {(1105.17, 630.28) (1116.39, 631.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[7]} {} {0.002} {0.000} {0.289} {0.047} {7.293} {7.232} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6407} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.046} {} {7.305} {7.245} {} {1} {(1099.23, 634.76) (1099.89, 634.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4705} {} {0.000} {0.000} {0.046} {0.004} {7.305} {7.245} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6405} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.064} {} {7.353} {7.293} {} {1} {(1099.23, 640.36) (1100.55, 639.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4702} {} {0.000} {0.000} {0.064} {0.004} {7.353} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.881} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.881} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.961} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.964} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.051} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.355}
    {} {Slack Time} {0.061}
  END_SLK_CLC
  SLK 0.061
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.759} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.759} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.840} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.842} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.945} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.953} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.246} {0.000} {0.232} {} {7.261} {7.199} {} {9} {(936.21, 564.76) (924.99, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[2]} {} {0.001} {0.000} {0.232} {0.037} {7.262} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6482} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.046} {} {7.355} {7.294} {} {1} {(931.88, 569.38) (935.55, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4768} {} {0.000} {0.000} {0.046} {0.003} {7.355} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.882} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.882} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.962} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.965} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.068} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.296}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.358}
    {} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.759} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.759} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.839} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.842} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.945} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.279} {0.000} {0.292} {} {7.295} {7.234} {} {9} {(971.19, 751.24) (959.97, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[14]} {} {0.002} {0.000} {0.292} {0.048} {7.297} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7128} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.045} {} {7.310} {7.248} {} {1} {(975.15, 761.88) (975.81, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5323} {} {0.000} {0.000} {0.045} {0.005} {7.310} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7126} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.064} {} {7.358} {7.296} {} {1} {(977.79, 756.28) (976.47, 757.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5320} {} {0.000} {0.000} {0.064} {0.004} {7.358} {7.296} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.882} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.882} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.963} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.965} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.068} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.758} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.758} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.838} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.841} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.944} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.951} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.284} {0.000} {0.301} {} {7.298} {7.235} {} {9} {(850.41, 640.36) (861.63, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[7]} {} {0.001} {0.000} {0.301} {0.049} {7.299} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6967} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.046} {} {7.312} {7.249} {} {1} {(862.29, 651.00) (862.95, 651.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5185} {} {0.000} {0.000} {0.046} {0.005} {7.312} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6965} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.056} {} {7.356} {7.293} {} {1} {(855.69, 650.44) (854.37, 649.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5182} {} {0.000} {0.000} {0.056} {0.003} {7.356} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.883} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.883} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.964} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.966} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.070} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.008}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.289}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.353}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.757} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.757} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.837} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.840} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.927} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {6.945} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.286} {0.000} {0.301} {} {7.294} {7.230} {} {9} {(1016.73, 655.48) (1005.51, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[10]} {} {0.001} {0.000} {0.301} {0.049} {7.295} {7.231} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6428} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.045} {} {7.305} {7.241} {} {1} {(1009.47, 661.08) (1008.81, 661.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4723} {} {0.000} {0.000} {0.045} {0.004} {7.305} {7.241} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6426} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.064} {} {7.353} {7.289} {} {1} {(1008.81, 665.56) (1007.49, 666.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4720} {} {0.000} {0.000} {0.064} {0.004} {7.353} {7.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.884} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.884} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.964} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.967} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.054} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.008} {7.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.355}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.757} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.757} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.837} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.840} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.927} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.947} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.290} {0.000} {0.310} {} {7.301} {7.238} {} {9} {(1072.83, 751.24) (1084.05, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[12]} {} {0.001} {0.000} {0.310} {0.051} {7.302} {7.239} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6442} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.045} {} {7.312} {7.248} {} {1} {(1078.77, 745.64) (1079.43, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4735} {} {0.000} {0.000} {0.045} {0.004} {7.312} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6440} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.056} {} {7.355} {7.292} {} {1} {(1076.13, 746.20) (1077.45, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4732} {} {0.000} {0.000} {0.056} {0.003} {7.355} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.884} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.884} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.964} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.967} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.054} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.354}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.757} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.757} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.837} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.840} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.927} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.287} {0.000} {0.304} {} {7.297} {7.233} {} {9} {(1042.47, 751.24) (1031.25, 752.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[13]} {} {0.002} {0.000} {0.304} {0.050} {7.298} {7.235} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6449} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.048} {} {7.311} {7.248} {} {1} {(1047.09, 745.64) (1046.43, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4741} {} {0.000} {0.000} {0.048} {0.005} {7.312} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6447} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.053} {} {7.354} {7.290} {} {1} {(1040.49, 746.20) (1039.17, 747.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4738} {} {0.000} {0.000} {0.053} {0.002} {7.354} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.884} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.884} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.965} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.967} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.054} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.064}
  END_SLK_CLC
  SLK 0.064
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.756} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.757} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.837} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.839} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.943} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.948} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.239} {} {7.262} {7.198} {} {9} {(877.47, 635.32) (888.69, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[5]} {} {0.000} {0.000} {0.239} {0.038} {7.263} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7175} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.356} {7.291} {} {1} {(886.42, 629.86) (882.75, 629.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5362} {} {0.000} {0.000} {0.044} {0.003} {7.356} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.884} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.885} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.965} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.968} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.071} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.756} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.756} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.836} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.839} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.926} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.283} {0.000} {0.297} {} {7.294} {7.229} {} {9} {(1003.53, 756.28) (1014.75, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[15]} {} {0.001} {0.000} {0.297} {0.049} {7.294} {7.230} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6463} {B} {^} {Y} {v} {} {NAND2BX1} {0.018} {0.000} {0.051} {} {7.312} {7.248} {} {1} {(1016.73, 751.80) (1016.07, 752.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4753} {} {0.000} {0.000} {0.051} {0.006} {7.312} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6461} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.053} {} {7.356} {7.291} {} {1} {(1008.81, 761.32) (1007.49, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4750} {} {0.000} {0.000} {0.053} {0.002} {7.356} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.885} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.885} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.965} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.968} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.055} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.359}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.755} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.756} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.836} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.839} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.942} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.949} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.282} {0.000} {0.298} {} {7.296} {7.231} {} {9} {(847.11, 595.00) (858.33, 593.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[2]} {} {0.001} {0.000} {0.298} {0.049} {7.298} {7.233} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7044} {B} {^} {Y} {v} {} {NAND2BX1} {0.013} {0.000} {0.046} {} {7.310} {7.245} {} {1} {(870.21, 594.44) (870.87, 593.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5251} {} {0.000} {0.000} {0.046} {0.005} {7.310} {7.246} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7042} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.048} {0.000} {0.064} {} {7.359} {7.294} {} {1} {(864.93, 595.00) (863.61, 596.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5248} {} {0.000} {0.000} {0.064} {0.004} {7.359} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.885} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.886} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.966} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.968} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.072} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.755} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.755} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.836} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.838} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.925} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.945} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.290} {0.000} {0.310} {} {7.301} {7.235} {} {9} {(997.59, 746.20) (986.37, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[15]} {} {0.001} {0.000} {0.310} {0.051} {7.301} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7135} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.046} {} {7.313} {7.248} {} {1} {(985.05, 751.80) (984.39, 752.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5329} {} {0.000} {0.000} {0.046} {0.005} {7.313} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7133} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.356} {7.291} {} {1} {(990.33, 751.24) (991.65, 750.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5326} {} {0.000} {0.000} {0.055} {0.003} {7.356} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.886} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.886} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.966} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.969} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.056} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.360}
    {} {Slack Time} {0.065}
  END_SLK_CLC
  SLK 0.065
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.755} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.755} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.836} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.838} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.941} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.015} {6.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.242} {} {7.266} {7.201} {} {9} {(941.49, 741.16) (930.27, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[13]} {} {0.001} {0.000} {0.242} {0.039} {7.268} {7.202} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7231} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.042} {} {7.360} {7.294} {} {1} {(934.52, 736.54) (938.19, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5410} {} {0.000} {0.000} {0.042} {0.002} {7.360} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.886} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.886} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.966} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.969} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.072} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.015} {7.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.360}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.755} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.755} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.835} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.838} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.941} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.949} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.241} {} {7.266} {7.200} {} {9} {(923.67, 721.00) (912.45, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[11]} {} {0.001} {0.000} {0.241} {0.039} {7.267} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6545} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.360} {7.294} {} {1} {(914.72, 716.38) (918.39, 716.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4822} {} {0.000} {0.000} {0.044} {0.003} {7.360} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.886} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.886} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.967} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.969} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.073} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.356}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.754} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.755} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.835} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.838} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.925} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.944} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.237} {} {7.260} {7.194} {} {9} {(1012.11, 595.00) (1000.89, 593.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[2]} {} {0.001} {0.000} {0.237} {0.038} {7.261} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6818} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.047} {} {7.356} {7.290} {} {1} {(1009.76, 599.62) (1013.43, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5056} {} {0.000} {0.000} {0.047} {0.003} {7.356} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.886} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.887} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.967} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.969} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.056} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.358}
    {} {Slack Time} {0.066}
  END_SLK_CLC
  SLK 0.066
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.754} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.754} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.835} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.837} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.941} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.947} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.252} {0.000} {0.244} {} {7.265} {7.199} {} {9} {(878.13, 625.24) (889.35, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[4]} {} {0.001} {0.000} {0.244} {0.039} {7.266} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7168} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.042} {} {7.358} {7.292} {} {1} {(885.76, 619.78) (882.09, 619.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5356} {} {0.000} {0.000} {0.042} {0.002} {7.358} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.887} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.887} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.967} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.073} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.359}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.754} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.754} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.834} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.837} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.940} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.251} {0.000} {0.241} {} {7.264} {7.197} {} {9} {(878.13, 610.12) (889.35, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[3]} {} {0.000} {0.000} {0.241} {0.039} {7.264} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7161} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.046} {} {7.359} {7.292} {} {1} {(889.06, 605.50) (885.39, 605.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5350} {} {0.000} {0.000} {0.046} {0.003} {7.359} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.887} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.887} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.968} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.073} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.359}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.754} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.754} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.834} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.837} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.924} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {6.945} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.237} {} {7.262} {7.195} {} {9} {(1096.59, 615.16) (1107.81, 613.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[6]} {} {0.001} {0.000} {0.237} {0.038} {7.263} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6734} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.049} {} {7.359} {7.292} {} {1} {(1096.88, 625.66) (1100.55, 625.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4984} {} {0.000} {0.000} {0.049} {0.004} {7.359} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.887} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.888} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.968} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.057} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {7.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.358}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.753} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.754} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.834} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.837} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.924} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.011} {6.944} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.254} {0.000} {0.244} {} {7.265} {7.198} {} {9} {(1117.05, 640.36) (1105.83, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[7]} {} {0.000} {0.000} {0.244} {0.039} {7.266} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6629} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.358} {7.292} {} {1} {(1106.78, 645.82) (1110.45, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4894} {} {0.000} {0.000} {0.044} {0.003} {7.358} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.887} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.888} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.968} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.970} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.057} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.011} {7.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.361}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.753} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.753} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.834} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.836} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.939} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.947} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.250} {0.000} {0.239} {} {7.264} {7.197} {} {12} {(921.03, 564.76) (909.81, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[1]} {} {0.001} {0.000} {0.239} {0.038} {7.265} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6475} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.049} {} {7.361} {7.294} {} {1} {(928.66, 569.38) (924.99, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4762} {} {0.000} {0.000} {0.049} {0.004} {7.361} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.888} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.888} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.968} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.971} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.074} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_0} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.169}
    {} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.240} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.240} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.116} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_0} {CK} {^} {Q} {^} {} {SEDFFX1} {0.217} {0.000} {0.118} {} {0.169} {0.101} {} {3} {(628.65, 761.88) (634.59, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[0]} {} {0.000} {0.000} {0.118} {0.014} {0.169} {0.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.105} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.105} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.019} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.170}
    {} {Slack Time} {0.068}
  END_SLK_CLC
  SLK 0.068
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.241} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.241} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.117} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.116} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK} {^} {Q} {^} {} {SEDFFX1} {0.217} {0.000} {0.119} {} {0.170} {0.101} {} {3} {(655.71, 725.48) (661.65, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N18} {} {0.000} {0.000} {0.119} {0.014} {0.170} {0.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.104} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.104} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.020} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.361}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.752} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.752} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.832} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.835} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.922} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {6.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.255} {0.000} {0.245} {} {7.267} {7.198} {} {9} {(1089.33, 620.20) (1100.55, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[6]} {} {0.001} {0.000} {0.245} {0.039} {7.268} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6846} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.361} {7.292} {} {1} {(1090.28, 615.58) (1093.95, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5080} {} {0.000} {0.000} {0.044} {0.003} {7.361} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.889} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.889} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.970} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.972} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.059} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {7.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.363}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.752} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.752} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.832} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.835} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.938} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.946} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.294} {0.000} {0.326} {} {7.309} {7.240} {} {9} {(908.49, 736.12) (897.27, 734.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[12]} {} {0.002} {0.000} {0.326} {0.053} {7.311} {7.242} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7002} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.045} {} {7.321} {7.252} {} {1} {(911.13, 741.72) (910.47, 742.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5215} {} {0.000} {0.000} {0.045} {0.005} {7.321} {7.252} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7000} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.054} {} {7.363} {7.294} {} {1} {(905.19, 741.16) (906.51, 740.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5212} {} {0.000} {0.000} {0.054} {0.002} {7.363} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.889} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.889} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.970} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.972} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.076} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.363}
    {} {Slack Time} {0.069}
  END_SLK_CLC
  SLK 0.069
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.751} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.752} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.832} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.834} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.938} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.945} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.293} {0.000} {0.317} {} {7.307} {7.238} {} {10} {(883.41, 579.88) (872.19, 581.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[0]} {} {0.001} {0.000} {0.317} {0.052} {7.307} {7.238} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7030} {B} {^} {Y} {v} {} {NAND2BX1} {0.010} {0.000} {0.045} {} {7.317} {7.248} {} {1} {(867.57, 584.36) (866.91, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5239} {} {0.000} {0.000} {0.045} {0.004} {7.317} {7.248} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7028} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.363} {7.294} {} {1} {(868.89, 579.88) (870.21, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5236} {} {0.000} {0.000} {0.060} {0.004} {7.363} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.890} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.890} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.970} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.973} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.076} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.361}
    {} {Slack Time} {0.070}
  END_SLK_CLC
  SLK 0.070
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.750} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.751} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.831} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.833} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.937} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.012} {6.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.256} {0.000} {0.251} {} {7.269} {7.199} {} {9} {(878.79, 650.44) (890.01, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[6]} {} {0.001} {0.000} {0.251} {0.040} {7.269} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7182} {B} {^} {Y} {^} {} {MX2X1} {0.092} {0.000} {0.042} {} {7.361} {7.291} {} {1} {(885.76, 645.82) (882.09, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5368} {} {0.000} {0.000} {0.042} {0.002} {7.361} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.890} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.891} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.971} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.973} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.077} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.012} {7.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.364}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.749} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.750} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.830} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.833} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.920} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {6.941} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.249} {} {7.269} {7.198} {} {9} {(1090.65, 589.96) (1101.87, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[5]} {} {0.001} {0.000} {0.249} {0.040} {7.270} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6727} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.044} {} {7.363} {7.293} {} {1} {(1099.60, 595.42) (1095.93, 595.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4978} {} {0.000} {0.000} {0.044} {0.003} {7.364} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.891} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.892} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.972} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.974} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.061} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {7.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.173}
    {} {Slack Time} {0.071}
  END_SLK_CLC
  SLK 0.071
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.244} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.244} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.120} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.119} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK} {^} {Q} {^} {} {SEDFFX1} {0.220} {0.000} {0.125} {} {0.173} {0.101} {} {3} {(655.05, 731.64) (660.99, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[3]} {} {0.000} {0.000} {0.125} {0.015} {0.173} {0.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.101} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.101} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.023} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.365}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.748} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.749} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.829} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.831} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.935} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.301} {0.000} {0.331} {} {7.315} {7.243} {} {10} {(893.31, 584.92) (882.09, 583.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[0]} {} {0.001} {0.000} {0.331} {0.055} {7.316} {7.244} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6918} {B} {^} {Y} {v} {} {NAND2BX1} {0.008} {0.000} {0.045} {} {7.324} {7.252} {} {1} {(888.03, 574.28) (888.69, 573.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5143} {} {0.000} {0.000} {0.045} {0.004} {7.324} {7.252} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6916} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.042} {0.000} {0.053} {} {7.365} {7.293} {} {1} {(888.69, 579.88) (890.01, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5140} {} {0.000} {0.000} {0.053} {0.002} {7.365} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.892} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.893} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.973} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.975} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.079} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.289}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.361}
    {} {Slack Time} {0.072}
  END_SLK_CLC
  SLK 0.072
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.748} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.749} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.829} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.832} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.919} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.253} {} {7.268} {7.196} {} {9} {(991.65, 726.04) (980.43, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[15]} {} {0.001} {0.000} {0.253} {0.041} {7.269} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6573} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.361} {7.289} {} {1} {(985.34, 730.66) (989.01, 730.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4846} {} {0.000} {0.000} {0.043} {0.002} {7.361} {7.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.892} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.893} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.973} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.976} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.063} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.015}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.367}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.748} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.748} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.828} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.831} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.934} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {6.943} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.258} {0.000} {0.254} {} {7.273} {7.201} {} {9} {(930.93, 746.20) (919.71, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[12]} {} {0.001} {0.000} {0.254} {0.041} {7.274} {7.201} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7224} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.367} {7.294} {} {1} {(923.30, 740.74) (926.97, 740.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5404} {} {0.000} {0.000} {0.043} {0.002} {7.367} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.893} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.893} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.973} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.976} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.079} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.008} {0.000} {0.102} {0.302} {7.015} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.364}
    {} {Slack Time} {0.073}
  END_SLK_CLC
  SLK 0.073
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.747} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.748} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.828} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.831} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.918} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.289} {0.000} {0.308} {} {7.299} {7.226} {} {9} {(998.91, 574.84) (1010.13, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[3]} {} {0.001} {0.000} {0.308} {0.050} {7.301} {7.228} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6379} {B} {^} {Y} {v} {} {NAND2BX1} {0.017} {0.000} {0.051} {} {7.318} {7.245} {} {1} {(1011.45, 584.36) (1010.79, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4681} {} {0.000} {0.000} {0.051} {0.006} {7.318} {7.245} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6377} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.045} {0.000} {0.057} {} {7.364} {7.291} {} {1} {(997.59, 579.88) (998.91, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4678} {} {0.000} {0.000} {0.057} {0.003} {7.364} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.893} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.894} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.974} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.977} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.064} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.365}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.746} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.747} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.827} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.830} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.917} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.936} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.258} {0.000} {0.251} {} {7.268} {7.194} {} {9} {(1049.07, 655.48) (1037.85, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[9]} {} {0.001} {0.000} {0.251} {0.041} {7.269} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6867} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.365} {7.291} {} {1} {(1046.06, 650.02) (1049.73, 649.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5098} {} {0.000} {0.000} {0.048} {0.003} {7.365} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.894} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.895} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.975} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.978} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.065} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.367}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.746} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.747} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.827} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.829} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.933} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.940} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.287} {0.000} {0.306} {} {7.301} {7.227} {} {9} {(852.39, 635.32) (841.17, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[6]} {} {0.002} {0.000} {0.306} {0.050} {7.302} {7.228} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6960} {B} {^} {Y} {v} {} {NAND2BX1} {0.018} {0.000} {0.051} {} {7.321} {7.246} {} {1} {(864.93, 640.92) (864.27, 641.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5179} {} {0.000} {0.000} {0.051} {0.006} {7.321} {7.247} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6958} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.060} {} {7.367} {7.293} {} {1} {(850.41, 645.40) (849.09, 646.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5176} {} {0.000} {0.000} {0.060} {0.003} {7.367} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.894} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.895} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.975} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.977} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.081} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.367}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.746} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.747} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.827} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.829} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.933} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.939} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.256} {} {7.272} {7.198} {} {9} {(950.07, 650.44) (938.85, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[7]} {} {0.001} {0.000} {0.256} {0.041} {7.273} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6517} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.367} {7.293} {} {1} {(941.12, 645.82) (944.79, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4798} {} {0.000} {0.000} {0.045} {0.003} {7.367} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.894} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.895} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.975} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.978} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.081} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.366}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.746} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.746} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.827} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.829} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.916} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.936} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.291} {0.000} {0.311} {} {7.301} {7.227} {} {9} {(1012.11, 579.88) (1000.89, 581.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[2]} {} {0.002} {0.000} {0.311} {0.051} {7.303} {7.229} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6372} {B} {^} {Y} {v} {} {NAND2BX1} {0.012} {0.000} {0.047} {} {7.314} {7.240} {} {1} {(1016.73, 584.36) (1017.39, 583.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4675} {} {0.000} {0.000} {0.047} {0.005} {7.315} {7.240} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6370} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.051} {0.000} {0.069} {} {7.365} {7.291} {} {1} {(1022.01, 584.92) (1023.33, 586.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4672} {} {0.000} {0.000} {0.069} {0.005} {7.366} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.895} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.895} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.975} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.978} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.065} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_7} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_7} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.176}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.247} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.247} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.123} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.122} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK} {^} {Q} {^} {} {SEDFFX1} {0.224} {0.000} {0.131} {} {0.176} {0.101} {} {3} {(658.35, 745.64) (664.29, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[6]} {} {0.000} {0.000} {0.131} {0.016} {0.176} {0.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.098} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.098} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.026} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.367}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.746} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.746} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.826} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.829} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.932} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.939} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.257} {0.000} {0.253} {} {7.271} {7.196} {} {9} {(948.75, 600.04) (937.53, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[3]} {} {0.000} {0.000} {0.253} {0.041} {7.271} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6489} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.367} {7.293} {} {1} {(944.50, 595.42) (940.83, 595.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4774} {} {0.000} {0.000} {0.048} {0.003} {7.367} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.895} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.895} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.975} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.978} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.081} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.176}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.247} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.247} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.124} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.123} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK} {^} {Q} {^} {} {SEDFFX1} {0.224} {0.000} {0.131} {} {0.176} {0.101} {} {3} {(647.13, 765.80) (653.07, 764.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPCBSCAN_N19} {} {0.000} {0.000} {0.131} {0.016} {0.176} {0.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.098} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.097} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.026} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.177}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.248} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.248} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.124} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.123} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK} {^} {Q} {^} {} {SEDFFX1} {0.224} {0.000} {0.132} {} {0.177} {0.101} {} {3} {(655.71, 741.72) (661.65, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[5]} {} {0.000} {0.000} {0.132} {0.016} {0.177} {0.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.097} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.097} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.027} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.368}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.745} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.745} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.825} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.828} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.931} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.301} {0.000} {0.332} {} {7.314} {7.239} {} {10} {(874.17, 685.72) (885.39, 684.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[10]} {} {0.001} {0.000} {0.332} {0.055} {7.315} {7.240} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6988} {B} {^} {Y} {v} {} {NAND2BX1} {0.009} {0.000} {0.045} {} {7.324} {7.249} {} {1} {(878.79, 691.32) (878.13, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5203} {} {0.000} {0.000} {0.045} {0.004} {7.324} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6986} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.057} {} {7.368} {7.292} {} {1} {(872.85, 690.76) (874.17, 689.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5200} {} {0.000} {0.000} {0.057} {0.003} {7.368} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.896} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.896} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.976} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.979} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.082} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.369}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.745} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.745} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.825} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.828} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.931} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.939} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.255} {} {7.273} {7.197} {} {9} {(895.95, 726.04) (907.17, 724.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[11]} {} {0.001} {0.000} {0.255} {0.041} {7.274} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7217} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.369} {7.293} {} {1} {(906.22, 720.58) (902.55, 720.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5398} {} {0.000} {0.000} {0.046} {0.003} {7.369} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.896} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.896} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.977} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.979} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.083} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.090} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.368}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.743} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.743} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.824} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.826} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.913} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.933} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.262} {0.000} {0.258} {} {7.272} {7.195} {} {9} {(1018.05, 574.84) (1029.27, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[2]} {} {0.000} {0.000} {0.258} {0.042} {7.273} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6706} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.047} {} {7.368} {7.291} {} {1} {(1021.06, 579.46) (1017.39, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4960} {} {0.000} {0.000} {0.047} {0.003} {7.368} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.898} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.978} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.068} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.368}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.743} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.743} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.824} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.826} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.913} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.302} {0.000} {0.338} {} {7.311} {7.234} {} {9} {(993.63, 731.08) (1004.85, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[11]} {} {0.002} {0.000} {0.338} {0.055} {7.313} {7.236} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6435} {B} {^} {Y} {v} {} {NAND2BX1} {0.007} {0.000} {0.046} {} {7.320} {7.243} {} {1} {(1004.85, 715.40) (1004.19, 714.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4729} {} {0.000} {0.000} {0.046} {0.004} {7.320} {7.243} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6433} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.047} {0.000} {0.063} {} {7.368} {7.290} {} {1} {(1000.89, 715.96) (999.57, 717.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4726} {} {0.000} {0.000} {0.063} {0.004} {7.368} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.898} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.978} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.068} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.370}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.743} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.743} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.823} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.826} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.929} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.936} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.263} {0.000} {0.262} {} {7.276} {7.199} {} {9} {(948.75, 610.12) (937.53, 611.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[4]} {} {0.001} {0.000} {0.262} {0.042} {7.277} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6496} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.370} {7.293} {} {1} {(942.44, 605.50) (946.11, 605.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4780} {} {0.000} {0.000} {0.043} {0.002} {7.370} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.898} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.978} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.084} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.368}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.742} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.743} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.823} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.826} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.913} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.262} {} {7.273} {7.195} {} {9} {(1035.87, 731.08) (1024.65, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[13]} {} {0.001} {0.000} {0.262} {0.042} {7.274} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6895} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.044} {} {7.368} {7.290} {} {1} {(1030.22, 736.54) (1033.89, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5122} {} {0.000} {0.000} {0.044} {0.003} {7.368} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.899} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.979} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.982} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.069} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.296}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.374}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.742} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.743} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.823} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.825} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.929} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.938} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.259} {0.000} {0.256} {} {7.275} {7.197} {} {9} {(981.09, 746.20) (969.87, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[14]} {} {0.000} {0.000} {0.256} {0.041} {7.276} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7238} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.051} {} {7.374} {7.295} {} {1} {(970.16, 756.70) (973.83, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5416} {} {0.000} {0.000} {0.051} {0.004} {7.374} {7.296} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.898} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.899} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.979} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.085} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.094} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.370}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.742} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.742} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.823} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.825} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.928} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.934} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.262} {0.000} {0.261} {} {7.274} {7.196} {} {9} {(882.75, 680.68) (893.97, 682.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[9]} {} {0.001} {0.000} {0.261} {0.042} {7.275} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7203} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.370} {7.292} {} {1} {(894.34, 686.14) (890.67, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5386} {} {0.000} {0.000} {0.046} {0.003} {7.370} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.899} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.899} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.979} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.982} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.085} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {D} {SDFFNXL} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {Q} {SDFFNXL} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.055}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.318}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.396}
    {} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.742} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.742} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.822} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.825} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.928} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {6.933} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_8} {CKN} {v} {Q} {^} {} {SDFFNXL} {0.333} {0.000} {0.346} {} {7.345} {7.267} {} {9} {(880.11, 665.56) (870.21, 664.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[8]} {} {0.001} {0.000} {0.346} {0.043} {7.346} {7.267} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7086} {B} {^} {Y} {v} {} {NAND2BX1} {0.006} {0.000} {0.044} {} {7.352} {7.273} {} {1} {(875.49, 671.16) (876.15, 671.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5287} {} {0.000} {0.000} {0.044} {0.004} {7.352} {7.273} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7084} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.058} {} {7.396} {7.318} {} {1} {(878.79, 670.60) (877.47, 669.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5284} {} {0.000} {0.000} {0.058} {0.003} {7.396} {7.318} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.899} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.899} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.980} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.982} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.085} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {7.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.008}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.288}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.369}
    {} {Slack Time} {0.081}
  END_SLK_CLC
  SLK 0.081
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.739} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.739} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.819} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.822} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.909} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {6.926} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.269} {} {7.275} {7.194} {} {9} {(1009.47, 690.76) (998.25, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[11]} {} {0.001} {0.000} {0.269} {0.044} {7.276} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6881} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.369} {7.288} {} {1} {(1003.16, 696.22) (1006.83, 696.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5110} {} {0.000} {0.000} {0.043} {0.002} {7.369} {7.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.902} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.902} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.982} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.985} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.072} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {7.089} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.374}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.739} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.739} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.819} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.822} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.925} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {6.932} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.264} {0.000} {0.264} {} {7.277} {7.195} {} {9} {(949.41, 665.56) (938.19, 663.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[9]} {} {0.001} {0.000} {0.264} {0.043} {7.278} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6531} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.048} {} {7.374} {7.292} {} {1} {(939.14, 660.10) (942.81, 659.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4810} {} {0.000} {0.000} {0.048} {0.003} {7.374} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.902} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.902} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.983} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.985} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.088} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.013} {7.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.005}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.368}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.738} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.738} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.818} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.821} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.908} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.014} {0.000} {0.107} {0.333} {7.005} {6.923} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.266} {0.000} {0.266} {} {7.271} {7.189} {} {9} {(1010.13, 675.64) (998.91, 673.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[10]} {} {0.001} {0.000} {0.266} {0.043} {7.272} {7.190} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6762} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.047} {} {7.368} {7.285} {} {1} {(1016.44, 676.06) (1012.77, 676.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5008} {} {0.000} {0.000} {0.047} {0.003} {7.368} {7.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.903} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.903} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.983} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.986} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.073} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.014} {0.000} {0.107} {0.333} {7.005} {7.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.375}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.738} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.738} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.818} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.821} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.924} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.931} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.265} {0.000} {0.266} {} {7.278} {7.196} {} {9} {(890.01, 600.04) (878.79, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[2]} {} {0.002} {0.000} {0.266} {0.043} {7.280} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7154} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.375} {7.293} {} {1} {(896.98, 599.62) (893.31, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5344} {} {0.000} {0.000} {0.046} {0.003} {7.375} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.903} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.903} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.983} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.986} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.089} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.375}
    {} {Slack Time} {0.082}
  END_SLK_CLC
  SLK 0.082
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.738} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.738} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.818} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.821} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.908} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {6.930} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.268} {} {7.280} {7.198} {} {9} {(1089.33, 574.84) (1100.55, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[4]} {} {0.001} {0.000} {0.268} {0.043} {7.281} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6608} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.375} {7.293} {} {1} {(1099.60, 579.46) (1095.93, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4876} {} {0.000} {0.000} {0.045} {0.003} {7.375} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.903} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.903} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.983} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.986} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.073} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {7.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.376}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.737} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.738} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.818} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.821} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.924} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.931} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.271} {} {7.281} {7.198} {} {9} {(948.75, 625.24) (937.53, 623.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[5]} {} {0.000} {0.000} {0.271} {0.044} {7.282} {7.199} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6503} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.044} {} {7.376} {7.293} {} {1} {(941.12, 619.78) (944.79, 619.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4786} {} {0.000} {0.000} {0.044} {0.003} {7.376} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.903} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.904} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.984} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.986} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.090} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.376}
    {} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.737} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.737} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.818} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.820} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.907} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {6.929} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_4} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.265} {0.000} {0.264} {} {7.277} {7.194} {} {9} {(1101.87, 584.92) (1090.65, 583.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[4]} {} {0.001} {0.000} {0.264} {0.043} {7.278} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6832} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.051} {} {7.376} {7.293} {} {1} {(1084.34, 579.46) (1088.01, 579.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5068} {} {0.000} {0.000} {0.051} {0.004} {7.376} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.904} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.904} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.984} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.987} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.074} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.022} {0.000} {0.108} {0.333} {7.012} {7.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.374}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.736} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.737} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.817} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.819} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.923} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.011} {6.927} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.267} {0.000} {0.276} {} {7.279} {7.194} {} {9} {(894.63, 675.64) (883.41, 673.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[8]} {} {0.001} {0.000} {0.276} {0.044} {7.280} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7196} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.045} {} {7.374} {7.290} {} {1} {(890.30, 670.18) (893.97, 670.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5380} {} {0.000} {0.000} {0.045} {0.003} {7.374} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.904} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.905} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.985} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.987} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.091} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.011} {7.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.377}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.734} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.735} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.815} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.818} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.905} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.925} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_9} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.269} {} {7.278} {7.193} {} {9} {(1074.81, 645.40) (1063.59, 643.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[9]} {} {0.001} {0.000} {0.269} {0.044} {7.279} {7.193} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6755} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.050} {} {7.377} {7.291} {} {1} {(1057.28, 645.82) (1060.95, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5002} {} {0.000} {0.000} {0.050} {0.004} {7.377} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.906} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.907} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.987} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.989} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.076} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.378}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.734} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.734} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.814} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.817} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.920} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {6.926} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.268} {0.000} {0.271} {} {7.280} {7.193} {} {9} {(880.11, 655.48) (891.33, 653.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[7]} {} {0.000} {0.000} {0.271} {0.044} {7.280} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7189} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.051} {} {7.378} {7.291} {} {1} {(880.48, 645.82) (876.81, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5374} {} {0.000} {0.000} {0.051} {0.004} {7.378} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.907} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.907} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.988} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.990} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.094} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.005} {0.000} {0.102} {0.302} {7.012} {7.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.295}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.383}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.732} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.733} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.813} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.815} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.919} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.928} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.271} {0.000} {0.277} {} {7.287} {7.199} {} {9} {(983.07, 741.16) (971.85, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[15]} {} {0.001} {0.000} {0.277} {0.045} {7.288} {7.200} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7245} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.383} {7.295} {} {1} {(971.48, 736.54) (975.15, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5422} {} {0.000} {0.000} {0.047} {0.003} {7.383} {7.295} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.908} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.909} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.989} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.991} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.095} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.380}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.732} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.732} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.812} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.815} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.902} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.923} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_7} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.267} {0.000} {0.267} {} {7.278} {7.189} {} {9} {(1110.45, 650.44) (1099.23, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[7]} {} {0.001} {0.000} {0.267} {0.043} {7.279} {7.190} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6741} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.056} {} {7.380} {7.292} {} {1} {(1090.28, 645.82) (1093.95, 645.96)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4990} {} {0.000} {0.000} {0.056} {0.005} {7.380} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.909} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.909} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.989} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.992} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.079} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.380}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.731} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.732} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.812} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.815} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.902} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.921} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.318} {0.000} {0.366} {} {7.328} {7.239} {} {9} {(1000.89, 756.28) (989.67, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[14]} {} {0.001} {0.000} {0.366} {0.060} {7.329} {7.240} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6456} {B} {^} {Y} {v} {} {NAND2BX1} {0.006} {0.000} {0.046} {} {7.334} {7.245} {} {1} {(989.01, 761.88) (988.35, 762.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4747} {} {0.000} {0.000} {0.046} {0.005} {7.334} {7.246} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6454} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.046} {0.000} {0.060} {} {7.380} {7.291} {} {1} {(993.63, 761.32) (992.31, 760.20)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4744} {} {0.000} {0.000} {0.060} {0.003} {7.380} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.909} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.910} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.990} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.992} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.079} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.295}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.384}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.731} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.732} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.812} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.814} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.918} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.927} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.270} {0.000} {0.275} {} {7.286} {7.196} {} {9} {(965.25, 721.00) (976.47, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[13]} {} {0.001} {0.000} {0.275} {0.045} {7.286} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6559} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.050} {} {7.384} {7.295} {} {1} {(972.14, 726.46) (975.81, 726.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4834} {} {0.000} {0.000} {0.050} {0.004} {7.384} {7.295} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.909} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.910} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.990} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.993} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.096} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.008}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.288}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.377}
    {} {Slack Time} {0.089}
  END_SLK_CLC
  SLK 0.089
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.731} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.732} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.812} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.814} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.901} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {6.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.275} {0.000} {0.282} {} {7.282} {7.193} {} {9} {(1011.45, 690.76) (1022.67, 692.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[11]} {} {0.001} {0.000} {0.282} {0.046} {7.284} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6769} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.043} {} {7.377} {7.288} {} {1} {(1017.76, 686.14) (1014.09, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5014} {} {0.000} {0.000} {0.043} {0.002} {7.377} {7.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.909} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.910} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.990} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.993} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.080} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {7.097} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {D} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {Q} {SEDFFX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.101}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.191}
    {} {Slack Time} {0.090}
  END_SLK_CLC
  SLK 0.090
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.262} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.262} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.139} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.137} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK} {^} {Q} {^} {} {SEDFFX1} {0.238} {0.000} {0.156} {} {0.191} {0.101} {} {3} {(650.43, 761.88) (656.37, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/spi_sr[2]} {} {0.001} {0.000} {0.156} {0.020} {0.191} {0.102} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.083} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.083} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.041} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.383}
    {} {Slack Time} {0.091}
  END_SLK_CLC
  SLK 0.091
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.729} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.730} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.810} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.812} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.899} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.919} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.270} {0.000} {0.273} {} {7.281} {7.190} {} {9} {(1073.49, 761.32) (1084.71, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[13]} {} {0.002} {0.000} {0.273} {0.044} {7.282} {7.191} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6671} {B} {^} {Y} {^} {} {MX2X1} {0.100} {0.000} {0.054} {} {7.382} {7.291} {} {1} {(1065.20, 750.82) (1068.87, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4930} {} {0.000} {0.000} {0.054} {0.004} {7.383} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.911} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.912} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.992} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.995} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.082} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.387}
    {} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.726} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.727} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.807} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.810} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.897} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {6.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_5} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.274} {0.000} {0.281} {} {7.286} {7.192} {} {9} {(1106.49, 600.04) (1095.27, 601.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[5]} {} {0.001} {0.000} {0.281} {0.046} {7.288} {7.193} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6839} {B} {^} {Y} {^} {} {MX2X1} {0.099} {0.000} {0.052} {} {7.387} {7.293} {} {1} {(1090.94, 609.70) (1094.61, 609.56)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5074} {} {0.000} {0.000} {0.052} {0.004} {7.387} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.914} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.915} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.995} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.998} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.085} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {7.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.388}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.726} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.726} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.806} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.809} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.912} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.919} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.324} {0.000} {0.373} {} {7.338} {7.243} {} {10} {(852.39, 589.96) (863.61, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1336[1]} {} {0.001} {0.000} {0.373} {0.062} {7.338} {7.244} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7037} {B} {^} {Y} {v} {} {NAND2BX1} {0.005} {0.000} {0.045} {} {7.344} {7.249} {} {1} {(847.77, 580.44) (847.11, 581.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5245} {} {0.000} {0.000} {0.045} {0.005} {7.344} {7.249} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7035} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.044} {0.000} {0.058} {} {7.388} {7.294} {} {1} {(847.11, 589.96) (848.43, 588.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5242} {} {0.000} {0.000} {0.058} {0.003} {7.388} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.915} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.996} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.998} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.101} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.109} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.385}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.726} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.726} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.806} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.809} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.896} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.273} {0.000} {0.278} {} {7.283} {7.188} {} {9} {(1026.63, 741.16) (1015.41, 742.84)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[15]} {} {0.002} {0.000} {0.278} {0.045} {7.285} {7.190} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6797} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.055} {} {7.385} {7.291} {} {1} {(1035.58, 746.62) (1031.91, 746.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5038} {} {0.000} {0.000} {0.055} {0.004} {7.385} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.915} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.996} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.998} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.085} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.012}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.387}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.725} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.726} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.806} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.808} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.895} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {6.917} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.279} {0.000} {0.289} {} {7.291} {7.196} {} {9} {(1105.17, 620.20) (1116.39, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[6]} {} {0.001} {0.000} {0.289} {0.047} {7.292} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6622} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.046} {} {7.387} {7.292} {} {1} {(1110.74, 615.58) (1114.41, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4888} {} {0.000} {0.000} {0.046} {0.003} {7.387} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.915} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.916} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.996} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.999} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.086} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.021} {0.000} {0.108} {0.333} {7.012} {7.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.385}
    {} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.725} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.725} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.806} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.808} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.895} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.914} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.282} {0.000} {0.294} {} {7.292} {7.196} {} {9} {(1000.23, 589.96) (1011.45, 591.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[3]} {} {0.001} {0.000} {0.294} {0.048} {7.292} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6713} {B} {^} {Y} {^} {} {MX2X1} {0.093} {0.000} {0.043} {} {7.385} {7.290} {} {1} {(1006.54, 585.34) (1002.87, 585.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4966} {} {0.000} {0.000} {0.043} {0.002} {7.385} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.916} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.916} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.996} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.999} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.086} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.105} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.389}
    {} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.724} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.725} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.805} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.807} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.911} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.918} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_6} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.293} {} {7.293} {7.197} {} {9} {(950.07, 640.36) (938.85, 642.04)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[6]} {} {0.001} {0.000} {0.293} {0.048} {7.294} {7.198} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6510} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.389} {7.293} {} {1} {(941.12, 635.74) (944.79, 635.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4792} {} {0.000} {0.000} {0.045} {0.003} {7.389} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.916} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.917} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.997} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {7.000} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.103} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.387}
    {} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.724} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.724} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.804} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.807} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.894} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.283} {0.000} {0.295} {} {7.292} {7.195} {} {9} {(1000.89, 605.08) (1012.11, 603.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[3]} {} {0.001} {0.000} {0.295} {0.048} {7.293} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6825} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.043} {} {7.387} {7.290} {} {1} {(1006.54, 599.62) (1002.87, 599.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5062} {} {0.000} {0.000} {0.043} {0.002} {7.387} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.917} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.918} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.998} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.000} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.087} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.106} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.393}
    {} {Slack Time} {0.099}
  END_SLK_CLC
  SLK 0.099
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.721} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.721} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.801} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.804} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.907} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.915} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.294} {} {7.294} {7.195} {} {12} {(898.59, 574.84) (909.81, 573.16)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[1]} {} {0.001} {0.000} {0.294} {0.048} {7.296} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7147} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.049} {} {7.393} {7.293} {} {1} {(896.32, 575.26) (892.65, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5338} {} {0.000} {0.000} {0.049} {0.003} {7.393} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.920} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.920} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.000} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {7.003} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.106} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.391}
    {} {Slack Time} {0.100}
  END_SLK_CLC
  SLK 0.100
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.720} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.720} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.801} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.803} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.890} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.283} {0.000} {0.297} {} {7.294} {7.193} {} {9} {(1055.67, 761.32) (1044.45, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[15]} {} {0.001} {0.000} {0.297} {0.048} {7.295} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6685} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.391} {7.291} {} {1} {(1056.70, 750.82) (1053.03, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4942} {} {0.000} {0.000} {0.047} {0.003} {7.391} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.921} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.921} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.001} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.004} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.091} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.392}
    {} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.720} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.720} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.800} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.803} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.890} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.285} {0.000} {0.299} {} {7.295} {7.195} {} {9} {(1058.31, 756.28) (1069.53, 754.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[12]} {} {0.000} {0.000} {0.299} {0.049} {7.296} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6664} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.046} {} {7.392} {7.291} {} {1} {(1062.64, 750.82) (1058.97, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4924} {} {0.000} {0.000} {0.046} {0.003} {7.392} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.921} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.921} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.001} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.004} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.091} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.393}
    {} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.718} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.719} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.799} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.802} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.889} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.908} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_3} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.291} {} {7.290} {7.188} {} {9} {(1000.23, 564.76) (1011.45, 563.08)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[3]} {} {0.001} {0.000} {0.291} {0.048} {7.291} {7.189} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6601} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.056} {} {7.393} {7.291} {} {1} {(1015.78, 575.26) (1012.11, 575.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4870} {} {0.000} {0.000} {0.056} {0.005} {7.393} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.922} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.923} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.003} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.005} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.092} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {QN} {SDFFNX1} {v} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.293}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.396}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.718} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.718} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.798} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.801} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.904} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.910} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1336_reg_10} {CKN} {v} {QN} {v} {} {SDFFNX1} {0.272} {0.000} {0.151} {} {7.285} {7.183} {} {11} {(894.63, 690.76) (882.09, 691.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_492} {} {0.001} {0.000} {0.151} {0.042} {7.287} {7.184} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7098} {A1} {v} {Y} {^} {} {OAI21XL} {0.109} {0.000} {0.073} {} {7.396} {7.293} {} {1} {(901.89, 695.80) (900.57, 696.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5296} {} {0.000} {0.000} {0.073} {0.004} {7.396} {7.293} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.923} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.923} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.004} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {7.006} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.109} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.008}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.288}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.391}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.718} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.718} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.798} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.801} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.888} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {6.905} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_11} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.286} {0.000} {0.302} {} {7.294} {7.191} {} {9} {(1010.79, 695.80) (1022.01, 694.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[11]} {} {0.001} {0.000} {0.302} {0.049} {7.295} {7.192} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6657} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.391} {7.288} {} {1} {(1017.76, 706.30) (1014.09, 706.44)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4918} {} {0.000} {0.000} {0.047} {0.003} {7.391} {7.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.923} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.923} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.004} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.006} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.093} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.017} {0.000} {0.108} {0.333} {7.008} {7.110} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.393}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.718} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.718} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.798} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.801} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.888} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.907} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.286} {0.000} {0.302} {} {7.297} {7.194} {} {9} {(1012.77, 746.20) (1001.55, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[14]} {} {0.001} {0.000} {0.302} {0.049} {7.298} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6790} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.393} {7.290} {} {1} {(1009.84, 740.74) (1006.17, 740.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5032} {} {0.000} {0.000} {0.045} {0.003} {7.393} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.923} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.924} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.004} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.006} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.093} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.016}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.296}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.399}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.717} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.718} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.798} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.800} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.904} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {6.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1633_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.280} {0.000} {0.294} {} {7.296} {7.193} {} {9} {(981.75, 731.08) (970.53, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1633[14]} {} {0.001} {0.000} {0.294} {0.048} {7.298} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6566} {B} {^} {Y} {^} {} {MX2X1} {0.101} {0.000} {0.055} {} {7.399} {7.296} {} {1} {(969.58, 726.46) (965.91, 726.60)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4840} {} {0.000} {0.000} {0.055} {0.005} {7.399} {7.296} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.923} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.924} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.004} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {7.006} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.110} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.009} {0.000} {0.102} {0.302} {7.016} {7.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.393}
    {} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.717} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.717} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.798} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.800} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.887} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.906} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r770_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.336} {0.000} {0.401} {} {7.345} {7.242} {} {11} {(1007.49, 650.44) (1018.71, 652.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r770[8]} {} {0.002} {0.000} {0.402} {0.066} {7.347} {7.244} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6414} {B} {^} {Y} {v} {} {NAND2BX1} {0.003} {0.000} {0.047} {} {7.350} {7.247} {} {1} {(1013.43, 644.84) (1012.77, 644.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4711} {} {0.000} {0.000} {0.047} {0.005} {7.350} {7.247} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6412} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.393} {7.290} {} {1} {(1007.49, 645.40) (1008.81, 646.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4708} {} {0.000} {0.000} {0.055} {0.003} {7.393} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.924} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.924} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.004} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.007} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.094} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.395}
    {} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.716} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.716} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.796} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.799} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.886} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.905} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.287} {0.000} {0.303} {} {7.296} {7.192} {} {9} {(1020.69, 731.08) (1009.47, 732.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[14]} {} {0.001} {0.000} {0.303} {0.050} {7.297} {7.192} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6902} {B} {^} {Y} {^} {} {MX2X1} {0.098} {0.000} {0.050} {} {7.395} {7.290} {} {1} {(1007.12, 736.54) (1010.79, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5128} {} {0.000} {0.000} {0.050} {0.004} {7.395} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.925} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.925} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.006} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.008} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.095} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.398}
    {} {Slack Time} {0.107}
  END_SLK_CLC
  SLK 0.107
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.713} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.714} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.794} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.797} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.884} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.903} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_12} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.288} {0.000} {0.306} {} {7.299} {7.192} {} {9} {(1014.75, 761.32) (1025.97, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[12]} {} {0.001} {0.000} {0.306} {0.050} {7.299} {7.192} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6776} {B} {^} {Y} {^} {} {MX2X1} {0.099} {0.000} {0.051} {} {7.398} {7.291} {} {1} {(1025.68, 750.82) (1022.01, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5020} {} {0.000} {0.000} {0.051} {0.004} {7.398} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.927} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.928} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.008} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.011} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.098} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.014}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.294}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.402}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.712} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.712} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.793} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.795} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.899} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {6.906} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1200_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.342} {0.000} {0.415} {} {7.357} {7.248} {} {11} {(862.29, 584.92) (851.07, 583.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1200[1]} {} {0.002} {0.000} {0.415} {0.069} {7.358} {7.250} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6925} {B} {^} {Y} {v} {} {NAND2BX1} {0.001} {0.000} {0.045} {} {7.359} {7.250} {} {1} {(864.27, 574.28) (863.61, 573.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5149} {} {0.000} {0.000} {0.045} {0.004} {7.359} {7.251} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6923} {B0} {v} {Y} {^} {} {OAI2BB1X1} {0.043} {0.000} {0.055} {} {7.402} {7.294} {} {1} {(862.29, 579.88) (860.97, 578.76)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5146} {} {0.000} {0.000} {0.055} {0.003} {7.402} {7.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.929} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.009} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {7.012} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.115} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.007} {0.000} {0.102} {0.302} {7.014} {7.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.005}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.285}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.394}
    {} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.712} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.712} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.792} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.795} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.882} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.014} {0.000} {0.107} {0.333} {7.005} {6.897} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.293} {0.000} {0.315} {} {7.298} {7.190} {} {9} {(1010.13, 680.68) (998.91, 682.36)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[10]} {} {0.001} {0.000} {0.315} {0.052} {7.299} {7.190} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6650} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.044} {} {7.394} {7.285} {} {1} {(1007.86, 686.14) (1004.19, 686.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4912} {} {0.000} {0.000} {0.044} {0.003} {7.394} {7.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.929} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.009} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.012} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.099} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.014} {0.000} {0.107} {0.333} {7.005} {7.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.289}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.398}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.712} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.712} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.792} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.795} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.882} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {6.900} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_15} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.287} {0.000} {0.304} {} {7.296} {7.187} {} {9} {(1027.95, 721.00) (1016.73, 722.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[15]} {} {0.001} {0.000} {0.304} {0.050} {7.296} {7.188} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6909} {B} {^} {Y} {^} {} {MX2X1} {0.102} {0.000} {0.056} {} {7.398} {7.289} {} {1} {(1024.94, 736.54) (1028.61, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5134} {} {0.000} {0.000} {0.056} {0.005} {7.398} {7.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.929} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.010} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.012} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.099} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {7.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.399}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.712} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.712} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.792} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.795} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.882} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.901} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_14} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.292} {0.000} {0.313} {} {7.302} {7.194} {} {9} {(1015.41, 746.20) (1026.63, 744.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[14]} {} {0.002} {0.000} {0.313} {0.051} {7.304} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6678} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.399} {7.291} {} {1} {(1022.38, 736.54) (1018.71, 736.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4936} {} {0.000} {0.000} {0.045} {0.003} {7.399} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.930} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.010} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.012} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.099} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.400}
    {} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.711} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.712} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.792} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.795} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.882} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.901} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_0} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.291} {0.000} {0.317} {} {7.301} {7.192} {} {10} {(1023.99, 554.68) (1035.21, 553.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[0]} {} {0.002} {0.000} {0.317} {0.052} {7.303} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6580} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.048} {} {7.400} {7.291} {} {1} {(1032.28, 565.18) (1028.61, 565.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4852} {} {0.000} {0.000} {0.048} {0.003} {7.400} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.929} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.930} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.010} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.013} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.100} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.011}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.404}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.707} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.708} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.788} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.791} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.878} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {6.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_13} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.291} {0.000} {0.310} {} {7.301} {7.188} {} {9} {(1041.81, 761.32) (1030.59, 763.00)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[13]} {} {0.001} {0.000} {0.310} {0.051} {7.303} {7.190} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6783} {B} {^} {Y} {^} {} {MX2X1} {0.102} {0.000} {0.055} {} {7.404} {7.291} {} {1} {(1050.10, 750.82) (1046.43, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5026} {} {0.000} {0.000} {0.055} {0.005} {7.404} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.933} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.934} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.014} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.016} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.103} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.011} {7.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.013}
    {+} {Hold} {0.029}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.292}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.405}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.707} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.707} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.788} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {6.790} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {6.894} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {6.900} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r1477_reg_10} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.296} {0.000} {0.328} {} {7.309} {7.196} {} {11} {(895.95, 695.80) (884.73, 694.12)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r1477[10]} {} {0.001} {0.000} {0.328} {0.054} {7.310} {7.197} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_7210} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.045} {} {7.405} {7.292} {} {1} {(893.02, 700.42) (889.35, 700.28)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5392} {} {0.000} {0.000} {0.045} {0.003} {7.405} {7.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.934} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.934} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.014} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.903} {7.017} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036} {A} {v} {Y} {v} {} {CLKBUFX12} {0.103} {0.000} {0.100} {} {7.007} {7.120} {} {62} {(872.85, 675.08) (874.83, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_3} {} {0.006} {0.000} {0.102} {0.302} {7.013} {7.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.410}
    {} {Slack Time} {0.119}
  END_SLK_CLC
  SLK 0.119
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.701} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.701} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.782} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.784} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.871} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {6.891} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_2} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.299} {0.000} {0.326} {} {7.309} {7.190} {} {9} {(1001.55, 559.72) (1012.77, 561.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[2]} {} {0.001} {0.000} {0.326} {0.054} {7.310} {7.191} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6594} {B} {^} {Y} {^} {} {MX2X1} {0.100} {0.000} {0.052} {} {7.410} {7.290} {} {1} {(1019.08, 565.18) (1015.41, 565.32)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4864} {} {0.000} {0.000} {0.052} {0.004} {7.410} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.940} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.940} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.020} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.023} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.110} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.010} {7.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.289}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.410}
    {} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.700} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.701} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.781} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.784} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.871} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.889} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r852_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.306} {0.000} {0.338} {} {7.315} {7.195} {} {12} {(1020.69, 620.20) (1031.91, 621.88)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r852[1]} {} {0.001} {0.000} {0.338} {0.056} {7.316} {7.196} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6699} {B} {^} {Y} {^} {} {MX2X1} {0.094} {0.000} {0.042} {} {7.410} {7.289} {} {1} {(1027.66, 615.58) (1023.99, 615.72)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4954} {} {0.000} {0.000} {0.042} {0.002} {7.410} {7.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.940} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.941} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.021} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.024} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.111} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.010}
    {+} {Hold} {0.031}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.291}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.419}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.692} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.692} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.772} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.775} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.862} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {6.882} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.311} {0.000} {0.346} {} {7.321} {7.192} {} {10} {(1030.59, 559.72) (1019.37, 561.40)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[1]} {} {0.001} {0.000} {0.346} {0.057} {7.322} {7.194} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6587} {B} {^} {Y} {^} {} {MX2X1} {0.097} {0.000} {0.048} {} {7.419} {7.291} {} {1} {(1020.32, 569.38) (1023.99, 569.24)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4858} {} {0.000} {0.000} {0.048} {0.003} {7.419} {7.291} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.949} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.949} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.029} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.032} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.119} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.020} {0.000} {0.108} {0.333} {7.010} {7.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_0} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_0} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.080}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.122}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.253}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.303} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.303} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.180} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.179} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_0} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.225} {0.000} {0.151} {} {0.177} {0.046} {} {6} {(624.69, 746.20) (609.51, 746.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[0]} {} {0.001} {0.000} {0.151} {0.038} {0.178} {0.047} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_70} {A} {v} {Y} {^} {} {NOR2X1} {0.075} {0.000} {0.079} {} {0.253} {0.122} {} {1} {(621.39, 735.56) (620.73, 736.12)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2547} {} {0.000} {0.000} {0.079} {0.003} {0.253} {0.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.042} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.042} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.082} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.289}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.440}
    {} {Slack Time} {0.151}
  END_SLK_CLC
  SLK 0.151
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.669} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.670} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.750} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.752} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.839} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {6.858} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r697_reg_8} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.336} {0.000} {0.393} {} {7.345} {7.194} {} {10} {(1008.15, 635.32) (1019.37, 633.64)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r697[8]} {} {0.001} {0.000} {0.393} {0.065} {7.346} {7.195} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6636} {B} {^} {Y} {^} {} {MX2X1} {0.095} {0.000} {0.044} {} {7.440} {7.289} {} {1} {(1016.44, 639.94) (1012.77, 639.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_4900} {} {0.000} {0.000} {0.044} {0.003} {7.440} {7.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.972} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.972} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.052} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.055} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.142} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.018} {0.000} {0.108} {0.333} {7.009} {7.160} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {CKN}
  ENDPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {D} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {Q} {SDFFNX1} {^} {trailing} {vclk2} {vclk2(D)(N)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {7.009}
    {+} {Hold} {0.030}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {7.290}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {7.450}
    {} {Slack Time} {0.160}
  END_SLK_CLC
  SLK 0.160
  ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.660} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.661} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {6.741} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {6.743} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {6.830} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {6.849} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/RESULTS_CONV_INST/r941_reg_1} {CKN} {v} {Q} {^} {} {SDFFNX1} {0.342} {0.000} {0.413} {} {7.351} {7.191} {} {13} {(1014.75, 615.16) (1003.53, 613.48)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/r941[1]} {} {0.002} {0.000} {0.413} {0.068} {7.353} {7.193} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/i_6811} {B} {^} {Y} {^} {} {MX2X1} {0.096} {0.000} {0.047} {} {7.450} {7.290} {} {1} {(1007.78, 625.66) (1011.45, 625.80)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/n_5050} {} {0.000} {0.000} {0.047} {0.003} {7.450} {7.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {7.000}
    {+} {Source Insertion Delay} {-0.180}
    {=} {Beginpoint Arrival Time} {6.820}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_158} {Y} {v} {} {} {} {MX2X1} {} {} {0.097} {} {6.820} {6.980} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_8} {} {0.000} {0.000} {0.097} {0.020} {6.821} {6.981} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043} {A} {v} {Y} {v} {} {CLKBUFX12} {0.080} {0.000} {0.036} {} {6.901} {7.061} {} {2} {(855.03, 725.48) (857.01, 724.92)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_1} {} {0.003} {0.000} {0.036} {0.054} {6.904} {7.064} {} {} {} 
    INST {DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035} {A} {v} {Y} {v} {} {CLKBUFX16} {0.087} {0.000} {0.096} {} {6.991} {7.151} {} {67} {(897.27, 675.08) (899.91, 674.52)} 
    NET {} {} {} {} {} {DTMF_INST/RESULTS_CONV_INST/CTS_2} {} {0.019} {0.000} {0.108} {0.333} {7.009} {7.169} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.080}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.122}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.309}
    {} {Slack Time} {0.187}
  END_SLK_CLC
  SLK 0.187
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.360} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.360} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.236} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {^} {} {SDFFRHQX1} {0.273} {0.000} {0.251} {} {0.225} {0.037} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.001} {0.000} {0.251} {0.023} {0.225} {0.038} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_92} {A} {^} {Y} {v} {} {NAND2X1} {0.026} {0.000} {0.074} {} {0.252} {0.064} {} {1} {(626.67, 746.20) (626.67, 746.76)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2566} {} {0.000} {0.000} {0.074} {0.006} {0.252} {0.065} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_90} {B0} {v} {Y} {^} {} {OAI21XL} {0.058} {0.000} {0.069} {} {0.309} {0.122} {} {1} {(616.77, 750.68) (616.77, 750.12)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2563} {} {0.000} {0.000} {0.069} {0.004} {0.309} {0.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.015} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.015} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.138} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_2} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_2} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.080}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.122}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.313}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.364} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.364} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.240} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_2} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.205} {0.000} {0.124} {} {0.157} {-0.034} {} {5} {(633.93, 751.24) (618.75, 750.68)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[2]} {} {0.001} {0.000} {0.124} {0.029} {0.158} {-0.033} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_27} {A} {v} {Y} {^} {} {NOR2X1} {0.079} {0.000} {0.093} {} {0.237} {0.046} {} {1} {(638.55, 755.72) (639.21, 756.28)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_31} {} {0.000} {0.000} {0.093} {0.005} {0.237} {0.046} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_101732} {B0} {^} {Y} {v} {} {AOI21X1} {0.030} {0.000} {0.042} {} {0.268} {0.076} {} {1} {(636.57, 755.72) (636.57, 755.16)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/nbus_469[2]} {} {0.000} {0.000} {0.042} {0.006} {0.268} {0.076} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_84} {A} {v} {Y} {^} {} {NOR2X1} {0.046} {0.000} {0.064} {} {0.313} {0.122} {} {1} {(631.95, 755.72) (631.29, 756.28)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2559} {} {0.000} {0.000} {0.064} {0.003} {0.313} {0.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.019} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.019} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.142} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.143} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/bit_cnt_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/bit_cnt_reg_1} {D} {SDFFRHQX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_1} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.080}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.122}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.323}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.373} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.373} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.249} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_1} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.205} {0.000} {0.123} {} {0.157} {-0.044} {} {5} {(632.61, 741.16) (617.43, 740.60)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[1]} {} {0.001} {0.000} {0.123} {0.029} {0.158} {-0.043} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_9} {A} {v} {Y} {v} {} {XNOR2X1} {0.115} {0.000} {0.047} {} {0.273} {0.072} {} {1} {(635.91, 751.80) (639.87, 752.36)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/nbus_469[1]} {} {0.000} {0.000} {0.047} {0.007} {0.273} {0.073} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_77} {A} {v} {Y} {^} {} {NOR2X1} {0.050} {0.000} {0.069} {} {0.323} {0.122} {} {1} {(634.59, 741.72) (633.93, 741.16)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2553} {} {0.000} {0.000} {0.069} {0.003} {0.323} {0.122} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.028} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.028} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.152} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.153} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_7} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_7} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.630} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.630} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.285} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.285} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_2} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_2} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.630} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.630} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.285} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.285} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_1} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_1} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.630} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.630} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.285} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.285} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_5} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_5} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.631} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.630} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.285} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.286} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_4} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_4} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.631} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.630} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.285} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.286} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_3} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_3} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.631} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.630} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.285} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.286} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_6} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_6} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.631} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.631} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.103} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.286} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.286} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  dtmf_view_hold
  CHECK_TYPE {Hold Check}
  REF {DTMF_INST/SPI_INST/spi_sr_reg_0} {CK}
  ENDPT {DTMF_INST/SPI_INST/spi_sr_reg_0} {E} {SEDFFX1} {^} {leading} {vclk2} {vclk2(C)(P)(dtmf_view_hold)*}
  BEGINPT {DTMF_INST/SPI_INST/bit_cnt_reg_3} {Q} {SDFFRHQX1} {v} {leading} {vclk2} {vclk2(D)(P)(dtmf_view_hold)}
  REQ_CLC
    {} {Other End Arrival Time} {-0.048}
    {+} {Hold} {-0.098}
    {+} {Phase Shift} {0.000}
    {+} {Uncertainty} {0.250}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.562}
    {} {Slack Time} {0.458}
  END_SLK_CLC
  SLK 0.458
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {-0.631} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {-0.631} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {-0.507} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {-0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DTMF_INST/SPI_INST/bit_cnt_reg_3} {CK} {^} {Q} {v} {} {SDFFRHQX1} {0.193} {0.000} {0.108} {} {0.145} {-0.313} {} {5} {(627.33, 756.28) (612.15, 756.84)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/bit_cnt[3]} {} {0.000} {0.000} {0.108} {0.023} {0.145} {-0.313} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_82315} {AN} {v} {Y} {v} {} {NOR4BX1} {0.188} {0.000} {0.161} {} {0.333} {-0.125} {} {8} {(627.99, 745.64) (629.31, 745.08)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_23} {} {0.001} {0.000} {0.161} {0.043} {0.334} {-0.124} {} {} {} 
    INST {DTMF_INST/SPI_INST/i_278} {A} {v} {Y} {^} {} {INVX1} {0.227} {0.000} {0.336} {} {0.561} {0.102} {} {8} {(640.53, 751.80) (641.19, 751.24)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/n_2679} {} {0.001} {0.000} {0.336} {0.052} {0.562} {0.104} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {-0.173}
    {=} {Beginpoint Arrival Time} {-0.173}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    HPIN {DTMF_INST/TEST_CONTROL_INST/i_154} {Y} {^} {} {} {} {MX2X1} {} {} {0.059} {} {-0.173} {0.286} {} {} {} 
    NET {} {} {} {} {} {DTMF_INST/CTS_10} {} {0.000} {0.000} {0.059} {0.005} {-0.172} {0.286} {} {} {} 
    INST {DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033} {A} {^} {Y} {^} {} {CLKBUFX3} {0.124} {0.000} {0.125} {} {-0.049} {0.409} {} {12} {(633.27, 745.64) (634.59, 745.64)} 
    NET {} {} {} {} {} {DTMF_INST/SPI_INST/CTS_1} {} {0.001} {0.000} {0.125} {0.052} {-0.048} {0.410} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219

