// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _column_filter_HH_
#define _column_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Haaris_Core_mux_7Ffa.h"
#include "column_filter_k_byd2.h"

namespace ap_rtl {

struct column_filter : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<35> > p_src_data_stream_V_V_dout;
    sc_in< sc_logic > p_src_data_stream_V_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_V_V_read;
    sc_out< sc_lv<40> > p_dst_V_V_din;
    sc_in< sc_logic > p_dst_V_V_full_n;
    sc_out< sc_logic > p_dst_V_V_write;
    sc_in< sc_lv<1> > p_read;
    sc_in< sc_lv<32> > rows_dout;
    sc_in< sc_logic > rows_empty_n;
    sc_out< sc_logic > rows_read;
    sc_in< sc_lv<32> > cols_dout;
    sc_in< sc_logic > cols_empty_n;
    sc_out< sc_logic > cols_read;
    sc_out< sc_lv<32> > rows_out_din;
    sc_in< sc_logic > rows_out_full_n;
    sc_out< sc_logic > rows_out_write;
    sc_out< sc_lv<32> > cols_out_din;
    sc_in< sc_logic > cols_out_full_n;
    sc_out< sc_logic > cols_out_write;


    // Module declarations
    column_filter(sc_module_name name);
    SC_HAS_PROCESS(column_filter);

    ~column_filter();

    sc_trace_file* mVcdFile;

    column_filter_k_byd2* k_buf_0_val_7_V_U;
    column_filter_k_byd2* k_buf_0_val_8_V_U;
    column_filter_k_byd2* k_buf_0_val_9_V_U;
    column_filter_k_byd2* k_buf_0_val_10_V_U;
    column_filter_k_byd2* k_buf_0_val_11_V_U;
    column_filter_k_byd2* k_buf_0_val_12_V_U;
    column_filter_k_byd2* k_buf_0_val_13_V_U;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U199;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U200;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U201;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U202;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U203;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U204;
    Haaris_Core_mux_7Ffa<1,1,35,35,35,35,35,35,35,3,35>* Haaris_Core_mux_7Ffa_U205;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > p_src_data_stream_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_13_i_reg_1285;
    sc_signal< sc_logic > p_dst_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_14_i_reg_1289;
    sc_signal< sc_logic > rows_blk_n;
    sc_signal< sc_logic > cols_blk_n;
    sc_signal< sc_logic > rows_out_blk_n;
    sc_signal< sc_logic > cols_out_blk_n;
    sc_signal< sc_lv<32> > t_V_2_reg_300;
    sc_signal< sc_lv<32> > stop_row_reg_1200;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > widthloop_reg_1213;
    sc_signal< sc_lv<32> > start_row_cast_i_cas_fu_324_p3;
    sc_signal< sc_lv<32> > start_row_cast_i_cas_reg_1218;
    sc_signal< sc_lv<32> > tmp_10_i_fu_332_p2;
    sc_signal< sc_lv<32> > tmp_10_i_reg_1224;
    sc_signal< sc_lv<32> > tmp_11_i_fu_338_p2;
    sc_signal< sc_lv<32> > tmp_11_i_reg_1235;
    sc_signal< sc_lv<32> > index_fu_344_p2;
    sc_signal< sc_lv<32> > index_reg_1240;
    sc_signal< sc_lv<32> > y_0_1_cast_i_fu_356_p1;
    sc_signal< sc_lv<32> > y_0_1_cast_i_reg_1251;
    sc_signal< sc_lv<32> > y_0_2_cast_i_cast_fu_360_p3;
    sc_signal< sc_lv<32> > y_0_2_cast_i_cast_reg_1256;
    sc_signal< sc_lv<32> > y_0_3_cast_i_cast_fu_368_p3;
    sc_signal< sc_lv<32> > y_0_3_cast_i_cast_reg_1261;
    sc_signal< sc_lv<32> > y_0_4_cast_i_cast_fu_376_p3;
    sc_signal< sc_lv<32> > y_0_4_cast_i_cast_reg_1266;
    sc_signal< sc_lv<32> > y_0_5_cast_i_cast_fu_384_p3;
    sc_signal< sc_lv<32> > y_0_5_cast_i_cast_reg_1271;
    sc_signal< sc_lv<1> > exitcond4_i_fu_392_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_V_fu_397_p2;
    sc_signal< sc_lv<32> > i_V_reg_1280;
    sc_signal< sc_lv<1> > tmp_13_i_fu_403_p2;
    sc_signal< sc_lv<1> > tmp_14_i_fu_408_p2;
    sc_signal< sc_lv<1> > tmp_15_i_fu_413_p2;
    sc_signal< sc_lv<1> > tmp_15_i_reg_1293;
    sc_signal< sc_lv<1> > tmp_128_0_i_fu_740_p2;
    sc_signal< sc_lv<1> > tmp_128_0_i_reg_1304;
    sc_signal< sc_lv<1> > tmp_128_0_1_i_fu_746_p2;
    sc_signal< sc_lv<1> > tmp_128_0_1_i_reg_1308;
    sc_signal< sc_lv<1> > tmp_128_0_2_i_fu_751_p2;
    sc_signal< sc_lv<1> > tmp_128_0_2_i_reg_1312;
    sc_signal< sc_lv<1> > tmp_128_0_3_i_fu_756_p2;
    sc_signal< sc_lv<1> > tmp_128_0_3_i_reg_1316;
    sc_signal< sc_lv<1> > tmp_128_0_4_i_fu_761_p2;
    sc_signal< sc_lv<1> > tmp_128_0_4_i_reg_1320;
    sc_signal< sc_lv<1> > tmp_128_0_5_i_fu_766_p2;
    sc_signal< sc_lv<1> > tmp_128_0_5_i_reg_1324;
    sc_signal< sc_lv<1> > tmp_128_0_6_i_fu_771_p2;
    sc_signal< sc_lv<1> > tmp_128_0_6_i_reg_1328;
    sc_signal< sc_lv<3> > tmp_27_fu_789_p1;
    sc_signal< sc_lv<3> > tmp_27_reg_1332;
    sc_signal< sc_lv<3> > tmp_28_fu_806_p1;
    sc_signal< sc_lv<3> > tmp_28_reg_1337;
    sc_signal< sc_lv<3> > tmp_29_fu_823_p1;
    sc_signal< sc_lv<3> > tmp_29_reg_1342;
    sc_signal< sc_lv<3> > tmp_30_fu_840_p1;
    sc_signal< sc_lv<3> > tmp_30_reg_1347;
    sc_signal< sc_lv<3> > tmp_31_fu_857_p1;
    sc_signal< sc_lv<3> > tmp_31_reg_1352;
    sc_signal< sc_lv<3> > tmp_32_fu_874_p1;
    sc_signal< sc_lv<3> > tmp_32_reg_1357;
    sc_signal< sc_lv<3> > tmp_33_fu_891_p1;
    sc_signal< sc_lv<3> > tmp_33_reg_1362;
    sc_signal< sc_lv<1> > exitcond5_i_fu_895_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > j_V_fu_900_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > k_buf_0_val_13_V_a_reg_1376;
    sc_signal< sc_lv<8> > k_buf_0_val_13_V_a_reg_1376_pp0_iter1_reg;
    sc_signal< sc_lv<8> > k_buf_0_val_12_V_a_reg_1382;
    sc_signal< sc_lv<8> > k_buf_0_val_12_V_a_reg_1382_pp0_iter1_reg;
    sc_signal< sc_lv<8> > k_buf_0_val_11_V_a_reg_1388;
    sc_signal< sc_lv<8> > k_buf_0_val_11_V_a_reg_1388_pp0_iter1_reg;
    sc_signal< sc_lv<8> > k_buf_0_val_10_V_a_reg_1394;
    sc_signal< sc_lv<8> > k_buf_0_val_10_V_a_reg_1394_pp0_iter1_reg;
    sc_signal< sc_lv<8> > k_buf_0_val_9_V_ad_reg_1400;
    sc_signal< sc_lv<8> > k_buf_0_val_9_V_ad_reg_1400_pp0_iter1_reg;
    sc_signal< sc_lv<8> > k_buf_0_val_8_V_ad_reg_1406;
    sc_signal< sc_lv<8> > k_buf_0_val_8_V_ad_reg_1406_pp0_iter1_reg;
    sc_signal< sc_lv<8> > k_buf_0_val_7_V_ad_reg_1412;
    sc_signal< sc_lv<8> > k_buf_0_val_7_V_ad_reg_1412_pp0_iter1_reg;
    sc_signal< sc_lv<35> > k_buf_0_val_13_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_0_V_s_reg_1418;
    sc_signal< sc_lv<35> > k_buf_0_val_12_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_1_V_s_reg_1425;
    sc_signal< sc_lv<35> > k_buf_0_val_11_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_2_V_s_reg_1433;
    sc_signal< sc_lv<35> > k_buf_0_val_10_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_3_V_s_reg_1441;
    sc_signal< sc_lv<35> > k_buf_0_val_9_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_4_V_s_reg_1449;
    sc_signal< sc_lv<35> > k_buf_0_val_8_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_5_V_s_reg_1458;
    sc_signal< sc_lv<35> > k_buf_0_val_7_V_q0;
    sc_signal< sc_lv<35> > col_buf_0_val_6_V_s_reg_1467;
    sc_signal< sc_lv<37> > p_Val2_14_0_3_i_fu_1062_p2;
    sc_signal< sc_lv<37> > p_Val2_14_0_3_i_reg_1476;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<8> > k_buf_0_val_7_V_address0;
    sc_signal< sc_logic > k_buf_0_val_7_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_7_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_7_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_7_V_d1;
    sc_signal< sc_lv<8> > k_buf_0_val_8_V_address0;
    sc_signal< sc_logic > k_buf_0_val_8_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_8_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_8_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_8_V_d1;
    sc_signal< sc_lv<8> > k_buf_0_val_9_V_address0;
    sc_signal< sc_logic > k_buf_0_val_9_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_9_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_9_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_9_V_d1;
    sc_signal< sc_lv<8> > k_buf_0_val_10_V_address0;
    sc_signal< sc_logic > k_buf_0_val_10_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_10_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_10_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_10_V_d1;
    sc_signal< sc_lv<8> > k_buf_0_val_11_V_address0;
    sc_signal< sc_logic > k_buf_0_val_11_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_11_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_11_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_11_V_d1;
    sc_signal< sc_lv<8> > k_buf_0_val_12_V_address0;
    sc_signal< sc_logic > k_buf_0_val_12_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_12_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_12_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_12_V_d1;
    sc_signal< sc_lv<8> > k_buf_0_val_13_V_address0;
    sc_signal< sc_logic > k_buf_0_val_13_V_ce0;
    sc_signal< sc_logic > k_buf_0_val_13_V_ce1;
    sc_signal< sc_logic > k_buf_0_val_13_V_we1;
    sc_signal< sc_lv<35> > k_buf_0_val_13_V_d1;
    sc_signal< sc_lv<32> > t_V_reg_289;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > tmp_111_0_i_fu_906_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<35> > tmp_V_fu_98;
    sc_signal< sc_lv<35> > grp_load_fu_311_p1;
    sc_signal< sc_lv<32> > anchor_y_1_cast3_i2_s_fu_316_p3;
    sc_signal< sc_lv<1> > not_read_fu_350_p2;
    sc_signal< sc_lv<32> > tmp_138_0_i_fu_418_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_424_p3;
    sc_signal< sc_lv<1> > tmp_140_0_i_fu_438_p2;
    sc_signal< sc_lv<1> > rev_fu_432_p2;
    sc_signal< sc_lv<1> > tmp_14_fu_449_p3;
    sc_signal< sc_lv<32> > p_assign_3_0_1_i_fu_464_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_470_p3;
    sc_signal< sc_lv<1> > tmp_140_0_1_i_fu_484_p2;
    sc_signal< sc_lv<1> > rev2_fu_478_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_495_p3;
    sc_signal< sc_lv<32> > p_assign_3_0_2_i_fu_510_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_516_p3;
    sc_signal< sc_lv<1> > tmp_140_0_2_i_fu_530_p2;
    sc_signal< sc_lv<1> > rev3_fu_524_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_541_p3;
    sc_signal< sc_lv<32> > p_assign_3_0_3_i_fu_556_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_562_p3;
    sc_signal< sc_lv<1> > tmp_140_0_3_i_fu_576_p2;
    sc_signal< sc_lv<1> > rev4_fu_570_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_587_p3;
    sc_signal< sc_lv<32> > p_assign_3_0_4_i_fu_602_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_608_p3;
    sc_signal< sc_lv<1> > tmp_140_0_4_i_fu_622_p2;
    sc_signal< sc_lv<1> > rev5_fu_616_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_633_p3;
    sc_signal< sc_lv<32> > p_assign_3_0_5_i_fu_648_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_654_p3;
    sc_signal< sc_lv<1> > tmp_140_0_5_i_fu_668_p2;
    sc_signal< sc_lv<1> > rev6_fu_662_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_679_p3;
    sc_signal< sc_lv<32> > p_assign_3_0_6_i_fu_694_p2;
    sc_signal< sc_lv<1> > tmp_25_fu_700_p3;
    sc_signal< sc_lv<1> > tmp_140_0_6_i_fu_714_p2;
    sc_signal< sc_lv<1> > rev7_fu_708_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_725_p3;
    sc_signal< sc_lv<1> > or_cond_i1_0_i_fu_443_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_i_fu_457_p3;
    sc_signal< sc_lv<32> > y_1_0_i_fu_776_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_i_fu_784_p2;
    sc_signal< sc_lv<1> > or_cond_i1_0_1_i_fu_489_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_1_i_fu_503_p3;
    sc_signal< sc_lv<32> > y_1_0_1_i_fu_793_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_1_i_fu_801_p2;
    sc_signal< sc_lv<1> > or_cond_i1_0_2_i_fu_535_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_2_i_fu_549_p3;
    sc_signal< sc_lv<32> > y_1_0_2_i_fu_810_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_2_i_fu_818_p2;
    sc_signal< sc_lv<1> > or_cond_i1_0_3_i_fu_581_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_3_i_fu_595_p3;
    sc_signal< sc_lv<32> > y_1_0_3_i_fu_827_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_3_i_fu_835_p2;
    sc_signal< sc_lv<1> > or_cond_i1_0_4_i_fu_627_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_4_i_fu_641_p3;
    sc_signal< sc_lv<32> > y_1_0_4_i_fu_844_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_4_i_fu_852_p2;
    sc_signal< sc_lv<1> > or_cond_i1_0_5_i_fu_673_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_5_i_fu_687_p3;
    sc_signal< sc_lv<32> > y_1_0_5_i_fu_861_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_5_i_fu_869_p2;
    sc_signal< sc_lv<1> > or_cond_i1_0_6_i_fu_719_p2;
    sc_signal< sc_lv<32> > p_assign_4_0_6_i_fu_733_p3;
    sc_signal< sc_lv<32> > y_1_0_6_i_fu_878_p3;
    sc_signal< sc_lv<32> > row_assign_7_0_6_i_fu_886_p2;
    sc_signal< sc_lv<35> > tmp_3_fu_922_p9;
    sc_signal< sc_lv<35> > tmp_4_fu_948_p9;
    sc_signal< sc_lv<35> > tmp_5_fu_974_p9;
    sc_signal< sc_lv<35> > tmp_6_fu_1000_p9;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_6_fu_1019_p3;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_5_fu_993_p3;
    sc_signal< sc_lv<36> > OP1_V_0_1_i_fu_1030_p1;
    sc_signal< sc_lv<36> > OP1_V_0_0_i_fu_1026_p1;
    sc_signal< sc_lv<36> > addconv_i_fu_1034_p2;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_4_fu_967_p3;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_3_fu_941_p3;
    sc_signal< sc_lv<36> > tmp_164_0_2_cast_i_c_fu_1044_p1;
    sc_signal< sc_lv<36> > tmp_164_0_3_cast_i_c_fu_1048_p1;
    sc_signal< sc_lv<36> > tmp_fu_1052_p2;
    sc_signal< sc_lv<37> > tmp_cast_fu_1058_p1;
    sc_signal< sc_lv<37> > p_Val2_14_0_1_cast_fu_1040_p1;
    sc_signal< sc_lv<35> > tmp_s_fu_1092_p9;
    sc_signal< sc_lv<35> > tmp_1_fu_1110_p9;
    sc_signal< sc_lv<35> > tmp_2_fu_1128_p9;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_2_fu_1140_p3;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_1_fu_1122_p3;
    sc_signal< sc_lv<35> > src_kernel_winY_0_v_fu_1104_p3;
    sc_signal< sc_lv<38> > p_Val2_14_0_3_cast_fu_1146_p1;
    sc_signal< sc_lv<38> > tmp_164_0_4_cast_i_fu_1149_p1;
    sc_signal< sc_lv<36> > tmp_164_0_5_cast_i_c_fu_1153_p1;
    sc_signal< sc_lv<36> > tmp_164_0_6_cast_i_c_fu_1157_p1;
    sc_signal< sc_lv<36> > tmp2_fu_1167_p2;
    sc_signal< sc_lv<38> > tmp2_cast_fu_1173_p1;
    sc_signal< sc_lv<38> > tmp1_fu_1161_p2;
    sc_signal< sc_lv<38> > p_Val2_14_0_6_i_fu_1177_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_FFFFFFF9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_FFFFFFFE;
    static const sc_lv<32> ap_const_lv32_FFFFFFFD;
    static const sc_lv<32> ap_const_lv32_FFFFFFFC;
    static const sc_lv<32> ap_const_lv32_FFFFFFFB;
    static const sc_lv<32> ap_const_lv32_FFFFFFFA;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_0_0_i_fu_1026_p1();
    void thread_OP1_V_0_1_i_fu_1030_p1();
    void thread_addconv_i_fu_1034_p2();
    void thread_anchor_y_1_cast3_i2_s_fu_316_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_cols_blk_n();
    void thread_cols_out_blk_n();
    void thread_cols_out_din();
    void thread_cols_out_write();
    void thread_cols_read();
    void thread_exitcond4_i_fu_392_p2();
    void thread_exitcond5_i_fu_895_p2();
    void thread_grp_load_fu_311_p1();
    void thread_i_V_fu_397_p2();
    void thread_index_fu_344_p2();
    void thread_internal_ap_ready();
    void thread_j_V_fu_900_p2();
    void thread_k_buf_0_val_10_V_address0();
    void thread_k_buf_0_val_10_V_ce0();
    void thread_k_buf_0_val_10_V_ce1();
    void thread_k_buf_0_val_10_V_d1();
    void thread_k_buf_0_val_10_V_we1();
    void thread_k_buf_0_val_11_V_address0();
    void thread_k_buf_0_val_11_V_ce0();
    void thread_k_buf_0_val_11_V_ce1();
    void thread_k_buf_0_val_11_V_d1();
    void thread_k_buf_0_val_11_V_we1();
    void thread_k_buf_0_val_12_V_address0();
    void thread_k_buf_0_val_12_V_ce0();
    void thread_k_buf_0_val_12_V_ce1();
    void thread_k_buf_0_val_12_V_d1();
    void thread_k_buf_0_val_12_V_we1();
    void thread_k_buf_0_val_13_V_address0();
    void thread_k_buf_0_val_13_V_ce0();
    void thread_k_buf_0_val_13_V_ce1();
    void thread_k_buf_0_val_13_V_d1();
    void thread_k_buf_0_val_13_V_we1();
    void thread_k_buf_0_val_7_V_address0();
    void thread_k_buf_0_val_7_V_ce0();
    void thread_k_buf_0_val_7_V_ce1();
    void thread_k_buf_0_val_7_V_d1();
    void thread_k_buf_0_val_7_V_we1();
    void thread_k_buf_0_val_8_V_address0();
    void thread_k_buf_0_val_8_V_ce0();
    void thread_k_buf_0_val_8_V_ce1();
    void thread_k_buf_0_val_8_V_d1();
    void thread_k_buf_0_val_8_V_we1();
    void thread_k_buf_0_val_9_V_address0();
    void thread_k_buf_0_val_9_V_ce0();
    void thread_k_buf_0_val_9_V_ce1();
    void thread_k_buf_0_val_9_V_d1();
    void thread_k_buf_0_val_9_V_we1();
    void thread_not_read_fu_350_p2();
    void thread_or_cond_i1_0_1_i_fu_489_p2();
    void thread_or_cond_i1_0_2_i_fu_535_p2();
    void thread_or_cond_i1_0_3_i_fu_581_p2();
    void thread_or_cond_i1_0_4_i_fu_627_p2();
    void thread_or_cond_i1_0_5_i_fu_673_p2();
    void thread_or_cond_i1_0_6_i_fu_719_p2();
    void thread_or_cond_i1_0_i_fu_443_p2();
    void thread_p_Val2_14_0_1_cast_fu_1040_p1();
    void thread_p_Val2_14_0_3_cast_fu_1146_p1();
    void thread_p_Val2_14_0_3_i_fu_1062_p2();
    void thread_p_Val2_14_0_6_i_fu_1177_p2();
    void thread_p_assign_3_0_1_i_fu_464_p2();
    void thread_p_assign_3_0_2_i_fu_510_p2();
    void thread_p_assign_3_0_3_i_fu_556_p2();
    void thread_p_assign_3_0_4_i_fu_602_p2();
    void thread_p_assign_3_0_5_i_fu_648_p2();
    void thread_p_assign_3_0_6_i_fu_694_p2();
    void thread_p_assign_4_0_1_i_fu_503_p3();
    void thread_p_assign_4_0_2_i_fu_549_p3();
    void thread_p_assign_4_0_3_i_fu_595_p3();
    void thread_p_assign_4_0_4_i_fu_641_p3();
    void thread_p_assign_4_0_5_i_fu_687_p3();
    void thread_p_assign_4_0_6_i_fu_733_p3();
    void thread_p_assign_4_0_i_fu_457_p3();
    void thread_p_dst_V_V_blk_n();
    void thread_p_dst_V_V_din();
    void thread_p_dst_V_V_write();
    void thread_p_src_data_stream_V_V_blk_n();
    void thread_p_src_data_stream_V_V_read();
    void thread_real_start();
    void thread_rev2_fu_478_p2();
    void thread_rev3_fu_524_p2();
    void thread_rev4_fu_570_p2();
    void thread_rev5_fu_616_p2();
    void thread_rev6_fu_662_p2();
    void thread_rev7_fu_708_p2();
    void thread_rev_fu_432_p2();
    void thread_row_assign_7_0_1_i_fu_801_p2();
    void thread_row_assign_7_0_2_i_fu_818_p2();
    void thread_row_assign_7_0_3_i_fu_835_p2();
    void thread_row_assign_7_0_4_i_fu_852_p2();
    void thread_row_assign_7_0_5_i_fu_869_p2();
    void thread_row_assign_7_0_6_i_fu_886_p2();
    void thread_row_assign_7_0_i_fu_784_p2();
    void thread_rows_blk_n();
    void thread_rows_out_blk_n();
    void thread_rows_out_din();
    void thread_rows_out_write();
    void thread_rows_read();
    void thread_src_kernel_winY_0_v_1_fu_1122_p3();
    void thread_src_kernel_winY_0_v_2_fu_1140_p3();
    void thread_src_kernel_winY_0_v_3_fu_941_p3();
    void thread_src_kernel_winY_0_v_4_fu_967_p3();
    void thread_src_kernel_winY_0_v_5_fu_993_p3();
    void thread_src_kernel_winY_0_v_6_fu_1019_p3();
    void thread_src_kernel_winY_0_v_fu_1104_p3();
    void thread_start_out();
    void thread_start_row_cast_i_cas_fu_324_p3();
    void thread_start_write();
    void thread_tmp1_fu_1161_p2();
    void thread_tmp2_cast_fu_1173_p1();
    void thread_tmp2_fu_1167_p2();
    void thread_tmp_10_i_fu_332_p2();
    void thread_tmp_111_0_i_fu_906_p1();
    void thread_tmp_11_i_fu_338_p2();
    void thread_tmp_128_0_1_i_fu_746_p2();
    void thread_tmp_128_0_2_i_fu_751_p2();
    void thread_tmp_128_0_3_i_fu_756_p2();
    void thread_tmp_128_0_4_i_fu_761_p2();
    void thread_tmp_128_0_5_i_fu_766_p2();
    void thread_tmp_128_0_6_i_fu_771_p2();
    void thread_tmp_128_0_i_fu_740_p2();
    void thread_tmp_138_0_i_fu_418_p2();
    void thread_tmp_13_fu_424_p3();
    void thread_tmp_13_i_fu_403_p2();
    void thread_tmp_140_0_1_i_fu_484_p2();
    void thread_tmp_140_0_2_i_fu_530_p2();
    void thread_tmp_140_0_3_i_fu_576_p2();
    void thread_tmp_140_0_4_i_fu_622_p2();
    void thread_tmp_140_0_5_i_fu_668_p2();
    void thread_tmp_140_0_6_i_fu_714_p2();
    void thread_tmp_140_0_i_fu_438_p2();
    void thread_tmp_14_fu_449_p3();
    void thread_tmp_14_i_fu_408_p2();
    void thread_tmp_15_fu_470_p3();
    void thread_tmp_15_i_fu_413_p2();
    void thread_tmp_164_0_2_cast_i_c_fu_1044_p1();
    void thread_tmp_164_0_3_cast_i_c_fu_1048_p1();
    void thread_tmp_164_0_4_cast_i_fu_1149_p1();
    void thread_tmp_164_0_5_cast_i_c_fu_1153_p1();
    void thread_tmp_164_0_6_cast_i_c_fu_1157_p1();
    void thread_tmp_16_fu_495_p3();
    void thread_tmp_17_fu_516_p3();
    void thread_tmp_18_fu_541_p3();
    void thread_tmp_19_fu_562_p3();
    void thread_tmp_20_fu_587_p3();
    void thread_tmp_21_fu_608_p3();
    void thread_tmp_22_fu_633_p3();
    void thread_tmp_23_fu_654_p3();
    void thread_tmp_24_fu_679_p3();
    void thread_tmp_25_fu_700_p3();
    void thread_tmp_26_fu_725_p3();
    void thread_tmp_27_fu_789_p1();
    void thread_tmp_28_fu_806_p1();
    void thread_tmp_29_fu_823_p1();
    void thread_tmp_30_fu_840_p1();
    void thread_tmp_31_fu_857_p1();
    void thread_tmp_32_fu_874_p1();
    void thread_tmp_33_fu_891_p1();
    void thread_tmp_cast_fu_1058_p1();
    void thread_tmp_fu_1052_p2();
    void thread_y_0_1_cast_i_fu_356_p1();
    void thread_y_0_2_cast_i_cast_fu_360_p3();
    void thread_y_0_3_cast_i_cast_fu_368_p3();
    void thread_y_0_4_cast_i_cast_fu_376_p3();
    void thread_y_0_5_cast_i_cast_fu_384_p3();
    void thread_y_1_0_1_i_fu_793_p3();
    void thread_y_1_0_2_i_fu_810_p3();
    void thread_y_1_0_3_i_fu_827_p3();
    void thread_y_1_0_4_i_fu_844_p3();
    void thread_y_1_0_5_i_fu_861_p3();
    void thread_y_1_0_6_i_fu_878_p3();
    void thread_y_1_0_i_fu_776_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
