* Z:\mnt\design.r\spice\examples\ADP7158-2.5.asc
V1 IN 0 3.3
C1 OUT 0 10
C2 N003 0 1
C3 N004 0 1
C4 N002 0 1
R1 IN N001 100K
XU1 OUT MP_01 OUT N002 N001 N003 N003 N004 IN 0 ADP7158_9 Vreg=3.211 Vref=2.516
Rload OUT 0 2.5
.tran 5m startup
.lib ADP7158_9.sub
.backanno
.end
