
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30487 
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v:18]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:12]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:23]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1278.602 ; gain = 86.156 ; free physical = 6173 ; free virtual = 12423
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:3]
	Parameter RESET bound to: 0 - type: integer 
	Parameter VECTOR bound to: 0 - type: integer 
	Parameter INSTRUCTION_MEM bound to: (null) - type: string 
	Parameter DATA_MEM bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:1]
	Parameter MEMFILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (1#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v:1]
	Parameter MEMFILE bound to: (null) - type: string 
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (2#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'privilege' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:6]
	Parameter VECTOR bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:194]
INFO: [Synth 8-6155] done synthesizing module 'privilege' (3#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:6]
WARNING: [Synth 8-350] instance 'priv' of module 'privilege' requires 20 connections, but only 16 given [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:162]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v:4]
	Parameter RESET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (5#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v:4]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:3]
WARNING: [Synth 8-151] case item 13'bxxx1101100011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:29]
WARNING: [Synth 8-151] case item 13'bxxx1010010011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:29]
WARNING: [Synth 8-151] case item 13'bxxx1010110011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:29]
WARNING: [Synth 8-151] case item 13'bxxx1110110011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:29]
INFO: [Synth 8-6155] done synthesizing module 'decode' (6#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:3]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:5]
INFO: [Synth 8-6155] done synthesizing module 'registers' (7#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:5]
INFO: [Synth 8-6157] synthesizing module 'branch_comparator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_comparator' (8#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:6]
WARNING: [Synth 8-350] instance 'alu' of module 'alu' requires 5 connections, but only 4 given [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:264]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (10#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'load_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'load_generator' (11#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'store_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'store_generator' (12#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v:4]
INFO: [Synth 8-6155] done synthesizing module 'add' (13#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (14#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (15#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_privilege' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux_privilege' (16#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (17#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:3]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[6]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[5]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[4]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[3]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[2]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[1]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[0]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port I_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1491.008 ; gain = 298.562 ; free physical = 6013 ; free virtual = 12267
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.008 ; gain = 298.562 ; free physical = 6047 ; free virtual = 12301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.008 ; gain = 298.562 ; free physical = 6047 ; free virtual = 12301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK1MHZ'. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK1MHZ'. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK1MHZ]'. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1861.773 ; gain = 0.000 ; free physical = 5626 ; free virtual = 11888
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 5804 ; free virtual = 12012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 5804 ; free virtual = 12012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 5804 ; free virtual = 12012
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mevect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "O_pcincr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "O_illegalflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "O_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "O_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "register_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'register_control_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'O_data_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'O_data_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 5719 ; free virtual = 11948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |data_memory__GB0 |           1|     35683|
|2     |data_memory__GB1 |           1|     12421|
|3     |data_memory__GB2 |           1|     14901|
|4     |data_memory__GB3 |           1|     18365|
|5     |data_memory__GB4 |           1|     22697|
|6     |data_memory__GB5 |           1|     28748|
|7     |cpu__GC0         |           1|      7812|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                8 Bit    Registers := 1024  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	  48 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1020  
	   4 Input      8 Bit        Muxes := 572   
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 61    
	   2 Input      1 Bit        Muxes := 1046  
	   5 Input      1 Bit        Muxes := 768   
	   4 Input      1 Bit        Muxes := 263   
	  48 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1020  
	   4 Input      8 Bit        Muxes := 572   
	   4 Input      2 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 1018  
	   5 Input      1 Bit        Muxes := 768   
	   4 Input      1 Bit        Muxes := 256   
Module instruction_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
Module privilege 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  48 Input     23 Bit        Muxes := 1     
	  48 Input      1 Bit        Muxes := 4     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module branch_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module store_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_privilege 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "O_illegalflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'i_0/ctrl/register_control_reg[1]' (LD) to 'i_0/ctrl/register_control_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/decode/\O_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/decode/\O_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/decode/\O_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/decode/\O_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\ctrl/register_control_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\ctrl/register_control_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\ctrl/register_control_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\ctrl/register_control_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\ctrl/register_control_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ctrl/register_control_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/alu/\O_data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mstatus_reg[2]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mstatus_reg[1]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mstatus_reg[0]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mcause_reg[4]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mcause_reg[3]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mcause_reg[2]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mcause_reg[1]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mcause_reg[0]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[31]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[30]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[29]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[28]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[27]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[26]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[25]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[24]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[23]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[22]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[21]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[20]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[19]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[18]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[17]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[16]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[15]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[14]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[13]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[12]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[11]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[10]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[9]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[8]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[7]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[6]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[5]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[4]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[3]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[2]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[1]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mepc_reg[0]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[31]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[30]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[29]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[28]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[27]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[26]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[25]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[24]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[23]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[22]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[21]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[20]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[19]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[18]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[17]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[16]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[15]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[14]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[13]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[12]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[11]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[10]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[9]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[8]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[7]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[6]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[5]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[4]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[3]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[2]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[1]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (mevect_reg[0]) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (O_exception_reg) is unused and will be removed from module privilege.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[31]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[30]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[29]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[28]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[27]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[26]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[25]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[24]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[23]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[22]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[21]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[20]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[19]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[18]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[17]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[16]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[15]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[14]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[13]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[12]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[11]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[10]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[9]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[8]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[7]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[6]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[5]) is unused and will be removed from module decode.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:36 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3815 ; free virtual = 10095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |data_memory__GB0 |           1|     26259|
|2     |data_memory__GB1 |           1|      3095|
|3     |data_memory__GB2 |           1|      3773|
|4     |data_memory__GB3 |           1|      4233|
|5     |data_memory__GB4 |           1|      5024|
|6     |data_memory__GB5 |           1|      6321|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:44 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3687 ; free virtual = 9986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:44 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3708 ; free virtual = 10007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:44 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3707 ; free virtual = 10008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:45 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 3706 ; free virtual = 10007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 620 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:28 . Memory (MB): peak = 1861.773 ; gain = 298.562 ; free physical = 5704 ; free virtual = 12006
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:46 . Memory (MB): peak = 1861.773 ; gain = 669.328 ; free physical = 5708 ; free virtual = 12006
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 126 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:47 . Memory (MB): peak = 1861.773 ; gain = 669.547 ; free physical = 5710 ; free virtual = 12007
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1861.773 ; gain = 0.000 ; free physical = 5710 ; free virtual = 12008
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 15:24:43 2019...
