
LTDC_CaptureImage_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b298  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  0800b468  0800b468  0000c468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b574  0800b574  0000d06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b574  0800b574  0000c574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b57c  0800b57c  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b57c  0800b57c  0000c57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b580  0800b580  0000c580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800b584  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013e68  2000006c  0800b5f0  0000d06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20013ed4  0800b5f0  0000ded4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ee91  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045f1  00000000  00000000  0002bf2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001980  00000000  00000000  00030520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013ac  00000000  00000000  00031ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000169af  00000000  00000000  0003324c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000862f  00000000  00000000  00049bfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0005222a  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000071ac  00000000  00000000  00052270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 000000ae  00000000  00000000  0005941c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b450 	.word	0x0800b450

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800b450 	.word	0x0800b450

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a07      	ldr	r2, [pc, #28]	@ (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <vApplicationGetIdleTaskMemory+0x30>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005fa:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	20000088 	.word	0x20000088
 800060c:	20000128 	.word	0x20000128

08000610 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000618:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800061c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000620:	f003 0301 	and.w	r3, r3, #1
 8000624:	2b00      	cmp	r3, #0
 8000626:	d013      	beq.n	8000650 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000628:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800062c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000630:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000634:	2b00      	cmp	r3, #0
 8000636:	d00b      	beq.n	8000650 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000638:	e000      	b.n	800063c <ITM_SendChar+0x2c>
    {
      __NOP();
 800063a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800063c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d0f9      	beq.n	800063a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000646:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800064a:	687a      	ldr	r2, [r7, #4]
 800064c:	b2d2      	uxtb	r2, r2
 800064e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000650:	687b      	ldr	r3, [r7, #4]
}
 8000652:	4618      	mov	r0, r3
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr

0800065e <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b086      	sub	sp, #24
 8000662:	af00      	add	r7, sp, #0
 8000664:	60f8      	str	r0, [r7, #12]
 8000666:	60b9      	str	r1, [r7, #8]
 8000668:	607a      	str	r2, [r7, #4]
	int i = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]
	for(i = 0; i < len; i++)
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	e009      	b.n	8000688 <_write+0x2a>
	{
		ITM_SendChar(*ptr++);
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	1c5a      	adds	r2, r3, #1
 8000678:	60ba      	str	r2, [r7, #8]
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffc7 	bl	8000610 <ITM_SendChar>
	for(i = 0; i < len; i++)
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	3301      	adds	r3, #1
 8000686:	617b      	str	r3, [r7, #20]
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	429a      	cmp	r2, r3
 800068e:	dbf1      	blt.n	8000674 <_write+0x16>
	}
	return len;
 8000690:	687b      	ldr	r3, [r7, #4]
}
 8000692:	4618      	mov	r0, r3
 8000694:	3718      	adds	r7, #24
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800069c:	b5b0      	push	{r4, r5, r7, lr}
 800069e:	b098      	sub	sp, #96	@ 0x60
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a2:	f000 ffb2 	bl	800160a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a6:	f000 f86d 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006aa:	f000 f9c9 	bl	8000a40 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ae:	f000 f9a1 	bl	80009f4 <MX_DMA_Init>
  MX_LTDC_Init();
 80006b2:	f000 f8cd 	bl	8000850 <MX_LTDC_Init>
  MX_SDMMC1_SD_Init();
 80006b6:	f000 f94d 	bl	8000954 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80006ba:	f006 fd79 	bl	80071b0 <MX_FATFS_Init>
  MX_USART6_UART_Init();
 80006be:	f000 f969 	bl	8000994 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart6, &recData, 1);
 80006c2:	2201      	movs	r2, #1
 80006c4:	4925      	ldr	r1, [pc, #148]	@ (800075c <main+0xc0>)
 80006c6:	4826      	ldr	r0, [pc, #152]	@ (8000760 <main+0xc4>)
 80006c8:	f004 fe18 	bl	80052fc <HAL_UART_Receive_IT>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of recDataSemaphore */
  osSemaphoreStaticDef(recDataSemaphore, &recDataSemaphoreControlBlock);
 80006cc:	2300      	movs	r3, #0
 80006ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80006d0:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <main+0xc8>)
 80006d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  recDataSemaphoreHandle = osSemaphoreCreate(osSemaphore(recDataSemaphore), 1);
 80006d4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80006d8:	2101      	movs	r1, #1
 80006da:	4618      	mov	r0, r3
 80006dc:	f007 f8dc 	bl	8007898 <osSemaphoreCreate>
 80006e0:	4603      	mov	r3, r0
 80006e2:	4a21      	ldr	r2, [pc, #132]	@ (8000768 <main+0xcc>)
 80006e4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityLow, 0, 256, defaultTaskBuffer, &defaultTaskControlBlock);
 80006e6:	4b21      	ldr	r3, [pc, #132]	@ (800076c <main+0xd0>)
 80006e8:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80006ec:	461d      	mov	r5, r3
 80006ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006fa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f007 f869 	bl	80077d8 <osThreadCreate>
 8000706:	4603      	mov	r3, r0
 8000708:	4a19      	ldr	r2, [pc, #100]	@ (8000770 <main+0xd4>)
 800070a:	6013      	str	r3, [r2, #0]

  /* definition and creation of sdCardTask */
  osThreadStaticDef(sdCardTask, StartSdCardTask, osPriorityNormal, 0, 1024, sdCardTaskBuffer, &sdCardTaskControlBlock);
 800070c:	4b19      	ldr	r3, [pc, #100]	@ (8000774 <main+0xd8>)
 800070e:	f107 0420 	add.w	r4, r7, #32
 8000712:	461d      	mov	r5, r3
 8000714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000718:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800071c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sdCardTaskHandle = osThreadCreate(osThread(sdCardTask), NULL);
 8000720:	f107 0320 	add.w	r3, r7, #32
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f007 f856 	bl	80077d8 <osThreadCreate>
 800072c:	4603      	mov	r3, r0
 800072e:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <main+0xdc>)
 8000730:	6013      	str	r3, [r2, #0]

  /* definition and creation of receiveDataTask */
  osThreadStaticDef(receiveDataTask, StartReceiveDataTask, osPriorityHigh, 0, 2048, receiveDataTaskBuffer, &receiveDataTaskControlBlock);
 8000732:	4b12      	ldr	r3, [pc, #72]	@ (800077c <main+0xe0>)
 8000734:	1d3c      	adds	r4, r7, #4
 8000736:	461d      	mov	r5, r3
 8000738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000740:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  receiveDataTaskHandle = osThreadCreate(osThread(receiveDataTask), NULL);
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f007 f845 	bl	80077d8 <osThreadCreate>
 800074e:	4603      	mov	r3, r0
 8000750:	4a0b      	ldr	r2, [pc, #44]	@ (8000780 <main+0xe4>)
 8000752:	6013      	str	r3, [r2, #0]
  /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000754:	f007 f81d 	bl	8007792 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <main+0xbc>
 800075c:	20003dd4 	.word	0x20003dd4
 8000760:	20000714 	.word	0x20000714
 8000764:	20003d8c 	.word	0x20003d8c
 8000768:	20003d88 	.word	0x20003d88
 800076c:	0800b474 	.word	0x0800b474
 8000770:	2000079c 	.word	0x2000079c
 8000774:	0800b49c 	.word	0x0800b49c
 8000778:	20000c40 	.word	0x20000c40
 800077c:	0800b4c8 	.word	0x0800b4c8
 8000780:	20001ce4 	.word	0x20001ce4

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b094      	sub	sp, #80	@ 0x50
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 0320 	add.w	r3, r7, #32
 800078e:	2230      	movs	r2, #48	@ 0x30
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f00a f91c 	bl	800a9d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a8:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <SystemClock_Config+0xc4>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ac:	4a26      	ldr	r2, [pc, #152]	@ (8000848 <SystemClock_Config+0xc4>)
 80007ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b4:	4b24      	ldr	r3, [pc, #144]	@ (8000848 <SystemClock_Config+0xc4>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007bc:	60bb      	str	r3, [r7, #8]
 80007be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c0:	4b22      	ldr	r3, [pc, #136]	@ (800084c <SystemClock_Config+0xc8>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a21      	ldr	r2, [pc, #132]	@ (800084c <SystemClock_Config+0xc8>)
 80007c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007ca:	6013      	str	r3, [r2, #0]
 80007cc:	4b1f      	ldr	r3, [pc, #124]	@ (800084c <SystemClock_Config+0xc8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d8:	2301      	movs	r3, #1
 80007da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e2:	2302      	movs	r3, #2
 80007e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 80007ec:	230f      	movs	r3, #15
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80007f0:	23d8      	movs	r3, #216	@ 0xd8
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 15;
 80007f8:	230f      	movs	r3, #15
 80007fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fc:	f107 0320 	add.w	r3, r7, #32
 8000800:	4618      	mov	r0, r3
 8000802:	f002 f893 	bl	800292c <HAL_RCC_OscConfig>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800080c:	f000 fabc 	bl	8000d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000810:	230f      	movs	r3, #15
 8000812:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000814:	2302      	movs	r3, #2
 8000816:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800081c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000820:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000822:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000826:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	2105      	movs	r1, #5
 800082e:	4618      	mov	r0, r3
 8000830:	f002 fb20 	bl	8002e74 <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800083a:	f000 faa5 	bl	8000d88 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	@ 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800
 800084c:	40007000 	.word	0x40007000

08000850 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08e      	sub	sp, #56	@ 0x38
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	2234      	movs	r2, #52	@ 0x34
 800085a:	2100      	movs	r1, #0
 800085c:	4618      	mov	r0, r3
 800085e:	f00a f8b7 	bl	800a9d0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000862:	4b3a      	ldr	r3, [pc, #232]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000864:	4a3a      	ldr	r2, [pc, #232]	@ (8000950 <MX_LTDC_Init+0x100>)
 8000866:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000868:	4b38      	ldr	r3, [pc, #224]	@ (800094c <MX_LTDC_Init+0xfc>)
 800086a:	2200      	movs	r2, #0
 800086c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800086e:	4b37      	ldr	r3, [pc, #220]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000874:	4b35      	ldr	r3, [pc, #212]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800087a:	4b34      	ldr	r3, [pc, #208]	@ (800094c <MX_LTDC_Init+0xfc>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000880:	4b32      	ldr	r3, [pc, #200]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000882:	2228      	movs	r2, #40	@ 0x28
 8000884:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000886:	4b31      	ldr	r3, [pc, #196]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000888:	2209      	movs	r2, #9
 800088a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 800088c:	4b2f      	ldr	r3, [pc, #188]	@ (800094c <MX_LTDC_Init+0xfc>)
 800088e:	2235      	movs	r2, #53	@ 0x35
 8000890:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000892:	4b2e      	ldr	r3, [pc, #184]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000894:	220b      	movs	r2, #11
 8000896:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000898:	4b2c      	ldr	r3, [pc, #176]	@ (800094c <MX_LTDC_Init+0xfc>)
 800089a:	f240 2215 	movw	r2, #533	@ 0x215
 800089e:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 80008a0:	4b2a      	ldr	r3, [pc, #168]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008a2:	f240 121b 	movw	r2, #283	@ 0x11b
 80008a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 80008a8:	4b28      	ldr	r3, [pc, #160]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008aa:	f240 2235 	movw	r2, #565	@ 0x235
 80008ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 80008b0:	4b26      	ldr	r3, [pc, #152]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008b2:	f240 121d 	movw	r2, #285	@ 0x11d
 80008b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80008b8:	4b24      	ldr	r3, [pc, #144]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80008c0:	4b22      	ldr	r3, [pc, #136]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80008c8:	4b20      	ldr	r3, [pc, #128]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80008d0:	481e      	ldr	r0, [pc, #120]	@ (800094c <MX_LTDC_Init+0xfc>)
 80008d2:	f001 fdda 	bl	800248a <HAL_LTDC_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80008dc:	f000 fa54 	bl	8000d88 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80008e4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80008e8:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80008ee:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80008f2:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80008f4:	2302      	movs	r3, #2
 80008f6:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80008f8:	23ff      	movs	r3, #255	@ 0xff
 80008fa:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000904:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000906:	2305      	movs	r3, #5
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 800090e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000914:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000918:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000926:	2300      	movs	r3, #0
 8000928:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	4619      	mov	r1, r3
 8000932:	4806      	ldr	r0, [pc, #24]	@ (800094c <MX_LTDC_Init+0xfc>)
 8000934:	f001 fe46 	bl	80025c4 <HAL_LTDC_ConfigLayer>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 800093e:	f000 fa23 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	3738      	adds	r7, #56	@ 0x38
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000528 	.word	0x20000528
 8000950:	40016800 	.word	0x40016800

08000954 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000958:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 800095a:	4a0d      	ldr	r2, [pc, #52]	@ (8000990 <MX_SDMMC1_SD_Init+0x3c>)
 800095c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800095e:	4b0b      	ldr	r3, [pc, #44]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 8000960:	2200      	movs	r2, #0
 8000962:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000964:	4b09      	ldr	r3, [pc, #36]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800096a:	4b08      	ldr	r3, [pc, #32]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000970:	4b06      	ldr	r3, [pc, #24]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000976:	4b05      	ldr	r3, [pc, #20]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 8000978:	2200      	movs	r2, #0
 800097a:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800097c:	4b03      	ldr	r3, [pc, #12]	@ (800098c <MX_SDMMC1_SD_Init+0x38>)
 800097e:	2200      	movs	r2, #0
 8000980:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	200005d0 	.word	0x200005d0
 8000990:	40012c00 	.word	0x40012c00

08000994 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000998:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 800099a:	4a15      	ldr	r2, [pc, #84]	@ (80009f0 <MX_USART6_UART_Init+0x5c>)
 800099c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800099e:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80009a6:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80009ac:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80009b2:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009ba:	220c      	movs	r2, #12
 80009bc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009be:	4b0b      	ldr	r3, [pc, #44]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c4:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <MX_USART6_UART_Init+0x58>)
 80009d8:	f004 fc42 	bl	8005260 <HAL_UART_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80009e2:	f000 f9d1 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000714 	.word	0x20000714
 80009f0:	40011400 	.word	0x40011400

080009f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <MX_DMA_Init+0x48>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	4a0f      	ldr	r2, [pc, #60]	@ (8000a3c <MX_DMA_Init+0x48>)
 8000a00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a06:	4b0d      	ldr	r3, [pc, #52]	@ (8000a3c <MX_DMA_Init+0x48>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2105      	movs	r1, #5
 8000a16:	203b      	movs	r0, #59	@ 0x3b
 8000a18:	f000 ff00 	bl	800181c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000a1c:	203b      	movs	r0, #59	@ 0x3b
 8000a1e:	f000 ff19 	bl	8001854 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2105      	movs	r1, #5
 8000a26:	2045      	movs	r0, #69	@ 0x45
 8000a28:	f000 fef8 	bl	800181c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000a2c:	2045      	movs	r0, #69	@ 0x45
 8000a2e:	f000 ff11 	bl	8001854 <HAL_NVIC_EnableIRQ>

}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800

08000a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08e      	sub	sp, #56	@ 0x38
 8000a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a56:	4b5d      	ldr	r3, [pc, #372]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	4a5c      	ldr	r2, [pc, #368]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a5c:	f043 0310 	orr.w	r3, r3, #16
 8000a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a62:	4b5a      	ldr	r3, [pc, #360]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	f003 0310 	and.w	r3, r3, #16
 8000a6a:	623b      	str	r3, [r7, #32]
 8000a6c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6e:	4b57      	ldr	r3, [pc, #348]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a56      	ldr	r2, [pc, #344]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a74:	f043 0304 	orr.w	r3, r3, #4
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b54      	ldr	r3, [pc, #336]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0304 	and.w	r3, r3, #4
 8000a82:	61fb      	str	r3, [r7, #28]
 8000a84:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b51      	ldr	r3, [pc, #324]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a50      	ldr	r2, [pc, #320]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b4e      	ldr	r3, [pc, #312]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	61bb      	str	r3, [r7, #24]
 8000a9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000a9e:	4b4b      	ldr	r3, [pc, #300]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	4a4a      	ldr	r2, [pc, #296]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000aa4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aaa:	4b48      	ldr	r3, [pc, #288]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000ab6:	4b45      	ldr	r3, [pc, #276]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	4a44      	ldr	r2, [pc, #272]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000abc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac2:	4b42      	ldr	r3, [pc, #264]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ace:	4b3f      	ldr	r3, [pc, #252]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000ad4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ad8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ada:	4b3c      	ldr	r3, [pc, #240]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ae6:	4b39      	ldr	r3, [pc, #228]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a38      	ldr	r2, [pc, #224]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000aec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b36      	ldr	r3, [pc, #216]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000afe:	4b33      	ldr	r3, [pc, #204]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a32      	ldr	r2, [pc, #200]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000b04:	f043 0308 	orr.w	r3, r3, #8
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b30      	ldr	r3, [pc, #192]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0308 	and.w	r3, r3, #8
 8000b12:	607b      	str	r3, [r7, #4]
 8000b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b16:	4b2d      	ldr	r3, [pc, #180]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b2a      	ldr	r3, [pc, #168]	@ (8000bcc <MX_GPIO_Init+0x18c>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTDC_BL_CTRL_GPIO_Port, LTDC_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2108      	movs	r1, #8
 8000b32:	4827      	ldr	r0, [pc, #156]	@ (8000bd0 <MX_GPIO_Init+0x190>)
 8000b34:	f001 fc76 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b3e:	4825      	ldr	r0, [pc, #148]	@ (8000bd4 <MX_GPIO_Init+0x194>)
 8000b40:	f001 fc70 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTDC_DISP_GPIO_Port, LTDC_DISP_Pin, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b4a:	4823      	ldr	r0, [pc, #140]	@ (8000bd8 <MX_GPIO_Init+0x198>)
 8000b4c:	f001 fc6a 	bl	8002424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDMMC1_Detect_Pin */
  GPIO_InitStruct.Pin = SDMMC1_Detect_Pin;
 8000b50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b56:	2300      	movs	r3, #0
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(SDMMC1_Detect_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b62:	4619      	mov	r1, r3
 8000b64:	481d      	ldr	r0, [pc, #116]	@ (8000bdc <MX_GPIO_Init+0x19c>)
 8000b66:	f001 fa99 	bl	800209c <HAL_GPIO_Init>

  /*Configure GPIO pin : LTDC_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LTDC_BL_CTRL_Pin;
 8000b6a:	2308      	movs	r3, #8
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	2300      	movs	r3, #0
 8000b78:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LTDC_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4813      	ldr	r0, [pc, #76]	@ (8000bd0 <MX_GPIO_Init+0x190>)
 8000b82:	f001 fa8b 	bl	800209c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b94:	2300      	movs	r3, #0
 8000b96:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	480d      	ldr	r0, [pc, #52]	@ (8000bd4 <MX_GPIO_Init+0x194>)
 8000ba0:	f001 fa7c 	bl	800209c <HAL_GPIO_Init>

  /*Configure GPIO pin : LTDC_DISP_Pin */
  GPIO_InitStruct.Pin = LTDC_DISP_Pin;
 8000ba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000baa:	2301      	movs	r3, #1
 8000bac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LTDC_DISP_GPIO_Port, &GPIO_InitStruct);
 8000bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4806      	ldr	r0, [pc, #24]	@ (8000bd8 <MX_GPIO_Init+0x198>)
 8000bbe:	f001 fa6d 	bl	800209c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bc2:	bf00      	nop
 8000bc4:	3738      	adds	r7, #56	@ 0x38
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	40022800 	.word	0x40022800
 8000bd4:	40021c00 	.word	0x40021c00
 8000bd8:	40022000 	.word	0x40022000
 8000bdc:	40020800 	.word	0x40020800

08000be0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
//	BaseType_t xHigherPriorityTaskWoken = pdFALSE;

	if(HAL_UART_Receive_IT(&huart6, &recData, 1) == HAL_OK)
 8000be8:	2201      	movs	r2, #1
 8000bea:	4908      	ldr	r1, [pc, #32]	@ (8000c0c <HAL_UART_RxCpltCallback+0x2c>)
 8000bec:	4808      	ldr	r0, [pc, #32]	@ (8000c10 <HAL_UART_RxCpltCallback+0x30>)
 8000bee:	f004 fb85 	bl	80052fc <HAL_UART_Receive_IT>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d104      	bne.n	8000c02 <HAL_UART_RxCpltCallback+0x22>
	{
		osSemaphoreRelease(recDataSemaphoreHandle);
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <HAL_UART_RxCpltCallback+0x34>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f006 fecb 	bl	8007998 <osSemaphoreRelease>
	}
//	if(xHigherPriorityTaskWoken)
//	{
//		taskYIELD();
//	}
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20003dd4 	.word	0x20003dd4
 8000c10:	20000714 	.word	0x20000714
 8000c14:	20003d88 	.word	0x20003d88

08000c18 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c24:	4804      	ldr	r0, [pc, #16]	@ (8000c38 <StartDefaultTask+0x20>)
 8000c26:	f001 fc16 	bl	8002456 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8000c2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c2e:	f006 fe1f 	bl	8007870 <osDelay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c32:	bf00      	nop
 8000c34:	e7f4      	b.n	8000c20 <StartDefaultTask+0x8>
 8000c36:	bf00      	nop
 8000c38:	40021c00 	.word	0x40021c00

08000c3c <StartSdCardTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdCardTask */
void StartSdCardTask(void const * argument)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
//	Unmount_SD(SDPath);

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c44:	2001      	movs	r0, #1
 8000c46:	f006 fe13 	bl	8007870 <osDelay>
 8000c4a:	e7fb      	b.n	8000c44 <StartSdCardTask+0x8>

08000c4c <StartReceiveDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiveDataTask */
void StartReceiveDataTask(void const * argument)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReceiveDataTask */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(recDataSemaphoreHandle, osWaitForever);
 8000c54:	4b3a      	ldr	r3, [pc, #232]	@ (8000d40 <StartReceiveDataTask+0xf4>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f04f 31ff 	mov.w	r1, #4294967295
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f006 fe4d 	bl	80078fc <osSemaphoreWait>
	  recBuffer[recCount++] = recData;
 8000c62:	4b38      	ldr	r3, [pc, #224]	@ (8000d44 <StartReceiveDataTask+0xf8>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	4936      	ldr	r1, [pc, #216]	@ (8000d44 <StartReceiveDataTask+0xf8>)
 8000c6a:	600a      	str	r2, [r1, #0]
 8000c6c:	4a36      	ldr	r2, [pc, #216]	@ (8000d48 <StartReceiveDataTask+0xfc>)
 8000c6e:	7811      	ldrb	r1, [r2, #0]
 8000c70:	4a36      	ldr	r2, [pc, #216]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000c72:	54d1      	strb	r1, [r2, r3]
	  switch(rxState)
 8000c74:	4b36      	ldr	r3, [pc, #216]	@ (8000d50 <StartReceiveDataTask+0x104>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d037      	beq.n	8000cec <StartReceiveDataTask+0xa0>
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	dc5a      	bgt.n	8000d36 <StartReceiveDataTask+0xea>
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d002      	beq.n	8000c8a <StartReceiveDataTask+0x3e>
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d017      	beq.n	8000cb8 <StartReceiveDataTask+0x6c>
 8000c88:	e055      	b.n	8000d36 <StartReceiveDataTask+0xea>
	  {
	  	  case Wait_Marker:
	  		  if(recBuffer[0] == 'I' && recBuffer[1] == 'M' && recBuffer[2] == 'G' && recBuffer[3] == '0')
 8000c8a:	4b30      	ldr	r3, [pc, #192]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b49      	cmp	r3, #73	@ 0x49
 8000c90:	d14c      	bne.n	8000d2c <StartReceiveDataTask+0xe0>
 8000c92:	4b2e      	ldr	r3, [pc, #184]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000c94:	785b      	ldrb	r3, [r3, #1]
 8000c96:	2b4d      	cmp	r3, #77	@ 0x4d
 8000c98:	d148      	bne.n	8000d2c <StartReceiveDataTask+0xe0>
 8000c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000c9c:	789b      	ldrb	r3, [r3, #2]
 8000c9e:	2b47      	cmp	r3, #71	@ 0x47
 8000ca0:	d144      	bne.n	8000d2c <StartReceiveDataTask+0xe0>
 8000ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000ca4:	78db      	ldrb	r3, [r3, #3]
 8000ca6:	2b30      	cmp	r3, #48	@ 0x30
 8000ca8:	d140      	bne.n	8000d2c <StartReceiveDataTask+0xe0>
	  		  {
	  			  printf("marker was OK");
 8000caa:	482a      	ldr	r0, [pc, #168]	@ (8000d54 <StartReceiveDataTask+0x108>)
 8000cac:	f009 fda6 	bl	800a7fc <iprintf>
	  			  rxState = Wait_Length;
 8000cb0:	4b27      	ldr	r3, [pc, #156]	@ (8000d50 <StartReceiveDataTask+0x104>)
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	701a      	strb	r2, [r3, #0]
	  		  }
	  		  break;
 8000cb6:	e039      	b.n	8000d2c <StartReceiveDataTask+0xe0>
		  case Wait_Length:
			  if(recCount >= 7)
 8000cb8:	4b22      	ldr	r3, [pc, #136]	@ (8000d44 <StartReceiveDataTask+0xf8>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2b06      	cmp	r3, #6
 8000cbe:	d937      	bls.n	8000d30 <StartReceiveDataTask+0xe4>
			  {
				  imageLen = recBuffer[4] | (recBuffer[5] << 8) | (recBuffer[6] << 16) | (recBuffer[7] << 24);
 8000cc0:	4b22      	ldr	r3, [pc, #136]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000cc2:	791b      	ldrb	r3, [r3, #4]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	4b21      	ldr	r3, [pc, #132]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000cc8:	795b      	ldrb	r3, [r3, #5]
 8000cca:	021b      	lsls	r3, r3, #8
 8000ccc:	431a      	orrs	r2, r3
 8000cce:	4b1f      	ldr	r3, [pc, #124]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000cd0:	799b      	ldrb	r3, [r3, #6]
 8000cd2:	041b      	lsls	r3, r3, #16
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000cd8:	79db      	ldrb	r3, [r3, #7]
 8000cda:	061b      	lsls	r3, r3, #24
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8000d58 <StartReceiveDataTask+0x10c>)
 8000ce2:	601a      	str	r2, [r3, #0]
				  rxState = Read_Image;
 8000ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d50 <StartReceiveDataTask+0x104>)
 8000ce6:	2202      	movs	r2, #2
 8000ce8:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8000cea:	e021      	b.n	8000d30 <StartReceiveDataTask+0xe4>
		  case Read_Image:
			  if(recCount >= imageLen)
 8000cec:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <StartReceiveDataTask+0xf8>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <StartReceiveDataTask+0x10c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d31d      	bcc.n	8000d34 <StartReceiveDataTask+0xe8>
			  {
				  for(uint32_t i = 8; i <= imageLen; i++)
 8000cf8:	2308      	movs	r3, #8
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	e00d      	b.n	8000d1a <StartReceiveDataTask+0xce>
				  {
					  recordData[imageIndex++] = recBuffer[i];
 8000cfe:	4b17      	ldr	r3, [pc, #92]	@ (8000d5c <StartReceiveDataTask+0x110>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	1c5a      	adds	r2, r3, #1
 8000d04:	4915      	ldr	r1, [pc, #84]	@ (8000d5c <StartReceiveDataTask+0x110>)
 8000d06:	600a      	str	r2, [r1, #0]
 8000d08:	4910      	ldr	r1, [pc, #64]	@ (8000d4c <StartReceiveDataTask+0x100>)
 8000d0a:	68fa      	ldr	r2, [r7, #12]
 8000d0c:	440a      	add	r2, r1
 8000d0e:	7811      	ldrb	r1, [r2, #0]
 8000d10:	4a13      	ldr	r2, [pc, #76]	@ (8000d60 <StartReceiveDataTask+0x114>)
 8000d12:	54d1      	strb	r1, [r2, r3]
				  for(uint32_t i = 8; i <= imageLen; i++)
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	3301      	adds	r3, #1
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d58 <StartReceiveDataTask+0x10c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d9ec      	bls.n	8000cfe <StartReceiveDataTask+0xb2>
				  }
				  rxState = Wait_Marker;
 8000d24:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <StartReceiveDataTask+0x104>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 8000d2a:	e003      	b.n	8000d34 <StartReceiveDataTask+0xe8>
	  		  break;
 8000d2c:	bf00      	nop
 8000d2e:	e002      	b.n	8000d36 <StartReceiveDataTask+0xea>
			  break;
 8000d30:	bf00      	nop
 8000d32:	e000      	b.n	8000d36 <StartReceiveDataTask+0xea>
			  break;
 8000d34:	bf00      	nop
	  }
	  osDelay(1);
 8000d36:	2001      	movs	r0, #1
 8000d38:	f006 fd9a 	bl	8007870 <osDelay>
	  osSemaphoreWait(recDataSemaphoreHandle, osWaitForever);
 8000d3c:	e78a      	b.n	8000c54 <StartReceiveDataTask+0x8>
 8000d3e:	bf00      	nop
 8000d40:	20003d88 	.word	0x20003d88
 8000d44:	20003dd8 	.word	0x20003dd8
 8000d48:	20003dd4 	.word	0x20003dd4
 8000d4c:	20003de4 	.word	0x20003de4
 8000d50:	20012844 	.word	0x20012844
 8000d54:	0800b4e4 	.word	0x0800b4e4
 8000d58:	20003ddc 	.word	0x20003ddc
 8000d5c:	20003de0 	.word	0x20003de0
 8000d60:	2000b314 	.word	0x2000b314

08000d64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a04      	ldr	r2, [pc, #16]	@ (8000d84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d101      	bne.n	8000d7a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000d76:	f000 fc55 	bl	8001624 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40002000 	.word	0x40002000

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d96:	4802      	ldr	r0, [pc, #8]	@ (8000da0 <Error_Handler+0x18>)
 8000d98:	f001 fb44 	bl	8002424 <HAL_GPIO_WritePin>
 8000d9c:	e7f8      	b.n	8000d90 <Error_Handler+0x8>
 8000d9e:	bf00      	nop
 8000da0:	40021c00 	.word	0x40021c00

08000da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <HAL_MspInit+0x4c>)
 8000dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dae:	4a10      	ldr	r2, [pc, #64]	@ (8000df0 <HAL_MspInit+0x4c>)
 8000db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db6:	4b0e      	ldr	r3, [pc, #56]	@ (8000df0 <HAL_MspInit+0x4c>)
 8000db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <HAL_MspInit+0x4c>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000df0 <HAL_MspInit+0x4c>)
 8000dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dce:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <HAL_MspInit+0x4c>)
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd6:	603b      	str	r3, [r7, #0]
 8000dd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	210f      	movs	r1, #15
 8000dde:	f06f 0001 	mvn.w	r0, #1
 8000de2:	f000 fd1b 	bl	800181c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40023800 	.word	0x40023800

08000df4 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b0ae      	sub	sp, #184	@ 0xb8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e0c:	f107 0320 	add.w	r3, r7, #32
 8000e10:	2284      	movs	r2, #132	@ 0x84
 8000e12:	2100      	movs	r1, #0
 8000e14:	4618      	mov	r0, r3
 8000e16:	f009 fddb 	bl	800a9d0 <memset>
  if(hltdc->Instance==LTDC)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a74      	ldr	r2, [pc, #464]	@ (8000ff0 <HAL_LTDC_MspInit+0x1fc>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	f040 80e1 	bne.w	8000fe8 <HAL_LTDC_MspInit+0x1f4>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000e26:	2308      	movs	r3, #8
 8000e28:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 60;
 8000e2a:	233c      	movs	r3, #60	@ 0x3c
 8000e2c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000e32:	2302      	movs	r3, #2
 8000e34:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8000e36:	2300      	movs	r3, #0
 8000e38:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e42:	f107 0320 	add.w	r3, r7, #32
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 fa2c 	bl	80032a4 <HAL_RCCEx_PeriphCLKConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 8000e52:	f7ff ff99 	bl	8000d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000e56:	4b67      	ldr	r3, [pc, #412]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5a:	4a66      	ldr	r2, [pc, #408]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e62:	4b64      	ldr	r3, [pc, #400]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e6a:	61fb      	str	r3, [r7, #28]
 8000e6c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e6e:	4b61      	ldr	r3, [pc, #388]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a60      	ldr	r2, [pc, #384]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e74:	f043 0310 	orr.w	r3, r3, #16
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f003 0310 	and.w	r3, r3, #16
 8000e82:	61bb      	str	r3, [r7, #24]
 8000e84:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000e86:	4b5b      	ldr	r3, [pc, #364]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	4a5a      	ldr	r2, [pc, #360]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e92:	4b58      	ldr	r3, [pc, #352]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8000e9e:	4b55      	ldr	r3, [pc, #340]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a54      	ldr	r2, [pc, #336]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000ea4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b52      	ldr	r3, [pc, #328]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eb6:	4b4f      	ldr	r3, [pc, #316]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	4a4e      	ldr	r2, [pc, #312]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec2:	4b4c      	ldr	r3, [pc, #304]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ece:	4b49      	ldr	r3, [pc, #292]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	4a48      	ldr	r2, [pc, #288]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eda:	4b46      	ldr	r3, [pc, #280]	@ (8000ff4 <HAL_LTDC_MspInit+0x200>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ee2:	60bb      	str	r3, [r7, #8]
 8000ee4:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ee6:	2310      	movs	r3, #16
 8000ee8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eec:	2302      	movs	r3, #2
 8000eee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000efe:	230e      	movs	r3, #14
 8000f00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f04:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f08:	4619      	mov	r1, r3
 8000f0a:	483b      	ldr	r0, [pc, #236]	@ (8000ff8 <HAL_LTDC_MspInit+0x204>)
 8000f0c:	f001 f8c6 	bl	800209c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_11
 8000f10:	f64e 73c0 	movw	r3, #61376	@ 0xefc0
 8000f14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7|GPIO_PIN_9
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f2a:	230e      	movs	r3, #14
 8000f2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000f30:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f34:	4619      	mov	r1, r3
 8000f36:	4831      	ldr	r0, [pc, #196]	@ (8000ffc <HAL_LTDC_MspInit+0x208>)
 8000f38:	f001 f8b0 	bl	800209c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 8000f3c:	23f7      	movs	r3, #247	@ 0xf7
 8000f3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000f54:	230e      	movs	r3, #14
 8000f56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000f5a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4827      	ldr	r0, [pc, #156]	@ (8001000 <HAL_LTDC_MspInit+0x20c>)
 8000f62:	f001 f89b 	bl	800209c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000f80:	2309      	movs	r3, #9
 8000f82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f86:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	481d      	ldr	r0, [pc, #116]	@ (8001004 <HAL_LTDC_MspInit+0x210>)
 8000f8e:	f001 f885 	bl	800209c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
 8000f92:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8000f96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000fac:	230e      	movs	r3, #14
 8000fae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000fb2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4813      	ldr	r0, [pc, #76]	@ (8001008 <HAL_LTDC_MspInit+0x214>)
 8000fba:	f001 f86f 	bl	800209c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_2
 8000fbe:	233f      	movs	r3, #63	@ 0x3f
 8000fc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000fd6:	230e      	movs	r3, #14
 8000fd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000fdc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4806      	ldr	r0, [pc, #24]	@ (8000ffc <HAL_LTDC_MspInit+0x208>)
 8000fe4:	f001 f85a 	bl	800209c <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8000fe8:	bf00      	nop
 8000fea:	37b8      	adds	r7, #184	@ 0xb8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40016800 	.word	0x40016800
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40022400 	.word	0x40022400
 8001000:	40022800 	.word	0x40022800
 8001004:	40021800 	.word	0x40021800
 8001008:	40022000 	.word	0x40022000

0800100c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b0ac      	sub	sp, #176	@ 0xb0
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001024:	f107 0318 	add.w	r3, r7, #24
 8001028:	2284      	movs	r2, #132	@ 0x84
 800102a:	2100      	movs	r1, #0
 800102c:	4618      	mov	r0, r3
 800102e:	f009 fccf 	bl	800a9d0 <memset>
  if(hsd->Instance==SDMMC1)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a74      	ldr	r2, [pc, #464]	@ (8001208 <HAL_SD_MspInit+0x1fc>)
 8001038:	4293      	cmp	r3, r2
 800103a:	f040 80e0 	bne.w	80011fe <HAL_SD_MspInit+0x1f2>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 800103e:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8001042:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001044:	2300      	movs	r3, #0
 8001046:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001050:	f107 0318 	add.w	r3, r7, #24
 8001054:	4618      	mov	r0, r3
 8001056:	f002 f925 	bl	80032a4 <HAL_RCCEx_PeriphCLKConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 8001060:	f7ff fe92 	bl	8000d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001064:	4b69      	ldr	r3, [pc, #420]	@ (800120c <HAL_SD_MspInit+0x200>)
 8001066:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001068:	4a68      	ldr	r2, [pc, #416]	@ (800120c <HAL_SD_MspInit+0x200>)
 800106a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800106e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001070:	4b66      	ldr	r3, [pc, #408]	@ (800120c <HAL_SD_MspInit+0x200>)
 8001072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001078:	617b      	str	r3, [r7, #20]
 800107a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800107c:	4b63      	ldr	r3, [pc, #396]	@ (800120c <HAL_SD_MspInit+0x200>)
 800107e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001080:	4a62      	ldr	r2, [pc, #392]	@ (800120c <HAL_SD_MspInit+0x200>)
 8001082:	f043 0304 	orr.w	r3, r3, #4
 8001086:	6313      	str	r3, [r2, #48]	@ 0x30
 8001088:	4b60      	ldr	r3, [pc, #384]	@ (800120c <HAL_SD_MspInit+0x200>)
 800108a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108c:	f003 0304 	and.w	r3, r3, #4
 8001090:	613b      	str	r3, [r7, #16]
 8001092:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001094:	4b5d      	ldr	r3, [pc, #372]	@ (800120c <HAL_SD_MspInit+0x200>)
 8001096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001098:	4a5c      	ldr	r2, [pc, #368]	@ (800120c <HAL_SD_MspInit+0x200>)
 800109a:	f043 0308 	orr.w	r3, r3, #8
 800109e:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a0:	4b5a      	ldr	r3, [pc, #360]	@ (800120c <HAL_SD_MspInit+0x200>)
 80010a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a4:	f003 0308 	and.w	r3, r3, #8
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 80010ac:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80010b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b4:	2302      	movs	r3, #2
 80010b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c0:	2303      	movs	r3, #3
 80010c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80010c6:	230c      	movs	r3, #12
 80010c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010d0:	4619      	mov	r1, r3
 80010d2:	484f      	ldr	r0, [pc, #316]	@ (8001210 <HAL_SD_MspInit+0x204>)
 80010d4:	f000 ffe2 	bl	800209c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010d8:	2304      	movs	r3, #4
 80010da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ea:	2303      	movs	r3, #3
 80010ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80010f0:	230c      	movs	r3, #12
 80010f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010fa:	4619      	mov	r1, r3
 80010fc:	4845      	ldr	r0, [pc, #276]	@ (8001214 <HAL_SD_MspInit+0x208>)
 80010fe:	f000 ffcd 	bl	800209c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8001102:	4b45      	ldr	r3, [pc, #276]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001104:	4a45      	ldr	r2, [pc, #276]	@ (800121c <HAL_SD_MspInit+0x210>)
 8001106:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8001108:	4b43      	ldr	r3, [pc, #268]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 800110a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800110e:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001110:	4b41      	ldr	r3, [pc, #260]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001116:	4b40      	ldr	r3, [pc, #256]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800111c:	4b3e      	ldr	r3, [pc, #248]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 800111e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001122:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001124:	4b3c      	ldr	r3, [pc, #240]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001126:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800112a:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800112c:	4b3a      	ldr	r3, [pc, #232]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 800112e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001132:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001134:	4b38      	ldr	r3, [pc, #224]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001136:	2220      	movs	r2, #32
 8001138:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800113a:	4b37      	ldr	r3, [pc, #220]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 800113c:	2200      	movs	r2, #0
 800113e:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001140:	4b35      	ldr	r3, [pc, #212]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001142:	2204      	movs	r2, #4
 8001144:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001146:	4b34      	ldr	r3, [pc, #208]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001148:	2203      	movs	r2, #3
 800114a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 800114c:	4b32      	ldr	r3, [pc, #200]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 800114e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001152:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001154:	4b30      	ldr	r3, [pc, #192]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001156:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800115a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 800115c:	482e      	ldr	r0, [pc, #184]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 800115e:	f000 fb87 	bl	8001870 <HAL_DMA_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8001168:	f7ff fe0e 	bl	8000d88 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a2a      	ldr	r2, [pc, #168]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001170:	641a      	str	r2, [r3, #64]	@ 0x40
 8001172:	4a29      	ldr	r2, [pc, #164]	@ (8001218 <HAL_SD_MspInit+0x20c>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8001178:	4b29      	ldr	r3, [pc, #164]	@ (8001220 <HAL_SD_MspInit+0x214>)
 800117a:	4a2a      	ldr	r2, [pc, #168]	@ (8001224 <HAL_SD_MspInit+0x218>)
 800117c:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800117e:	4b28      	ldr	r3, [pc, #160]	@ (8001220 <HAL_SD_MspInit+0x214>)
 8001180:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001184:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001186:	4b26      	ldr	r3, [pc, #152]	@ (8001220 <HAL_SD_MspInit+0x214>)
 8001188:	2240      	movs	r2, #64	@ 0x40
 800118a:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800118c:	4b24      	ldr	r3, [pc, #144]	@ (8001220 <HAL_SD_MspInit+0x214>)
 800118e:	2200      	movs	r2, #0
 8001190:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001192:	4b23      	ldr	r3, [pc, #140]	@ (8001220 <HAL_SD_MspInit+0x214>)
 8001194:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001198:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800119a:	4b21      	ldr	r3, [pc, #132]	@ (8001220 <HAL_SD_MspInit+0x214>)
 800119c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011a0:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011a4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011a8:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 80011aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011ac:	2220      	movs	r2, #32
 80011ae:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011b8:	2204      	movs	r2, #4
 80011ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011be:	2203      	movs	r2, #3
 80011c0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 80011c2:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011c4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80011c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011cc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011d0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80011d2:	4813      	ldr	r0, [pc, #76]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011d4:	f000 fb4c 	bl	8001870 <HAL_DMA_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 80011de:	f7ff fdd3 	bl	8000d88 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001220 <HAL_SD_MspInit+0x214>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2105      	movs	r1, #5
 80011f2:	2031      	movs	r0, #49	@ 0x31
 80011f4:	f000 fb12 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80011f8:	2031      	movs	r0, #49	@ 0x31
 80011fa:	f000 fb2b 	bl	8001854 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80011fe:	bf00      	nop
 8001200:	37b0      	adds	r7, #176	@ 0xb0
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40012c00 	.word	0x40012c00
 800120c:	40023800 	.word	0x40023800
 8001210:	40020800 	.word	0x40020800
 8001214:	40020c00 	.word	0x40020c00
 8001218:	20000654 	.word	0x20000654
 800121c:	40026458 	.word	0x40026458
 8001220:	200006b4 	.word	0x200006b4
 8001224:	400264a0 	.word	0x400264a0

08001228 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b0aa      	sub	sp, #168	@ 0xa8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	2284      	movs	r2, #132	@ 0x84
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f009 fbc1 	bl	800a9d0 <memset>
  if(huart->Instance==USART6)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a25      	ldr	r2, [pc, #148]	@ (80012e8 <HAL_UART_MspInit+0xc0>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d143      	bne.n	80012e0 <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001258:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800125c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800125e:	2300      	movs	r3, #0
 8001260:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001262:	f107 0310 	add.w	r3, r7, #16
 8001266:	4618      	mov	r0, r3
 8001268:	f002 f81c 	bl	80032a4 <HAL_RCCEx_PeriphCLKConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001272:	f7ff fd89 	bl	8000d88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001276:	4b1d      	ldr	r3, [pc, #116]	@ (80012ec <HAL_UART_MspInit+0xc4>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127a:	4a1c      	ldr	r2, [pc, #112]	@ (80012ec <HAL_UART_MspInit+0xc4>)
 800127c:	f043 0320 	orr.w	r3, r3, #32
 8001280:	6453      	str	r3, [r2, #68]	@ 0x44
 8001282:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <HAL_UART_MspInit+0xc4>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001286:	f003 0320 	and.w	r3, r3, #32
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800128e:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <HAL_UART_MspInit+0xc4>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a16      	ldr	r2, [pc, #88]	@ (80012ec <HAL_UART_MspInit+0xc4>)
 8001294:	f043 0304 	orr.w	r3, r3, #4
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <HAL_UART_MspInit+0xc4>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	68bb      	ldr	r3, [r7, #8]
    /**USART6 GPIO Configuration
    PC7     ------> USART6_RX
    PC6     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80012a6:	23c0      	movs	r3, #192	@ 0xc0
 80012a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ac:	2302      	movs	r3, #2
 80012ae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80012be:	2308      	movs	r3, #8
 80012c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80012c8:	4619      	mov	r1, r3
 80012ca:	4809      	ldr	r0, [pc, #36]	@ (80012f0 <HAL_UART_MspInit+0xc8>)
 80012cc:	f000 fee6 	bl	800209c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2105      	movs	r1, #5
 80012d4:	2047      	movs	r0, #71	@ 0x47
 80012d6:	f000 faa1 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80012da:	2047      	movs	r0, #71	@ 0x47
 80012dc:	f000 faba 	bl	8001854 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 80012e0:	bf00      	nop
 80012e2:	37a8      	adds	r7, #168	@ 0xa8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40011400 	.word	0x40011400
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020800 	.word	0x40020800

080012f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08e      	sub	sp, #56	@ 0x38
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80012fc:	2300      	movs	r3, #0
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001300:	2300      	movs	r3, #0
 8001302:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001304:	4b33      	ldr	r3, [pc, #204]	@ (80013d4 <HAL_InitTick+0xe0>)
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	4a32      	ldr	r2, [pc, #200]	@ (80013d4 <HAL_InitTick+0xe0>)
 800130a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800130e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001310:	4b30      	ldr	r3, [pc, #192]	@ (80013d4 <HAL_InitTick+0xe0>)
 8001312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800131c:	f107 0210 	add.w	r2, r7, #16
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f001 ff8a 	bl	8003240 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800132c:	6a3b      	ldr	r3, [r7, #32]
 800132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001332:	2b00      	cmp	r3, #0
 8001334:	d103      	bne.n	800133e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001336:	f001 ff5b 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 800133a:	6378      	str	r0, [r7, #52]	@ 0x34
 800133c:	e004      	b.n	8001348 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800133e:	f001 ff57 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8001342:	4603      	mov	r3, r0
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800134a:	4a23      	ldr	r2, [pc, #140]	@ (80013d8 <HAL_InitTick+0xe4>)
 800134c:	fba2 2303 	umull	r2, r3, r2, r3
 8001350:	0c9b      	lsrs	r3, r3, #18
 8001352:	3b01      	subs	r3, #1
 8001354:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001356:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <HAL_InitTick+0xe8>)
 8001358:	4a21      	ldr	r2, [pc, #132]	@ (80013e0 <HAL_InitTick+0xec>)
 800135a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 800135c:	4b1f      	ldr	r3, [pc, #124]	@ (80013dc <HAL_InitTick+0xe8>)
 800135e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001362:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001364:	4a1d      	ldr	r2, [pc, #116]	@ (80013dc <HAL_InitTick+0xe8>)
 8001366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001368:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 800136a:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <HAL_InitTick+0xe8>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001370:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <HAL_InitTick+0xe8>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001376:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <HAL_InitTick+0xe8>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 800137c:	4817      	ldr	r0, [pc, #92]	@ (80013dc <HAL_InitTick+0xe8>)
 800137e:	f003 fca1 	bl	8004cc4 <HAL_TIM_Base_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001388:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800138c:	2b00      	cmp	r3, #0
 800138e:	d11b      	bne.n	80013c8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001390:	4812      	ldr	r0, [pc, #72]	@ (80013dc <HAL_InitTick+0xe8>)
 8001392:	f003 fcf9 	bl	8004d88 <HAL_TIM_Base_Start_IT>
 8001396:	4603      	mov	r3, r0
 8001398:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800139c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d111      	bne.n	80013c8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80013a4:	202d      	movs	r0, #45	@ 0x2d
 80013a6:	f000 fa55 	bl	8001854 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b0f      	cmp	r3, #15
 80013ae:	d808      	bhi.n	80013c2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 80013b0:	2200      	movs	r2, #0
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	202d      	movs	r0, #45	@ 0x2d
 80013b6:	f000 fa31 	bl	800181c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013ba:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <HAL_InitTick+0xf0>)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6013      	str	r3, [r2, #0]
 80013c0:	e002      	b.n	80013c8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80013c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3738      	adds	r7, #56	@ 0x38
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40023800 	.word	0x40023800
 80013d8:	431bde83 	.word	0x431bde83
 80013dc:	20012848 	.word	0x20012848
 80013e0:	40002000 	.word	0x40002000
 80013e4:	20000004 	.word	0x20000004

080013e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <NMI_Handler+0x4>

080013f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <HardFault_Handler+0x4>

080013f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <MemManage_Handler+0x4>

08001400 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <BusFault_Handler+0x4>

08001408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <UsageFault_Handler+0x4>

08001410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001424:	4802      	ldr	r0, [pc, #8]	@ (8001430 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001426:	f003 fd27 	bl	8004e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20012848 	.word	0x20012848

08001434 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001438:	4802      	ldr	r0, [pc, #8]	@ (8001444 <SDMMC1_IRQHandler+0x10>)
 800143a:	f002 fd9b 	bl	8003f74 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200005d0 	.word	0x200005d0

08001448 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 800144c:	4802      	ldr	r0, [pc, #8]	@ (8001458 <DMA2_Stream3_IRQHandler+0x10>)
 800144e:	f000 fbaf 	bl	8001bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000654 	.word	0x20000654

0800145c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001460:	4802      	ldr	r0, [pc, #8]	@ (800146c <DMA2_Stream6_IRQHandler+0x10>)
 8001462:	f000 fba5 	bl	8001bb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	200006b4 	.word	0x200006b4

08001470 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001474:	4802      	ldr	r0, [pc, #8]	@ (8001480 <USART6_IRQHandler+0x10>)
 8001476:	f003 ff85 	bl	8005384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000714 	.word	0x20000714

08001484 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b086      	sub	sp, #24
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	e00a      	b.n	80014ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001496:	f3af 8000 	nop.w
 800149a:	4601      	mov	r1, r0
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	1c5a      	adds	r2, r3, #1
 80014a0:	60ba      	str	r2, [r7, #8]
 80014a2:	b2ca      	uxtb	r2, r1
 80014a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	3301      	adds	r3, #1
 80014aa:	617b      	str	r3, [r7, #20]
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	dbf0      	blt.n	8001496 <_read+0x12>
  }

  return len;
 80014b4:	687b      	ldr	r3, [r7, #4]
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <_close>:
  }
  return len;
}

int _close(int file)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014e6:	605a      	str	r2, [r3, #4]
  return 0;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr

080014f6 <_isatty>:

int _isatty(int file)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001530:	4a14      	ldr	r2, [pc, #80]	@ (8001584 <_sbrk+0x5c>)
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <_sbrk+0x60>)
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d102      	bne.n	800154a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <_sbrk+0x64>)
 8001546:	4a12      	ldr	r2, [pc, #72]	@ (8001590 <_sbrk+0x68>)
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	429a      	cmp	r2, r3
 8001556:	d207      	bcs.n	8001568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001558:	f009 faf6 	bl	800ab48 <__errno>
 800155c:	4603      	mov	r3, r0
 800155e:	220c      	movs	r2, #12
 8001560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
 8001566:	e009      	b.n	800157c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001568:	4b08      	ldr	r3, [pc, #32]	@ (800158c <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156e:	4b07      	ldr	r3, [pc, #28]	@ (800158c <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <_sbrk+0x64>)
 8001578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157a:	68fb      	ldr	r3, [r7, #12]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20050000 	.word	0x20050000
 8001588:	00000400 	.word	0x00000400
 800158c:	20012894 	.word	0x20012894
 8001590:	20013ed8 	.word	0x20013ed8

08001594 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <SystemInit+0x20>)
 800159a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800159e:	4a05      	ldr	r2, [pc, #20]	@ (80015b4 <SystemInit+0x20>)
 80015a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015bc:	f7ff ffea 	bl	8001594 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015c2:	490d      	ldr	r1, [pc, #52]	@ (80015f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015c4:	4a0d      	ldr	r2, [pc, #52]	@ (80015fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c8:	e002      	b.n	80015d0 <LoopCopyDataInit>

080015ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ce:	3304      	adds	r3, #4

080015d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d4:	d3f9      	bcc.n	80015ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001600 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001604 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015dc:	e001      	b.n	80015e2 <LoopFillZerobss>

080015de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e0:	3204      	adds	r2, #4

080015e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e4:	d3fb      	bcc.n	80015de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015e6:	f009 fab5 	bl	800ab54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ea:	f7ff f857 	bl	800069c <main>
  bx  lr    
 80015ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015f0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80015fc:	0800b584 	.word	0x0800b584
  ldr r2, =_sbss
 8001600:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001604:	20013ed4 	.word	0x20013ed4

08001608 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001608:	e7fe      	b.n	8001608 <ADC_IRQHandler>

0800160a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160e:	2003      	movs	r0, #3
 8001610:	f000 f8f9 	bl	8001806 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001614:	200f      	movs	r0, #15
 8001616:	f7ff fe6d 	bl	80012f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800161a:	f7ff fbc3 	bl	8000da4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_IncTick+0x20>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_IncTick+0x24>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4413      	add	r3, r2
 8001634:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <HAL_IncTick+0x24>)
 8001636:	6013      	str	r3, [r2, #0]
}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	20000008 	.word	0x20000008
 8001648:	20012898 	.word	0x20012898

0800164c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return uwTick;
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <HAL_GetTick+0x14>)
 8001652:	681b      	ldr	r3, [r3, #0]
}
 8001654:	4618      	mov	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20012898 	.word	0x20012898

08001664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800166c:	f7ff ffee 	bl	800164c <HAL_GetTick>
 8001670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800167c:	d005      	beq.n	800168a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800167e:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <HAL_Delay+0x44>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	461a      	mov	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	4413      	add	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800168a:	bf00      	nop
 800168c:	f7ff ffde 	bl	800164c <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	429a      	cmp	r2, r3
 800169a:	d8f7      	bhi.n	800168c <HAL_Delay+0x28>
  {
  }
}
 800169c:	bf00      	nop
 800169e:	bf00      	nop
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000008 	.word	0x20000008

080016ac <__NVIC_SetPriorityGrouping>:
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016bc:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <__NVIC_SetPriorityGrouping+0x40>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016c8:	4013      	ands	r3, r2
 80016ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016d4:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <__NVIC_SetPriorityGrouping+0x44>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016da:	4a04      	ldr	r2, [pc, #16]	@ (80016ec <__NVIC_SetPriorityGrouping+0x40>)
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	60d3      	str	r3, [r2, #12]
}
 80016e0:	bf00      	nop
 80016e2:	3714      	adds	r7, #20
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	e000ed00 	.word	0xe000ed00
 80016f0:	05fa0000 	.word	0x05fa0000

080016f4 <__NVIC_GetPriorityGrouping>:
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016f8:	4b04      	ldr	r3, [pc, #16]	@ (800170c <__NVIC_GetPriorityGrouping+0x18>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	0a1b      	lsrs	r3, r3, #8
 80016fe:	f003 0307 	and.w	r3, r3, #7
}
 8001702:	4618      	mov	r0, r3
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <__NVIC_EnableIRQ>:
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	2b00      	cmp	r3, #0
 8001720:	db0b      	blt.n	800173a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	f003 021f 	and.w	r2, r3, #31
 8001728:	4907      	ldr	r1, [pc, #28]	@ (8001748 <__NVIC_EnableIRQ+0x38>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	095b      	lsrs	r3, r3, #5
 8001730:	2001      	movs	r0, #1
 8001732:	fa00 f202 	lsl.w	r2, r0, r2
 8001736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	e000e100 	.word	0xe000e100

0800174c <__NVIC_SetPriority>:
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	6039      	str	r1, [r7, #0]
 8001756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175c:	2b00      	cmp	r3, #0
 800175e:	db0a      	blt.n	8001776 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	b2da      	uxtb	r2, r3
 8001764:	490c      	ldr	r1, [pc, #48]	@ (8001798 <__NVIC_SetPriority+0x4c>)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	0112      	lsls	r2, r2, #4
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	440b      	add	r3, r1
 8001770:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001774:	e00a      	b.n	800178c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4908      	ldr	r1, [pc, #32]	@ (800179c <__NVIC_SetPriority+0x50>)
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	3b04      	subs	r3, #4
 8001784:	0112      	lsls	r2, r2, #4
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	440b      	add	r3, r1
 800178a:	761a      	strb	r2, [r3, #24]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	e000e100 	.word	0xe000e100
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <NVIC_EncodePriority>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	@ 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f1c3 0307 	rsb	r3, r3, #7
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	bf28      	it	cs
 80017be:	2304      	movcs	r3, #4
 80017c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	3304      	adds	r3, #4
 80017c6:	2b06      	cmp	r3, #6
 80017c8:	d902      	bls.n	80017d0 <NVIC_EncodePriority+0x30>
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3b03      	subs	r3, #3
 80017ce:	e000      	b.n	80017d2 <NVIC_EncodePriority+0x32>
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d4:	f04f 32ff 	mov.w	r2, #4294967295
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43da      	mvns	r2, r3
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	401a      	ands	r2, r3
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017e8:	f04f 31ff 	mov.w	r1, #4294967295
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	fa01 f303 	lsl.w	r3, r1, r3
 80017f2:	43d9      	mvns	r1, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f8:	4313      	orrs	r3, r2
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3724      	adds	r7, #36	@ 0x24
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff ff4c 	bl	80016ac <__NVIC_SetPriorityGrouping>
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	4603      	mov	r3, r0
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
 8001828:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800182e:	f7ff ff61 	bl	80016f4 <__NVIC_GetPriorityGrouping>
 8001832:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	68b9      	ldr	r1, [r7, #8]
 8001838:	6978      	ldr	r0, [r7, #20]
 800183a:	f7ff ffb1 	bl	80017a0 <NVIC_EncodePriority>
 800183e:	4602      	mov	r2, r0
 8001840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001844:	4611      	mov	r1, r2
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff ff80 	bl	800174c <__NVIC_SetPriority>
}
 800184c:	bf00      	nop
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff ff54 	bl	8001710 <__NVIC_EnableIRQ>
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800187c:	f7ff fee6 	bl	800164c <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d101      	bne.n	800188c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e099      	b.n	80019c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2202      	movs	r2, #2
 8001890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f022 0201 	bic.w	r2, r2, #1
 80018aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018ac:	e00f      	b.n	80018ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018ae:	f7ff fecd 	bl	800164c <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b05      	cmp	r3, #5
 80018ba:	d908      	bls.n	80018ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2220      	movs	r2, #32
 80018c0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2203      	movs	r2, #3
 80018c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e078      	b.n	80019c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1e8      	bne.n	80018ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	4b38      	ldr	r3, [pc, #224]	@ (80019c8 <HAL_DMA_Init+0x158>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001906:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001912:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	4313      	orrs	r3, r2
 800191e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001924:	2b04      	cmp	r3, #4
 8001926:	d107      	bne.n	8001938 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001930:	4313      	orrs	r3, r2
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	4313      	orrs	r3, r2
 8001936:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	697a      	ldr	r2, [r7, #20]
 800193e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	f023 0307 	bic.w	r3, r3, #7
 800194e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	4313      	orrs	r3, r2
 8001958:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195e:	2b04      	cmp	r3, #4
 8001960:	d117      	bne.n	8001992 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	4313      	orrs	r3, r2
 800196a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00e      	beq.n	8001992 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f000 fb15 	bl	8001fa4 <DMA_CheckFifoParam>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d008      	beq.n	8001992 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2240      	movs	r2, #64	@ 0x40
 8001984:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800198e:	2301      	movs	r3, #1
 8001990:	e016      	b.n	80019c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	697a      	ldr	r2, [r7, #20]
 8001998:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 facc 	bl	8001f38 <DMA_CalcBaseAndBitshift>
 80019a0:	4603      	mov	r3, r0
 80019a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019a8:	223f      	movs	r2, #63	@ 0x3f
 80019aa:	409a      	lsls	r2, r3
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	f010803f 	.word	0xf010803f

080019cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
 80019d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d101      	bne.n	80019f2 <HAL_DMA_Start_IT+0x26>
 80019ee:	2302      	movs	r3, #2
 80019f0:	e048      	b.n	8001a84 <HAL_DMA_Start_IT+0xb8>
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2201      	movs	r2, #1
 80019f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d137      	bne.n	8001a76 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f000 fa5e 	bl	8001edc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a24:	223f      	movs	r2, #63	@ 0x3f
 8001a26:	409a      	lsls	r2, r3
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f042 0216 	orr.w	r2, r2, #22
 8001a3a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	695a      	ldr	r2, [r3, #20]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a4a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d007      	beq.n	8001a64 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f042 0208 	orr.w	r2, r2, #8
 8001a62:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	e005      	b.n	8001a82 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a98:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a9a:	f7ff fdd7 	bl	800164c <HAL_GetTick>
 8001a9e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d008      	beq.n	8001abe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2280      	movs	r2, #128	@ 0x80
 8001ab0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e052      	b.n	8001b64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0216 	bic.w	r2, r2, #22
 8001acc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	695a      	ldr	r2, [r3, #20]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001adc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d103      	bne.n	8001aee <HAL_DMA_Abort+0x62>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d007      	beq.n	8001afe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 0208 	bic.w	r2, r2, #8
 8001afc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 0201 	bic.w	r2, r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b0e:	e013      	b.n	8001b38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b10:	f7ff fd9c 	bl	800164c <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b05      	cmp	r3, #5
 8001b1c:	d90c      	bls.n	8001b38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2220      	movs	r2, #32
 8001b22:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2203      	movs	r2, #3
 8001b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e015      	b.n	8001b64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1e4      	bne.n	8001b10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b4a:	223f      	movs	r2, #63	@ 0x3f
 8001b4c:	409a      	lsls	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2201      	movs	r2, #1
 8001b56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d004      	beq.n	8001b8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2280      	movs	r2, #128	@ 0x80
 8001b84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e00c      	b.n	8001ba4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2205      	movs	r2, #5
 8001b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 0201 	bic.w	r2, r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001bbc:	4b8e      	ldr	r3, [pc, #568]	@ (8001df8 <HAL_DMA_IRQHandler+0x248>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a8e      	ldr	r2, [pc, #568]	@ (8001dfc <HAL_DMA_IRQHandler+0x24c>)
 8001bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc6:	0a9b      	lsrs	r3, r3, #10
 8001bc8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bda:	2208      	movs	r2, #8
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4013      	ands	r3, r2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d01a      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d013      	beq.n	8001c1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f022 0204 	bic.w	r2, r2, #4
 8001c02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	2208      	movs	r2, #8
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c14:	f043 0201 	orr.w	r2, r3, #1
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c20:	2201      	movs	r2, #1
 8001c22:	409a      	lsls	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d012      	beq.n	8001c52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00b      	beq.n	8001c52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3e:	2201      	movs	r2, #1
 8001c40:	409a      	lsls	r2, r3
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c4a:	f043 0202 	orr.w	r2, r3, #2
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c56:	2204      	movs	r2, #4
 8001c58:	409a      	lsls	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d012      	beq.n	8001c88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d00b      	beq.n	8001c88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c74:	2204      	movs	r2, #4
 8001c76:	409a      	lsls	r2, r3
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c80:	f043 0204 	orr.w	r2, r3, #4
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8c:	2210      	movs	r2, #16
 8001c8e:	409a      	lsls	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4013      	ands	r3, r2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d043      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d03c      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001caa:	2210      	movs	r2, #16
 8001cac:	409a      	lsls	r2, r3
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d018      	beq.n	8001cf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d108      	bne.n	8001ce0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d024      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	4798      	blx	r3
 8001cde:	e01f      	b.n	8001d20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d01b      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	4798      	blx	r3
 8001cf0:	e016      	b.n	8001d20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d107      	bne.n	8001d10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0208 	bic.w	r2, r2, #8
 8001d0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d003      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d24:	2220      	movs	r2, #32
 8001d26:	409a      	lsls	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f000 808f 	beq.w	8001e50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0310 	and.w	r3, r3, #16
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 8087 	beq.w	8001e50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d46:	2220      	movs	r2, #32
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b05      	cmp	r3, #5
 8001d58:	d136      	bne.n	8001dc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0216 	bic.w	r2, r2, #22
 8001d68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	695a      	ldr	r2, [r3, #20]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d103      	bne.n	8001d8a <HAL_DMA_IRQHandler+0x1da>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 0208 	bic.w	r2, r2, #8
 8001d98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d9e:	223f      	movs	r2, #63	@ 0x3f
 8001da0:	409a      	lsls	r2, r3
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d07e      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	4798      	blx	r3
        }
        return;
 8001dc6:	e079      	b.n	8001ebc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d01d      	beq.n	8001e12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d10d      	bne.n	8001e00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d031      	beq.n	8001e50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	4798      	blx	r3
 8001df4:	e02c      	b.n	8001e50 <HAL_DMA_IRQHandler+0x2a0>
 8001df6:	bf00      	nop
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d023      	beq.n	8001e50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	4798      	blx	r3
 8001e10:	e01e      	b.n	8001e50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d10f      	bne.n	8001e40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0210 	bic.w	r2, r2, #16
 8001e2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d032      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d022      	beq.n	8001eaa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2205      	movs	r2, #5
 8001e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 0201 	bic.w	r2, r2, #1
 8001e7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d307      	bcc.n	8001e98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1f2      	bne.n	8001e7c <HAL_DMA_IRQHandler+0x2cc>
 8001e96:	e000      	b.n	8001e9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d005      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	4798      	blx	r3
 8001eba:	e000      	b.n	8001ebe <HAL_DMA_IRQHandler+0x30e>
        return;
 8001ebc:	bf00      	nop
    }
  }
}
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
 8001ee8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001ef8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b40      	cmp	r3, #64	@ 0x40
 8001f08:	d108      	bne.n	8001f1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f1a:	e007      	b.n	8001f2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	60da      	str	r2, [r3, #12]
}
 8001f2c:	bf00      	nop
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	3b10      	subs	r3, #16
 8001f48:	4a13      	ldr	r2, [pc, #76]	@ (8001f98 <DMA_CalcBaseAndBitshift+0x60>)
 8001f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4e:	091b      	lsrs	r3, r3, #4
 8001f50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f52:	4a12      	ldr	r2, [pc, #72]	@ (8001f9c <DMA_CalcBaseAndBitshift+0x64>)
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4413      	add	r3, r2
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	d908      	bls.n	8001f78 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <DMA_CalcBaseAndBitshift+0x68>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	1d1a      	adds	r2, r3, #4
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f76:	e006      	b.n	8001f86 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <DMA_CalcBaseAndBitshift+0x68>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	aaaaaaab 	.word	0xaaaaaaab
 8001f9c:	0800b524 	.word	0x0800b524
 8001fa0:	fffffc00 	.word	0xfffffc00

08001fa4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fac:	2300      	movs	r3, #0
 8001fae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d11f      	bne.n	8001ffe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	d856      	bhi.n	8002072 <DMA_CheckFifoParam+0xce>
 8001fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8001fcc <DMA_CheckFifoParam+0x28>)
 8001fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fca:	bf00      	nop
 8001fcc:	08001fdd 	.word	0x08001fdd
 8001fd0:	08001fef 	.word	0x08001fef
 8001fd4:	08001fdd 	.word	0x08001fdd
 8001fd8:	08002073 	.word	0x08002073
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d046      	beq.n	8002076 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fec:	e043      	b.n	8002076 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ff6:	d140      	bne.n	800207a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ffc:	e03d      	b.n	800207a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002006:	d121      	bne.n	800204c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	2b03      	cmp	r3, #3
 800200c:	d837      	bhi.n	800207e <DMA_CheckFifoParam+0xda>
 800200e:	a201      	add	r2, pc, #4	@ (adr r2, 8002014 <DMA_CheckFifoParam+0x70>)
 8002010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002014:	08002025 	.word	0x08002025
 8002018:	0800202b 	.word	0x0800202b
 800201c:	08002025 	.word	0x08002025
 8002020:	0800203d 	.word	0x0800203d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	73fb      	strb	r3, [r7, #15]
      break;
 8002028:	e030      	b.n	800208c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d025      	beq.n	8002082 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800203a:	e022      	b.n	8002082 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002040:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002044:	d11f      	bne.n	8002086 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800204a:	e01c      	b.n	8002086 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	2b02      	cmp	r3, #2
 8002050:	d903      	bls.n	800205a <DMA_CheckFifoParam+0xb6>
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d003      	beq.n	8002060 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002058:	e018      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	73fb      	strb	r3, [r7, #15]
      break;
 800205e:	e015      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002064:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00e      	beq.n	800208a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	73fb      	strb	r3, [r7, #15]
      break;
 8002070:	e00b      	b.n	800208a <DMA_CheckFifoParam+0xe6>
      break;
 8002072:	bf00      	nop
 8002074:	e00a      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      break;
 8002076:	bf00      	nop
 8002078:	e008      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      break;
 800207a:	bf00      	nop
 800207c:	e006      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      break;
 800207e:	bf00      	nop
 8002080:	e004      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      break;
 8002082:	bf00      	nop
 8002084:	e002      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      break;   
 8002086:	bf00      	nop
 8002088:	e000      	b.n	800208c <DMA_CheckFifoParam+0xe8>
      break;
 800208a:	bf00      	nop
    }
  } 
  
  return status; 
 800208c:	7bfb      	ldrb	r3, [r7, #15]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop

0800209c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800209c:	b480      	push	{r7}
 800209e:	b089      	sub	sp, #36	@ 0x24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80020b6:	2300      	movs	r3, #0
 80020b8:	61fb      	str	r3, [r7, #28]
 80020ba:	e175      	b.n	80023a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80020bc:	2201      	movs	r2, #1
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	4013      	ands	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	f040 8164 	bne.w	80023a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d005      	beq.n	80020f2 <HAL_GPIO_Init+0x56>
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 0303 	and.w	r3, r3, #3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d130      	bne.n	8002154 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	2203      	movs	r2, #3
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43db      	mvns	r3, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4013      	ands	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002128:	2201      	movs	r2, #1
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	4013      	ands	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	f003 0201 	and.w	r2, r3, #1
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0303 	and.w	r3, r3, #3
 800215c:	2b03      	cmp	r3, #3
 800215e:	d017      	beq.n	8002190 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	2203      	movs	r2, #3
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	4313      	orrs	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d123      	bne.n	80021e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	08da      	lsrs	r2, r3, #3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3208      	adds	r2, #8
 80021a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	f003 0307 	and.w	r3, r3, #7
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	220f      	movs	r2, #15
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	691a      	ldr	r2, [r3, #16]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	08da      	lsrs	r2, r3, #3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	3208      	adds	r2, #8
 80021de:	69b9      	ldr	r1, [r7, #24]
 80021e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	2203      	movs	r2, #3
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	4013      	ands	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f003 0203 	and.w	r2, r3, #3
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	4313      	orrs	r3, r2
 8002210:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002220:	2b00      	cmp	r3, #0
 8002222:	f000 80be 	beq.w	80023a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002226:	4b66      	ldr	r3, [pc, #408]	@ (80023c0 <HAL_GPIO_Init+0x324>)
 8002228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222a:	4a65      	ldr	r2, [pc, #404]	@ (80023c0 <HAL_GPIO_Init+0x324>)
 800222c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002230:	6453      	str	r3, [r2, #68]	@ 0x44
 8002232:	4b63      	ldr	r3, [pc, #396]	@ (80023c0 <HAL_GPIO_Init+0x324>)
 8002234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800223e:	4a61      	ldr	r2, [pc, #388]	@ (80023c4 <HAL_GPIO_Init+0x328>)
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	089b      	lsrs	r3, r3, #2
 8002244:	3302      	adds	r3, #2
 8002246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800224a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	220f      	movs	r2, #15
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43db      	mvns	r3, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4013      	ands	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a58      	ldr	r2, [pc, #352]	@ (80023c8 <HAL_GPIO_Init+0x32c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d037      	beq.n	80022da <HAL_GPIO_Init+0x23e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a57      	ldr	r2, [pc, #348]	@ (80023cc <HAL_GPIO_Init+0x330>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d031      	beq.n	80022d6 <HAL_GPIO_Init+0x23a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a56      	ldr	r2, [pc, #344]	@ (80023d0 <HAL_GPIO_Init+0x334>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d02b      	beq.n	80022d2 <HAL_GPIO_Init+0x236>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a55      	ldr	r2, [pc, #340]	@ (80023d4 <HAL_GPIO_Init+0x338>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d025      	beq.n	80022ce <HAL_GPIO_Init+0x232>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a54      	ldr	r2, [pc, #336]	@ (80023d8 <HAL_GPIO_Init+0x33c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d01f      	beq.n	80022ca <HAL_GPIO_Init+0x22e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a53      	ldr	r2, [pc, #332]	@ (80023dc <HAL_GPIO_Init+0x340>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d019      	beq.n	80022c6 <HAL_GPIO_Init+0x22a>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a52      	ldr	r2, [pc, #328]	@ (80023e0 <HAL_GPIO_Init+0x344>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <HAL_GPIO_Init+0x226>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a51      	ldr	r2, [pc, #324]	@ (80023e4 <HAL_GPIO_Init+0x348>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00d      	beq.n	80022be <HAL_GPIO_Init+0x222>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a50      	ldr	r2, [pc, #320]	@ (80023e8 <HAL_GPIO_Init+0x34c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d007      	beq.n	80022ba <HAL_GPIO_Init+0x21e>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a4f      	ldr	r2, [pc, #316]	@ (80023ec <HAL_GPIO_Init+0x350>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_GPIO_Init+0x21a>
 80022b2:	2309      	movs	r3, #9
 80022b4:	e012      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022b6:	230a      	movs	r3, #10
 80022b8:	e010      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022ba:	2308      	movs	r3, #8
 80022bc:	e00e      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022be:	2307      	movs	r3, #7
 80022c0:	e00c      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022c2:	2306      	movs	r3, #6
 80022c4:	e00a      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022c6:	2305      	movs	r3, #5
 80022c8:	e008      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022ca:	2304      	movs	r3, #4
 80022cc:	e006      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022ce:	2303      	movs	r3, #3
 80022d0:	e004      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022d2:	2302      	movs	r3, #2
 80022d4:	e002      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <HAL_GPIO_Init+0x240>
 80022da:	2300      	movs	r3, #0
 80022dc:	69fa      	ldr	r2, [r7, #28]
 80022de:	f002 0203 	and.w	r2, r2, #3
 80022e2:	0092      	lsls	r2, r2, #2
 80022e4:	4093      	lsls	r3, r2
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022ec:	4935      	ldr	r1, [pc, #212]	@ (80023c4 <HAL_GPIO_Init+0x328>)
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	089b      	lsrs	r3, r3, #2
 80022f2:	3302      	adds	r3, #2
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022fa:	4b3d      	ldr	r3, [pc, #244]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	43db      	mvns	r3, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4013      	ands	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800231e:	4a34      	ldr	r2, [pc, #208]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002324:	4b32      	ldr	r3, [pc, #200]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002348:	4a29      	ldr	r2, [pc, #164]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800234e:	4b28      	ldr	r3, [pc, #160]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002372:	4a1f      	ldr	r2, [pc, #124]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002378:	4b1d      	ldr	r3, [pc, #116]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	43db      	mvns	r3, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4013      	ands	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800239c:	4a14      	ldr	r2, [pc, #80]	@ (80023f0 <HAL_GPIO_Init+0x354>)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3301      	adds	r3, #1
 80023a6:	61fb      	str	r3, [r7, #28]
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	2b0f      	cmp	r3, #15
 80023ac:	f67f ae86 	bls.w	80020bc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	3724      	adds	r7, #36	@ 0x24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40013800 	.word	0x40013800
 80023c8:	40020000 	.word	0x40020000
 80023cc:	40020400 	.word	0x40020400
 80023d0:	40020800 	.word	0x40020800
 80023d4:	40020c00 	.word	0x40020c00
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40021400 	.word	0x40021400
 80023e0:	40021800 	.word	0x40021800
 80023e4:	40021c00 	.word	0x40021c00
 80023e8:	40022000 	.word	0x40022000
 80023ec:	40022400 	.word	0x40022400
 80023f0:	40013c00 	.word	0x40013c00

080023f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691a      	ldr	r2, [r3, #16]
 8002404:	887b      	ldrh	r3, [r7, #2]
 8002406:	4013      	ands	r3, r2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d002      	beq.n	8002412 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	e001      	b.n	8002416 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002412:	2300      	movs	r3, #0
 8002414:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002416:	7bfb      	ldrb	r3, [r7, #15]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	807b      	strh	r3, [r7, #2]
 8002430:	4613      	mov	r3, r2
 8002432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002434:	787b      	ldrb	r3, [r7, #1]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800243a:	887a      	ldrh	r2, [r7, #2]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002440:	e003      	b.n	800244a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002442:	887b      	ldrh	r3, [r7, #2]
 8002444:	041a      	lsls	r2, r3, #16
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	619a      	str	r2, [r3, #24]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr

08002456 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002456:	b480      	push	{r7}
 8002458:	b085      	sub	sp, #20
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002468:	887a      	ldrh	r2, [r7, #2]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4013      	ands	r3, r2
 800246e:	041a      	lsls	r2, r3, #16
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43d9      	mvns	r1, r3
 8002474:	887b      	ldrh	r3, [r7, #2]
 8002476:	400b      	ands	r3, r1
 8002478:	431a      	orrs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	619a      	str	r2, [r3, #24]
}
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b084      	sub	sp, #16
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d101      	bne.n	800249c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e08f      	b.n	80025bc <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d106      	bne.n	80024b6 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7fe fc9f 	bl	8000df4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2202      	movs	r2, #2
 80024ba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699a      	ldr	r2, [r3, #24]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80024cc:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6999      	ldr	r1, [r3, #24]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80024e2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	041b      	lsls	r3, r3, #16
 80024f8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6999      	ldr	r1, [r3, #24]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	430a      	orrs	r2, r1
 8002506:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	041b      	lsls	r3, r3, #16
 800250e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a19      	ldr	r1, [r3, #32]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	430a      	orrs	r2, r1
 800251c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002522:	041b      	lsls	r3, r3, #16
 8002524:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	430a      	orrs	r2, r1
 8002532:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002538:	041b      	lsls	r3, r3, #16
 800253a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68fa      	ldr	r2, [r7, #12]
 8002546:	430a      	orrs	r2, r1
 8002548:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002550:	021b      	lsls	r3, r3, #8
 8002552:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800255a:	041b      	lsls	r3, r3, #16
 800255c:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800256c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4313      	orrs	r3, r2
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8002580:	431a      	orrs	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 0206 	orr.w	r2, r2, #6
 8002598:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	699a      	ldr	r2, [r3, #24]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f042 0201 	orr.w	r2, r2, #1
 80025a8:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80025c4:	b5b0      	push	{r4, r5, r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_LTDC_ConfigLayer+0x1a>
 80025da:	2302      	movs	r3, #2
 80025dc:	e02c      	b.n	8002638 <HAL_LTDC_ConfigLayer+0x74>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2202      	movs	r2, #2
 80025ea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2134      	movs	r1, #52	@ 0x34
 80025f4:	fb01 f303 	mul.w	r3, r1, r3
 80025f8:	4413      	add	r3, r2
 80025fa:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	4614      	mov	r4, r2
 8002602:	461d      	mov	r5, r3
 8002604:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002606:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800260a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800260c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800260e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002610:	682b      	ldr	r3, [r5, #0]
 8002612:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	68b9      	ldr	r1, [r7, #8]
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f000 f811 	bl	8002640 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2201      	movs	r2, #1
 8002624:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bdb0      	pop	{r4, r5, r7, pc}

08002640 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002640:	b480      	push	{r7}
 8002642:	b089      	sub	sp, #36	@ 0x24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	0c1b      	lsrs	r3, r3, #16
 8002658:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800265c:	4413      	add	r3, r2
 800265e:	041b      	lsls	r3, r3, #16
 8002660:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	01db      	lsls	r3, r3, #7
 800266c:	4413      	add	r3, r2
 800266e:	3384      	adds	r3, #132	@ 0x84
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	4611      	mov	r1, r2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	01d2      	lsls	r2, r2, #7
 800267c:	440a      	add	r2, r1
 800267e:	3284      	adds	r2, #132	@ 0x84
 8002680:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002684:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	0c1b      	lsrs	r3, r3, #16
 8002692:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002696:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002698:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4619      	mov	r1, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	01db      	lsls	r3, r3, #7
 80026a4:	440b      	add	r3, r1
 80026a6:	3384      	adds	r3, #132	@ 0x84
 80026a8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80026ae:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026be:	4413      	add	r3, r2
 80026c0:	041b      	lsls	r3, r3, #16
 80026c2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	01db      	lsls	r3, r3, #7
 80026ce:	4413      	add	r3, r2
 80026d0:	3384      	adds	r3, #132	@ 0x84
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	4611      	mov	r1, r2
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	01d2      	lsls	r2, r2, #7
 80026de:	440a      	add	r2, r1
 80026e0:	3284      	adds	r2, #132	@ 0x84
 80026e2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80026e6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026f6:	4413      	add	r3, r2
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4619      	mov	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	01db      	lsls	r3, r3, #7
 8002704:	440b      	add	r3, r1
 8002706:	3384      	adds	r3, #132	@ 0x84
 8002708:	4619      	mov	r1, r3
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	4313      	orrs	r3, r2
 800270e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	01db      	lsls	r3, r3, #7
 800271a:	4413      	add	r3, r2
 800271c:	3384      	adds	r3, #132	@ 0x84
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	4611      	mov	r1, r2
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	01d2      	lsls	r2, r2, #7
 800272a:	440a      	add	r2, r1
 800272c:	3284      	adds	r2, #132	@ 0x84
 800272e:	f023 0307 	bic.w	r3, r3, #7
 8002732:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	461a      	mov	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	01db      	lsls	r3, r3, #7
 800273e:	4413      	add	r3, r2
 8002740:	3384      	adds	r3, #132	@ 0x84
 8002742:	461a      	mov	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800275a:	041b      	lsls	r3, r3, #16
 800275c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	061b      	lsls	r3, r3, #24
 8002764:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800276c:	461a      	mov	r2, r3
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	431a      	orrs	r2, r3
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	431a      	orrs	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4619      	mov	r1, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	01db      	lsls	r3, r3, #7
 8002780:	440b      	add	r3, r1
 8002782:	3384      	adds	r3, #132	@ 0x84
 8002784:	4619      	mov	r1, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	4313      	orrs	r3, r2
 800278a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	461a      	mov	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	01db      	lsls	r3, r3, #7
 8002796:	4413      	add	r3, r2
 8002798:	3384      	adds	r3, #132	@ 0x84
 800279a:	695b      	ldr	r3, [r3, #20]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	4611      	mov	r1, r2
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	01d2      	lsls	r2, r2, #7
 80027a6:	440a      	add	r2, r1
 80027a8:	3284      	adds	r2, #132	@ 0x84
 80027aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027ae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	01db      	lsls	r3, r3, #7
 80027ba:	4413      	add	r3, r2
 80027bc:	3384      	adds	r3, #132	@ 0x84
 80027be:	461a      	mov	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	695b      	ldr	r3, [r3, #20]
 80027c4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	461a      	mov	r2, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	01db      	lsls	r3, r3, #7
 80027d0:	4413      	add	r3, r2
 80027d2:	3384      	adds	r3, #132	@ 0x84
 80027d4:	69da      	ldr	r2, [r3, #28]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4619      	mov	r1, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	01db      	lsls	r3, r3, #7
 80027e0:	440b      	add	r3, r1
 80027e2:	3384      	adds	r3, #132	@ 0x84
 80027e4:	4619      	mov	r1, r3
 80027e6:	4b4f      	ldr	r3, [pc, #316]	@ (8002924 <LTDC_SetConfig+0x2e4>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	69da      	ldr	r2, [r3, #28]
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	68f9      	ldr	r1, [r7, #12]
 80027f6:	6809      	ldr	r1, [r1, #0]
 80027f8:	4608      	mov	r0, r1
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	01c9      	lsls	r1, r1, #7
 80027fe:	4401      	add	r1, r0
 8002800:	3184      	adds	r1, #132	@ 0x84
 8002802:	4313      	orrs	r3, r2
 8002804:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	01db      	lsls	r3, r3, #7
 8002810:	4413      	add	r3, r2
 8002812:	3384      	adds	r3, #132	@ 0x84
 8002814:	461a      	mov	r2, r3
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800281a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d102      	bne.n	800282a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8002824:	2304      	movs	r3, #4
 8002826:	61fb      	str	r3, [r7, #28]
 8002828:	e01b      	b.n	8002862 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d102      	bne.n	8002838 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8002832:	2303      	movs	r3, #3
 8002834:	61fb      	str	r3, [r7, #28]
 8002836:	e014      	b.n	8002862 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	2b04      	cmp	r3, #4
 800283e:	d00b      	beq.n	8002858 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002844:	2b02      	cmp	r3, #2
 8002846:	d007      	beq.n	8002858 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800284c:	2b03      	cmp	r3, #3
 800284e:	d003      	beq.n	8002858 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002854:	2b07      	cmp	r3, #7
 8002856:	d102      	bne.n	800285e <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 8002858:	2302      	movs	r3, #2
 800285a:	61fb      	str	r3, [r7, #28]
 800285c:	e001      	b.n	8002862 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800285e:	2301      	movs	r3, #1
 8002860:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	01db      	lsls	r3, r3, #7
 800286c:	4413      	add	r3, r2
 800286e:	3384      	adds	r3, #132	@ 0x84
 8002870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	6812      	ldr	r2, [r2, #0]
 8002876:	4611      	mov	r1, r2
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	01d2      	lsls	r2, r2, #7
 800287c:	440a      	add	r2, r1
 800287e:	3284      	adds	r2, #132	@ 0x84
 8002880:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8002884:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	fb02 f303 	mul.w	r3, r2, r3
 8002890:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	6859      	ldr	r1, [r3, #4]
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	1acb      	subs	r3, r1, r3
 800289c:	69f9      	ldr	r1, [r7, #28]
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80028a4:	68f9      	ldr	r1, [r7, #12]
 80028a6:	6809      	ldr	r1, [r1, #0]
 80028a8:	4608      	mov	r0, r1
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	01c9      	lsls	r1, r1, #7
 80028ae:	4401      	add	r1, r0
 80028b0:	3184      	adds	r1, #132	@ 0x84
 80028b2:	4313      	orrs	r3, r2
 80028b4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	461a      	mov	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	01db      	lsls	r3, r3, #7
 80028c0:	4413      	add	r3, r2
 80028c2:	3384      	adds	r3, #132	@ 0x84
 80028c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4619      	mov	r1, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	01db      	lsls	r3, r3, #7
 80028d0:	440b      	add	r3, r1
 80028d2:	3384      	adds	r3, #132	@ 0x84
 80028d4:	4619      	mov	r1, r3
 80028d6:	4b14      	ldr	r3, [pc, #80]	@ (8002928 <LTDC_SetConfig+0x2e8>)
 80028d8:	4013      	ands	r3, r2
 80028da:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	01db      	lsls	r3, r3, #7
 80028e6:	4413      	add	r3, r2
 80028e8:	3384      	adds	r3, #132	@ 0x84
 80028ea:	461a      	mov	r2, r3
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	461a      	mov	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	01db      	lsls	r3, r3, #7
 80028fc:	4413      	add	r3, r2
 80028fe:	3384      	adds	r3, #132	@ 0x84
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	6812      	ldr	r2, [r2, #0]
 8002906:	4611      	mov	r1, r2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	01d2      	lsls	r2, r2, #7
 800290c:	440a      	add	r2, r1
 800290e:	3284      	adds	r2, #132	@ 0x84
 8002910:	f043 0301 	orr.w	r3, r3, #1
 8002914:	6013      	str	r3, [r2, #0]
}
 8002916:	bf00      	nop
 8002918:	3724      	adds	r7, #36	@ 0x24
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	fffff8f8 	.word	0xfffff8f8
 8002928:	fffff800 	.word	0xfffff800

0800292c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002934:	2300      	movs	r3, #0
 8002936:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e291      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 8087 	beq.w	8002a5e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002950:	4b96      	ldr	r3, [pc, #600]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 030c 	and.w	r3, r3, #12
 8002958:	2b04      	cmp	r3, #4
 800295a:	d00c      	beq.n	8002976 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800295c:	4b93      	ldr	r3, [pc, #588]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 030c 	and.w	r3, r3, #12
 8002964:	2b08      	cmp	r3, #8
 8002966:	d112      	bne.n	800298e <HAL_RCC_OscConfig+0x62>
 8002968:	4b90      	ldr	r3, [pc, #576]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002970:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002974:	d10b      	bne.n	800298e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002976:	4b8d      	ldr	r3, [pc, #564]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d06c      	beq.n	8002a5c <HAL_RCC_OscConfig+0x130>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d168      	bne.n	8002a5c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e26b      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002996:	d106      	bne.n	80029a6 <HAL_RCC_OscConfig+0x7a>
 8002998:	4b84      	ldr	r3, [pc, #528]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a83      	ldr	r2, [pc, #524]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 800299e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	e02e      	b.n	8002a04 <HAL_RCC_OscConfig+0xd8>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10c      	bne.n	80029c8 <HAL_RCC_OscConfig+0x9c>
 80029ae:	4b7f      	ldr	r3, [pc, #508]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a7e      	ldr	r2, [pc, #504]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b8:	6013      	str	r3, [r2, #0]
 80029ba:	4b7c      	ldr	r3, [pc, #496]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a7b      	ldr	r2, [pc, #492]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	e01d      	b.n	8002a04 <HAL_RCC_OscConfig+0xd8>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029d0:	d10c      	bne.n	80029ec <HAL_RCC_OscConfig+0xc0>
 80029d2:	4b76      	ldr	r3, [pc, #472]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a75      	ldr	r2, [pc, #468]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029dc:	6013      	str	r3, [r2, #0]
 80029de:	4b73      	ldr	r3, [pc, #460]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a72      	ldr	r2, [pc, #456]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	e00b      	b.n	8002a04 <HAL_RCC_OscConfig+0xd8>
 80029ec:	4b6f      	ldr	r3, [pc, #444]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a6e      	ldr	r2, [pc, #440]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	4b6c      	ldr	r3, [pc, #432]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a6b      	ldr	r2, [pc, #428]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 80029fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d013      	beq.n	8002a34 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fe1e 	bl	800164c <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a12:	e008      	b.n	8002a26 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a14:	f7fe fe1a 	bl	800164c <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b64      	cmp	r3, #100	@ 0x64
 8002a20:	d901      	bls.n	8002a26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e21f      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a26:	4b61      	ldr	r3, [pc, #388]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCC_OscConfig+0xe8>
 8002a32:	e014      	b.n	8002a5e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a34:	f7fe fe0a 	bl	800164c <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a3c:	f7fe fe06 	bl	800164c <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b64      	cmp	r3, #100	@ 0x64
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e20b      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4e:	4b57      	ldr	r3, [pc, #348]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1f0      	bne.n	8002a3c <HAL_RCC_OscConfig+0x110>
 8002a5a:	e000      	b.n	8002a5e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d069      	beq.n	8002b3e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a6a:	4b50      	ldr	r3, [pc, #320]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00b      	beq.n	8002a8e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a76:	4b4d      	ldr	r3, [pc, #308]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 030c 	and.w	r3, r3, #12
 8002a7e:	2b08      	cmp	r3, #8
 8002a80:	d11c      	bne.n	8002abc <HAL_RCC_OscConfig+0x190>
 8002a82:	4b4a      	ldr	r3, [pc, #296]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d116      	bne.n	8002abc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8e:	4b47      	ldr	r3, [pc, #284]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d005      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x17a>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d001      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e1df      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa6:	4b41      	ldr	r3, [pc, #260]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	691b      	ldr	r3, [r3, #16]
 8002ab2:	00db      	lsls	r3, r3, #3
 8002ab4:	493d      	ldr	r1, [pc, #244]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aba:	e040      	b.n	8002b3e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d023      	beq.n	8002b0c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac4:	4b39      	ldr	r3, [pc, #228]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a38      	ldr	r2, [pc, #224]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad0:	f7fe fdbc 	bl	800164c <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad8:	f7fe fdb8 	bl	800164c <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e1bd      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aea:	4b30      	ldr	r3, [pc, #192]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0f0      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002af6:	4b2d      	ldr	r3, [pc, #180]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	4929      	ldr	r1, [pc, #164]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	600b      	str	r3, [r1, #0]
 8002b0a:	e018      	b.n	8002b3e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b0c:	4b27      	ldr	r3, [pc, #156]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a26      	ldr	r2, [pc, #152]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b12:	f023 0301 	bic.w	r3, r3, #1
 8002b16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b18:	f7fe fd98 	bl	800164c <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b20:	f7fe fd94 	bl	800164c <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e199      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b32:	4b1e      	ldr	r3, [pc, #120]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0308 	and.w	r3, r3, #8
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d038      	beq.n	8002bbc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d019      	beq.n	8002b86 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b52:	4b16      	ldr	r3, [pc, #88]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b56:	4a15      	ldr	r2, [pc, #84]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5e:	f7fe fd75 	bl	800164c <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b64:	e008      	b.n	8002b78 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b66:	f7fe fd71 	bl	800164c <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d901      	bls.n	8002b78 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	e176      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b78:	4b0c      	ldr	r3, [pc, #48]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0f0      	beq.n	8002b66 <HAL_RCC_OscConfig+0x23a>
 8002b84:	e01a      	b.n	8002bbc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b86:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b8a:	4a08      	ldr	r2, [pc, #32]	@ (8002bac <HAL_RCC_OscConfig+0x280>)
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b92:	f7fe fd5b 	bl	800164c <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b9a:	f7fe fd57 	bl	800164c <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d903      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e15c      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
 8002bac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb0:	4b91      	ldr	r3, [pc, #580]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002bb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ee      	bne.n	8002b9a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 80a4 	beq.w	8002d12 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bca:	4b8b      	ldr	r3, [pc, #556]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10d      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bd6:	4b88      	ldr	r3, [pc, #544]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	4a87      	ldr	r2, [pc, #540]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002be2:	4b85      	ldr	r3, [pc, #532]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bea:	60bb      	str	r3, [r7, #8]
 8002bec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf2:	4b82      	ldr	r3, [pc, #520]	@ (8002dfc <HAL_RCC_OscConfig+0x4d0>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d118      	bne.n	8002c30 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002bfe:	4b7f      	ldr	r3, [pc, #508]	@ (8002dfc <HAL_RCC_OscConfig+0x4d0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a7e      	ldr	r2, [pc, #504]	@ (8002dfc <HAL_RCC_OscConfig+0x4d0>)
 8002c04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c0a:	f7fe fd1f 	bl	800164c <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c12:	f7fe fd1b 	bl	800164c <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b64      	cmp	r3, #100	@ 0x64
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e120      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c24:	4b75      	ldr	r3, [pc, #468]	@ (8002dfc <HAL_RCC_OscConfig+0x4d0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0f0      	beq.n	8002c12 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d106      	bne.n	8002c46 <HAL_RCC_OscConfig+0x31a>
 8002c38:	4b6f      	ldr	r3, [pc, #444]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c3c:	4a6e      	ldr	r2, [pc, #440]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c44:	e02d      	b.n	8002ca2 <HAL_RCC_OscConfig+0x376>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10c      	bne.n	8002c68 <HAL_RCC_OscConfig+0x33c>
 8002c4e:	4b6a      	ldr	r3, [pc, #424]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c52:	4a69      	ldr	r2, [pc, #420]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c54:	f023 0301 	bic.w	r3, r3, #1
 8002c58:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c5a:	4b67      	ldr	r3, [pc, #412]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5e:	4a66      	ldr	r2, [pc, #408]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c60:	f023 0304 	bic.w	r3, r3, #4
 8002c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c66:	e01c      	b.n	8002ca2 <HAL_RCC_OscConfig+0x376>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b05      	cmp	r3, #5
 8002c6e:	d10c      	bne.n	8002c8a <HAL_RCC_OscConfig+0x35e>
 8002c70:	4b61      	ldr	r3, [pc, #388]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c74:	4a60      	ldr	r2, [pc, #384]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c76:	f043 0304 	orr.w	r3, r3, #4
 8002c7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c80:	4a5d      	ldr	r2, [pc, #372]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c88:	e00b      	b.n	8002ca2 <HAL_RCC_OscConfig+0x376>
 8002c8a:	4b5b      	ldr	r3, [pc, #364]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8e:	4a5a      	ldr	r2, [pc, #360]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c90:	f023 0301 	bic.w	r3, r3, #1
 8002c94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c96:	4b58      	ldr	r3, [pc, #352]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9a:	4a57      	ldr	r2, [pc, #348]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002c9c:	f023 0304 	bic.w	r3, r3, #4
 8002ca0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d015      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7fe fccf 	bl	800164c <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb0:	e00a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb2:	f7fe fccb 	bl	800164c <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e0ce      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc8:	4b4b      	ldr	r3, [pc, #300]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0ee      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x386>
 8002cd4:	e014      	b.n	8002d00 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd6:	f7fe fcb9 	bl	800164c <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cdc:	e00a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cde:	f7fe fcb5 	bl	800164c <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e0b8      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf4:	4b40      	ldr	r3, [pc, #256]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d1ee      	bne.n	8002cde <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d00:	7dfb      	ldrb	r3, [r7, #23]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d105      	bne.n	8002d12 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d06:	4b3c      	ldr	r3, [pc, #240]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0a:	4a3b      	ldr	r2, [pc, #236]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 80a4 	beq.w	8002e64 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d1c:	4b36      	ldr	r3, [pc, #216]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 030c 	and.w	r3, r3, #12
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d06b      	beq.n	8002e00 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d149      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d30:	4b31      	ldr	r3, [pc, #196]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a30      	ldr	r2, [pc, #192]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3c:	f7fe fc86 	bl	800164c <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d44:	f7fe fc82 	bl	800164c <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e087      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d56:	4b28      	ldr	r3, [pc, #160]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d1f0      	bne.n	8002d44 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69da      	ldr	r2, [r3, #28]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	019b      	lsls	r3, r3, #6
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	085b      	lsrs	r3, r3, #1
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	041b      	lsls	r3, r3, #16
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d84:	061b      	lsls	r3, r3, #24
 8002d86:	4313      	orrs	r3, r2
 8002d88:	4a1b      	ldr	r2, [pc, #108]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d8a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002d8e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d90:	4b19      	ldr	r3, [pc, #100]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a18      	ldr	r2, [pc, #96]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9c:	f7fe fc56 	bl	800164c <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da4:	f7fe fc52 	bl	800164c <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e057      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db6:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0x478>
 8002dc2:	e04f      	b.n	8002e64 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002dca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd0:	f7fe fc3c 	bl	800164c <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7fe fc38 	bl	800164c <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e03d      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dea:	4b03      	ldr	r3, [pc, #12]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x4ac>
 8002df6:	e035      	b.n	8002e64 <HAL_RCC_OscConfig+0x538>
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002e00:	4b1b      	ldr	r3, [pc, #108]	@ (8002e70 <HAL_RCC_OscConfig+0x544>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d028      	beq.n	8002e60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d121      	bne.n	8002e60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d11a      	bne.n	8002e60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e30:	4013      	ands	r3, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e36:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d111      	bne.n	8002e60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	085b      	lsrs	r3, r3, #1
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d107      	bne.n	8002e60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e000      	b.n	8002e66 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3718      	adds	r7, #24
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40023800 	.word	0x40023800

08002e74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0d0      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e8c:	4b6a      	ldr	r3, [pc, #424]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 030f 	and.w	r3, r3, #15
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d910      	bls.n	8002ebc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9a:	4b67      	ldr	r3, [pc, #412]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f023 020f 	bic.w	r2, r3, #15
 8002ea2:	4965      	ldr	r1, [pc, #404]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eaa:	4b63      	ldr	r3, [pc, #396]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d001      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0b8      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d020      	beq.n	8002f0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed4:	4b59      	ldr	r3, [pc, #356]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	4a58      	ldr	r2, [pc, #352]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002eda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ede:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eec:	4b53      	ldr	r3, [pc, #332]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	4a52      	ldr	r2, [pc, #328]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002ef2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ef6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ef8:	4b50      	ldr	r3, [pc, #320]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	494d      	ldr	r1, [pc, #308]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d040      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d107      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1e:	4b47      	ldr	r3, [pc, #284]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d115      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e07f      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f36:	4b41      	ldr	r3, [pc, #260]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e073      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f46:	4b3d      	ldr	r3, [pc, #244]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e06b      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f56:	4b39      	ldr	r3, [pc, #228]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f023 0203 	bic.w	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4936      	ldr	r1, [pc, #216]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f68:	f7fe fb70 	bl	800164c <HAL_GetTick>
 8002f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f70:	f7fe fb6c 	bl	800164c <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e053      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f86:	4b2d      	ldr	r3, [pc, #180]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 020c 	and.w	r2, r3, #12
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d1eb      	bne.n	8002f70 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f98:	4b27      	ldr	r3, [pc, #156]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d210      	bcs.n	8002fc8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b24      	ldr	r3, [pc, #144]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 020f 	bic.w	r2, r3, #15
 8002fae:	4922      	ldr	r1, [pc, #136]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b20      	ldr	r3, [pc, #128]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e032      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd4:	4b19      	ldr	r3, [pc, #100]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4916      	ldr	r1, [pc, #88]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d009      	beq.n	8003006 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ff2:	4b12      	ldr	r3, [pc, #72]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	490e      	ldr	r1, [pc, #56]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8003002:	4313      	orrs	r3, r2
 8003004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003006:	f000 f821 	bl	800304c <HAL_RCC_GetSysClockFreq>
 800300a:	4602      	mov	r2, r0
 800300c:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	490a      	ldr	r1, [pc, #40]	@ (8003040 <HAL_RCC_ClockConfig+0x1cc>)
 8003018:	5ccb      	ldrb	r3, [r1, r3]
 800301a:	fa22 f303 	lsr.w	r3, r2, r3
 800301e:	4a09      	ldr	r2, [pc, #36]	@ (8003044 <HAL_RCC_ClockConfig+0x1d0>)
 8003020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003022:	4b09      	ldr	r3, [pc, #36]	@ (8003048 <HAL_RCC_ClockConfig+0x1d4>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7fe f964 	bl	80012f4 <HAL_InitTick>

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40023c00 	.word	0x40023c00
 800303c:	40023800 	.word	0x40023800
 8003040:	0800b50c 	.word	0x0800b50c
 8003044:	20000000 	.word	0x20000000
 8003048:	20000004 	.word	0x20000004

0800304c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800304c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003050:	b090      	sub	sp, #64	@ 0x40
 8003052:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	637b      	str	r3, [r7, #52]	@ 0x34
 8003058:	2300      	movs	r3, #0
 800305a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800305c:	2300      	movs	r3, #0
 800305e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	d00d      	beq.n	800308c <HAL_RCC_GetSysClockFreq+0x40>
 8003070:	2b08      	cmp	r3, #8
 8003072:	f200 80a1 	bhi.w	80031b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <HAL_RCC_GetSysClockFreq+0x34>
 800307a:	2b04      	cmp	r3, #4
 800307c:	d003      	beq.n	8003086 <HAL_RCC_GetSysClockFreq+0x3a>
 800307e:	e09b      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003080:	4b53      	ldr	r3, [pc, #332]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003082:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003084:	e09b      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003086:	4b53      	ldr	r3, [pc, #332]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003088:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800308a:	e098      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800308c:	4b4f      	ldr	r3, [pc, #316]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003094:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003096:	4b4d      	ldr	r3, [pc, #308]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d028      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a2:	4b4a      	ldr	r3, [pc, #296]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	099b      	lsrs	r3, r3, #6
 80030a8:	2200      	movs	r2, #0
 80030aa:	623b      	str	r3, [r7, #32]
 80030ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80030b4:	2100      	movs	r1, #0
 80030b6:	4b47      	ldr	r3, [pc, #284]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030b8:	fb03 f201 	mul.w	r2, r3, r1
 80030bc:	2300      	movs	r3, #0
 80030be:	fb00 f303 	mul.w	r3, r0, r3
 80030c2:	4413      	add	r3, r2
 80030c4:	4a43      	ldr	r2, [pc, #268]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030c6:	fba0 1202 	umull	r1, r2, r0, r2
 80030ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030cc:	460a      	mov	r2, r1
 80030ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030d2:	4413      	add	r3, r2
 80030d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030d8:	2200      	movs	r2, #0
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	61fa      	str	r2, [r7, #28]
 80030de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80030e6:	f7fd f8e3 	bl	80002b0 <__aeabi_uldivmod>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4613      	mov	r3, r2
 80030f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030f2:	e053      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f4:	4b35      	ldr	r3, [pc, #212]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	099b      	lsrs	r3, r3, #6
 80030fa:	2200      	movs	r2, #0
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	617a      	str	r2, [r7, #20]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003106:	f04f 0b00 	mov.w	fp, #0
 800310a:	4652      	mov	r2, sl
 800310c:	465b      	mov	r3, fp
 800310e:	f04f 0000 	mov.w	r0, #0
 8003112:	f04f 0100 	mov.w	r1, #0
 8003116:	0159      	lsls	r1, r3, #5
 8003118:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800311c:	0150      	lsls	r0, r2, #5
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
 8003122:	ebb2 080a 	subs.w	r8, r2, sl
 8003126:	eb63 090b 	sbc.w	r9, r3, fp
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003136:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800313a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800313e:	ebb2 0408 	subs.w	r4, r2, r8
 8003142:	eb63 0509 	sbc.w	r5, r3, r9
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	00eb      	lsls	r3, r5, #3
 8003150:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003154:	00e2      	lsls	r2, r4, #3
 8003156:	4614      	mov	r4, r2
 8003158:	461d      	mov	r5, r3
 800315a:	eb14 030a 	adds.w	r3, r4, sl
 800315e:	603b      	str	r3, [r7, #0]
 8003160:	eb45 030b 	adc.w	r3, r5, fp
 8003164:	607b      	str	r3, [r7, #4]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	f04f 0300 	mov.w	r3, #0
 800316e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003172:	4629      	mov	r1, r5
 8003174:	028b      	lsls	r3, r1, #10
 8003176:	4621      	mov	r1, r4
 8003178:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800317c:	4621      	mov	r1, r4
 800317e:	028a      	lsls	r2, r1, #10
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003186:	2200      	movs	r2, #0
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	60fa      	str	r2, [r7, #12]
 800318c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003190:	f7fd f88e 	bl	80002b0 <__aeabi_uldivmod>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4613      	mov	r3, r2
 800319a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	0c1b      	lsrs	r3, r3, #16
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80031ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80031ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031b6:	e002      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4b05      	ldr	r3, [pc, #20]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80031ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3740      	adds	r7, #64	@ 0x40
 80031c4:	46bd      	mov	sp, r7
 80031c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	017d7840 	.word	0x017d7840

080031d8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031dc:	4b03      	ldr	r3, [pc, #12]	@ (80031ec <HAL_RCC_GetHCLKFreq+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031f4:	f7ff fff0 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b05      	ldr	r3, [pc, #20]	@ (8003210 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	0a9b      	lsrs	r3, r3, #10
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4903      	ldr	r1, [pc, #12]	@ (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40023800 	.word	0x40023800
 8003214:	0800b51c 	.word	0x0800b51c

08003218 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800321c:	f7ff ffdc 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b05      	ldr	r3, [pc, #20]	@ (8003238 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0b5b      	lsrs	r3, r3, #13
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4903      	ldr	r1, [pc, #12]	@ (800323c <HAL_RCC_GetPCLK2Freq+0x24>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	0800b51c 	.word	0x0800b51c

08003240 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	220f      	movs	r2, #15
 800324e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003250:	4b12      	ldr	r3, [pc, #72]	@ (800329c <HAL_RCC_GetClockConfig+0x5c>)
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f003 0203 	and.w	r2, r3, #3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800325c:	4b0f      	ldr	r3, [pc, #60]	@ (800329c <HAL_RCC_GetClockConfig+0x5c>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003268:	4b0c      	ldr	r3, [pc, #48]	@ (800329c <HAL_RCC_GetClockConfig+0x5c>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003274:	4b09      	ldr	r3, [pc, #36]	@ (800329c <HAL_RCC_GetClockConfig+0x5c>)
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	08db      	lsrs	r3, r3, #3
 800327a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003282:	4b07      	ldr	r3, [pc, #28]	@ (80032a0 <HAL_RCC_GetClockConfig+0x60>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 020f 	and.w	r2, r3, #15
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	601a      	str	r2, [r3, #0]
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	40023800 	.word	0x40023800
 80032a0:	40023c00 	.word	0x40023c00

080032a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80032b8:	2300      	movs	r3, #0
 80032ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80032bc:	2300      	movs	r3, #0
 80032be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d012      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032cc:	4b69      	ldr	r3, [pc, #420]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	4a68      	ldr	r2, [pc, #416]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032d2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80032d6:	6093      	str	r3, [r2, #8]
 80032d8:	4b66      	ldr	r3, [pc, #408]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032e0:	4964      	ldr	r1, [pc, #400]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80032ee:	2301      	movs	r3, #1
 80032f0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d017      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003304:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800330c:	4959      	ldr	r1, [pc, #356]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003318:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800331c:	d101      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800331e:	2301      	movs	r3, #1
 8003320:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800332a:	2301      	movs	r3, #1
 800332c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d017      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800333a:	4b4e      	ldr	r3, [pc, #312]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800333c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003340:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003348:	494a      	ldr	r1, [pc, #296]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003354:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003358:	d101      	bne.n	800335e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800335a:	2301      	movs	r3, #1
 800335c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003366:	2301      	movs	r3, #1
 8003368:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003376:	2301      	movs	r3, #1
 8003378:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0320 	and.w	r3, r3, #32
 8003382:	2b00      	cmp	r3, #0
 8003384:	f000 808b 	beq.w	800349e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003388:	4b3a      	ldr	r3, [pc, #232]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800338a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338c:	4a39      	ldr	r2, [pc, #228]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800338e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003392:	6413      	str	r3, [r2, #64]	@ 0x40
 8003394:	4b37      	ldr	r3, [pc, #220]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80033a0:	4b35      	ldr	r3, [pc, #212]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a34      	ldr	r2, [pc, #208]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ac:	f7fe f94e 	bl	800164c <HAL_GetTick>
 80033b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033b2:	e008      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033b4:	f7fe f94a 	bl	800164c <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b64      	cmp	r3, #100	@ 0x64
 80033c0:	d901      	bls.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e357      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033c6:	4b2c      	ldr	r3, [pc, #176]	@ (8003478 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033d2:	4b28      	ldr	r3, [pc, #160]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d035      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d02e      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033f0:	4b20      	ldr	r3, [pc, #128]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003404:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003406:	4b1b      	ldr	r3, [pc, #108]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340a:	4a1a      	ldr	r2, [pc, #104]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003410:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003412:	4a18      	ldr	r2, [pc, #96]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003418:	4b16      	ldr	r3, [pc, #88]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800341a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	2b01      	cmp	r3, #1
 8003422:	d114      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003424:	f7fe f912 	bl	800164c <HAL_GetTick>
 8003428:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342a:	e00a      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800342c:	f7fe f90e 	bl	800164c <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800343a:	4293      	cmp	r3, r2
 800343c:	d901      	bls.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e319      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003442:	4b0c      	ldr	r3, [pc, #48]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003446:	f003 0302 	and.w	r3, r3, #2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0ee      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003456:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800345a:	d111      	bne.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800345c:	4b05      	ldr	r3, [pc, #20]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003468:	4b04      	ldr	r3, [pc, #16]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800346a:	400b      	ands	r3, r1
 800346c:	4901      	ldr	r1, [pc, #4]	@ (8003474 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800346e:	4313      	orrs	r3, r2
 8003470:	608b      	str	r3, [r1, #8]
 8003472:	e00b      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003474:	40023800 	.word	0x40023800
 8003478:	40007000 	.word	0x40007000
 800347c:	0ffffcff 	.word	0x0ffffcff
 8003480:	4baa      	ldr	r3, [pc, #680]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	4aa9      	ldr	r2, [pc, #676]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003486:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800348a:	6093      	str	r3, [r2, #8]
 800348c:	4ba7      	ldr	r3, [pc, #668]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800348e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003494:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003498:	49a4      	ldr	r1, [pc, #656]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800349a:	4313      	orrs	r3, r2
 800349c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0310 	and.w	r3, r3, #16
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d010      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80034aa:	4ba0      	ldr	r3, [pc, #640]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80034b0:	4a9e      	ldr	r2, [pc, #632]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80034ba:	4b9c      	ldr	r3, [pc, #624]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c4:	4999      	ldr	r1, [pc, #612]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034d8:	4b94      	ldr	r3, [pc, #592]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034e6:	4991      	ldr	r1, [pc, #580]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034fa:	4b8c      	ldr	r3, [pc, #560]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003500:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003508:	4988      	ldr	r1, [pc, #544]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800350a:	4313      	orrs	r3, r2
 800350c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800351c:	4b83      	ldr	r3, [pc, #524]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800351e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003522:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800352a:	4980      	ldr	r1, [pc, #512]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800353e:	4b7b      	ldr	r3, [pc, #492]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003544:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354c:	4977      	ldr	r1, [pc, #476]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003560:	4b72      	ldr	r3, [pc, #456]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003566:	f023 0203 	bic.w	r2, r3, #3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356e:	496f      	ldr	r1, [pc, #444]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003582:	4b6a      	ldr	r3, [pc, #424]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003588:	f023 020c 	bic.w	r2, r3, #12
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003590:	4966      	ldr	r1, [pc, #408]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035a4:	4b61      	ldr	r3, [pc, #388]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035aa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b2:	495e      	ldr	r1, [pc, #376]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035c6:	4b59      	ldr	r3, [pc, #356]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035cc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d4:	4955      	ldr	r1, [pc, #340]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035e8:	4b50      	ldr	r3, [pc, #320]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035f6:	494d      	ldr	r1, [pc, #308]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800360a:	4b48      	ldr	r3, [pc, #288]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800360c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003610:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003618:	4944      	ldr	r1, [pc, #272]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800362c:	4b3f      	ldr	r3, [pc, #252]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003632:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800363a:	493c      	ldr	r1, [pc, #240]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800364e:	4b37      	ldr	r3, [pc, #220]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003654:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800365c:	4933      	ldr	r1, [pc, #204]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003670:	4b2e      	ldr	r3, [pc, #184]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003676:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800367e:	492b      	ldr	r1, [pc, #172]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d011      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003692:	4b26      	ldr	r3, [pc, #152]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003698:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036a0:	4922      	ldr	r1, [pc, #136]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036b0:	d101      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80036b2:	2301      	movs	r3, #1
 80036b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80036c2:	2301      	movs	r3, #1
 80036c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036d2:	4b16      	ldr	r3, [pc, #88]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e0:	4912      	ldr	r1, [pc, #72]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00b      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036f4:	4b0d      	ldr	r3, [pc, #52]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003704:	4909      	ldr	r1, [pc, #36]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003706:	4313      	orrs	r3, r2
 8003708:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d006      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 80d9 	beq.w	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003720:	4b02      	ldr	r3, [pc, #8]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a01      	ldr	r2, [pc, #4]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003726:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800372a:	e001      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800372c:	40023800 	.word	0x40023800
 8003730:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003732:	f7fd ff8b 	bl	800164c <HAL_GetTick>
 8003736:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003738:	e008      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800373a:	f7fd ff87 	bl	800164c <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b64      	cmp	r3, #100	@ 0x64
 8003746:	d901      	bls.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e194      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800374c:	4b6c      	ldr	r3, [pc, #432]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1f0      	bne.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d021      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003768:	2b00      	cmp	r3, #0
 800376a:	d11d      	bne.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800376c:	4b64      	ldr	r3, [pc, #400]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800376e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003772:	0c1b      	lsrs	r3, r3, #16
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800377a:	4b61      	ldr	r3, [pc, #388]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800377c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003780:	0e1b      	lsrs	r3, r3, #24
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	019a      	lsls	r2, r3, #6
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	041b      	lsls	r3, r3, #16
 8003792:	431a      	orrs	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	061b      	lsls	r3, r3, #24
 8003798:	431a      	orrs	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	071b      	lsls	r3, r3, #28
 80037a0:	4957      	ldr	r1, [pc, #348]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d004      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d02e      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d2:	d129      	bne.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80037d4:	4b4a      	ldr	r3, [pc, #296]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037da:	0c1b      	lsrs	r3, r3, #16
 80037dc:	f003 0303 	and.w	r3, r3, #3
 80037e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037e2:	4b47      	ldr	r3, [pc, #284]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037e8:	0f1b      	lsrs	r3, r3, #28
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	019a      	lsls	r2, r3, #6
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	041b      	lsls	r3, r3, #16
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	061b      	lsls	r3, r3, #24
 8003802:	431a      	orrs	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	071b      	lsls	r3, r3, #28
 8003808:	493d      	ldr	r1, [pc, #244]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003810:	4b3b      	ldr	r3, [pc, #236]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003812:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003816:	f023 021f 	bic.w	r2, r3, #31
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381e:	3b01      	subs	r3, #1
 8003820:	4937      	ldr	r1, [pc, #220]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d01d      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003834:	4b32      	ldr	r3, [pc, #200]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800383a:	0e1b      	lsrs	r3, r3, #24
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003842:	4b2f      	ldr	r3, [pc, #188]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003848:	0f1b      	lsrs	r3, r3, #28
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	019a      	lsls	r2, r3, #6
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	041b      	lsls	r3, r3, #16
 800385c:	431a      	orrs	r2, r3
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	061b      	lsls	r3, r3, #24
 8003862:	431a      	orrs	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	071b      	lsls	r3, r3, #28
 8003868:	4925      	ldr	r1, [pc, #148]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d011      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	019a      	lsls	r2, r3, #6
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	041b      	lsls	r3, r3, #16
 8003888:	431a      	orrs	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	061b      	lsls	r3, r3, #24
 8003890:	431a      	orrs	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	071b      	lsls	r3, r3, #28
 8003898:	4919      	ldr	r1, [pc, #100]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038a0:	4b17      	ldr	r3, [pc, #92]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a16      	ldr	r2, [pc, #88]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038ac:	f7fd fece 	bl	800164c <HAL_GetTick>
 80038b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038b4:	f7fd feca 	bl	800164c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b64      	cmp	r3, #100	@ 0x64
 80038c0:	d901      	bls.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e0d7      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	f040 80cd 	bne.w	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038da:	4b09      	ldr	r3, [pc, #36]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a08      	ldr	r2, [pc, #32]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038e6:	f7fd feb1 	bl	800164c <HAL_GetTick>
 80038ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038ec:	e00a      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80038ee:	f7fd fead 	bl	800164c <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	2b64      	cmp	r3, #100	@ 0x64
 80038fa:	d903      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e0ba      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003900:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003904:	4b5e      	ldr	r3, [pc, #376]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800390c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003910:	d0ed      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003922:	2b00      	cmp	r3, #0
 8003924:	d009      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800392e:	2b00      	cmp	r3, #0
 8003930:	d02e      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d12a      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800393a:	4b51      	ldr	r3, [pc, #324]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003940:	0c1b      	lsrs	r3, r3, #16
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003948:	4b4d      	ldr	r3, [pc, #308]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394e:	0f1b      	lsrs	r3, r3, #28
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	019a      	lsls	r2, r3, #6
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	041b      	lsls	r3, r3, #16
 8003960:	431a      	orrs	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	061b      	lsls	r3, r3, #24
 8003968:	431a      	orrs	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	071b      	lsls	r3, r3, #28
 800396e:	4944      	ldr	r1, [pc, #272]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003970:	4313      	orrs	r3, r2
 8003972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003976:	4b42      	ldr	r3, [pc, #264]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800397c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003984:	3b01      	subs	r3, #1
 8003986:	021b      	lsls	r3, r3, #8
 8003988:	493d      	ldr	r1, [pc, #244]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d022      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039a4:	d11d      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039a6:	4b36      	ldr	r3, [pc, #216]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ac:	0e1b      	lsrs	r3, r3, #24
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039b4:	4b32      	ldr	r3, [pc, #200]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	0f1b      	lsrs	r3, r3, #28
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	019a      	lsls	r2, r3, #6
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	041b      	lsls	r3, r3, #16
 80039ce:	431a      	orrs	r2, r3
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	061b      	lsls	r3, r3, #24
 80039d4:	431a      	orrs	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	071b      	lsls	r3, r3, #28
 80039da:	4929      	ldr	r1, [pc, #164]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0308 	and.w	r3, r3, #8
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d028      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039ee:	4b24      	ldr	r3, [pc, #144]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f4:	0e1b      	lsrs	r3, r3, #24
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80039fc:	4b20      	ldr	r3, [pc, #128]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a02:	0c1b      	lsrs	r3, r3, #16
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	019a      	lsls	r2, r3, #6
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	041b      	lsls	r3, r3, #16
 8003a14:	431a      	orrs	r2, r3
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	061b      	lsls	r3, r3, #24
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	071b      	lsls	r3, r3, #28
 8003a22:	4917      	ldr	r1, [pc, #92]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a2a:	4b15      	ldr	r3, [pc, #84]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a38:	4911      	ldr	r1, [pc, #68]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a40:	4b0f      	ldr	r3, [pc, #60]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a0e      	ldr	r2, [pc, #56]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a4c:	f7fd fdfe 	bl	800164c <HAL_GetTick>
 8003a50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a54:	f7fd fdfa 	bl	800164c <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b64      	cmp	r3, #100	@ 0x64
 8003a60:	d901      	bls.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e007      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a66:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a72:	d1ef      	bne.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3720      	adds	r7, #32
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800

08003a84 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d101      	bne.n	8003a96 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e022      	b.n	8003adc <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d105      	bne.n	8003aae <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f7fd faaf 	bl	800100c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f814 	bl	8003ae4 <HAL_SD_InitCard>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e00a      	b.n	8003adc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003ae4:	b5b0      	push	{r4, r5, r7, lr}
 8003ae6:	b08e      	sub	sp, #56	@ 0x38
 8003ae8:	af04      	add	r7, sp, #16
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003af0:	2300      	movs	r3, #0
 8003af2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8003af8:	2300      	movs	r3, #0
 8003afa:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003afc:	2300      	movs	r3, #0
 8003afe:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8003b00:	2376      	movs	r3, #118	@ 0x76
 8003b02:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681d      	ldr	r5, [r3, #0]
 8003b08:	466c      	mov	r4, sp
 8003b0a:	f107 0318 	add.w	r3, r7, #24
 8003b0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003b12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b16:	f107 030c 	add.w	r3, r7, #12
 8003b1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b1c:	4628      	mov	r0, r5
 8003b1e:	f002 fe15 	bl	800674c <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b30:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f002 fe52 	bl	80067e0 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b4a:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003b4c:	2002      	movs	r0, #2
 8003b4e:	f7fd fd89 	bl	8001664 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 ff5a 	bl	8004a0c <SD_PowerON>
 8003b58:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00b      	beq.n	8003b78 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e02e      	b.n	8003bd6 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f000 fe79 	bl	8004870 <SD_InitCard>
 8003b7e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00b      	beq.n	8003b9e <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e01b      	b.n	8003bd6 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f002 feac 	bl	8006904 <SDMMC_CmdBlockLength>
 8003bac:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00f      	beq.n	8003bd4 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a09      	ldr	r2, [pc, #36]	@ (8003be0 <HAL_SD_InitCard+0xfc>)
 8003bba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e000      	b.n	8003bd6 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3728      	adds	r7, #40	@ 0x28
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bdb0      	pop	{r4, r5, r7, pc}
 8003bde:	bf00      	nop
 8003be0:	004005ff 	.word	0x004005ff

08003be4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08c      	sub	sp, #48	@ 0x30
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d107      	bne.n	8003c0c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c00:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e0c3      	b.n	8003d94 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	f040 80bc 	bne.w	8003d92 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	441a      	add	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d907      	bls.n	8003c3e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c32:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e0aa      	b.n	8003d94 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2203      	movs	r2, #3
 8003c42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8003c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c62:	4a4e      	ldr	r2, [pc, #312]	@ (8003d9c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8003c64:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	4a4d      	ldr	r2, [pc, #308]	@ (8003da0 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003c6c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c72:	2200      	movs	r2, #0
 8003c74:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3380      	adds	r3, #128	@ 0x80
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	68ba      	ldr	r2, [r7, #8]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	025b      	lsls	r3, r3, #9
 8003cac:	089b      	lsrs	r3, r3, #2
 8003cae:	f7fd fe8d 	bl	80019cc <HAL_DMA_Start_IT>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d017      	beq.n	8003ce8 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003cc6:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a35      	ldr	r2, [pc, #212]	@ (8003da4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003cce:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e055      	b.n	8003d94 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0208 	orr.w	r2, r2, #8
 8003cf6:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d002      	beq.n	8003d06 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	025b      	lsls	r3, r3, #9
 8003d04:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003d06:	f04f 33ff 	mov.w	r3, #4294967295
 8003d0a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	025b      	lsls	r3, r3, #9
 8003d10:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003d12:	2390      	movs	r3, #144	@ 0x90
 8003d14:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8003d16:	2302      	movs	r3, #2
 8003d18:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f107 0210 	add.w	r2, r7, #16
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f002 fdbd 	bl	80068ac <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d90a      	bls.n	8003d4e <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2282      	movs	r2, #130	@ 0x82
 8003d3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d44:	4618      	mov	r0, r3
 8003d46:	f002 fe21 	bl	800698c <SDMMC_CmdReadMultiBlock>
 8003d4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003d4c:	e009      	b.n	8003d62 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2281      	movs	r2, #129	@ 0x81
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f002 fdf4 	bl	8006948 <SDMMC_CmdReadSingleBlock>
 8003d60:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d012      	beq.n	8003d8e <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003da4 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003d6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d76:	431a      	orrs	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e002      	b.n	8003d94 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	e000      	b.n	8003d94 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 8003d92:	2302      	movs	r3, #2
  }
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3730      	adds	r7, #48	@ 0x30
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	0800467f 	.word	0x0800467f
 8003da0:	080046f1 	.word	0x080046f1
 8003da4:	004005ff 	.word	0x004005ff

08003da8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b08c      	sub	sp, #48	@ 0x30
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
 8003db4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d107      	bne.n	8003dd0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e0c6      	b.n	8003f5e <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	f040 80bf 	bne.w	8003f5c <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003de4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	441a      	add	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d907      	bls.n	8003e02 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e0ad      	b.n	8003f5e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2203      	movs	r2, #3
 8003e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 021a 	orr.w	r2, r2, #26
 8003e20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e26:	4a50      	ldr	r2, [pc, #320]	@ (8003f68 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003e28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8003f6c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003e30:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e36:	2200      	movs	r2, #0
 8003e38:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d002      	beq.n	8003e48 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8003e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e44:	025b      	lsls	r3, r3, #9
 8003e46:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d90a      	bls.n	8003e64 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	22a0      	movs	r2, #160	@ 0xa0
 8003e52:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f002 fdda 	bl	8006a14 <SDMMC_CmdWriteMultiBlock>
 8003e60:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003e62:	e009      	b.n	8003e78 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2290      	movs	r2, #144	@ 0x90
 8003e68:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e70:	4618      	mov	r0, r3
 8003e72:	f002 fdad 	bl	80069d0 <SDMMC_CmdWriteSingleBlock>
 8003e76:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d012      	beq.n	8003ea4 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a3b      	ldr	r2, [pc, #236]	@ (8003f70 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003e84:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e8c:	431a      	orrs	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e05c      	b.n	8003f5e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f042 0208 	orr.w	r2, r2, #8
 8003eb2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb8:	2240      	movs	r2, #64	@ 0x40
 8003eba:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003edc:	68b9      	ldr	r1, [r7, #8]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3380      	adds	r3, #128	@ 0x80
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	025b      	lsls	r3, r3, #9
 8003eea:	089b      	lsrs	r3, r3, #2
 8003eec:	f7fd fd6e 	bl	80019cc <HAL_DMA_Start_IT>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d01a      	beq.n	8003f2c <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 021a 	bic.w	r2, r2, #26
 8003f04:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a19      	ldr	r2, [pc, #100]	@ (8003f70 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003f0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e018      	b.n	8003f5e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f30:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	025b      	lsls	r3, r3, #9
 8003f36:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8003f38:	2390      	movs	r3, #144	@ 0x90
 8003f3a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003f40:	2300      	movs	r3, #0
 8003f42:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8003f44:	2301      	movs	r3, #1
 8003f46:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f107 0210 	add.w	r2, r7, #16
 8003f50:	4611      	mov	r1, r2
 8003f52:	4618      	mov	r0, r3
 8003f54:	f002 fcaa 	bl	80068ac <SDMMC_ConfigData>

      return HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	e000      	b.n	8003f5e <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003f5c:	2302      	movs	r3, #2
  }
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3730      	adds	r7, #48	@ 0x30
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	08004655 	.word	0x08004655
 8003f6c:	080046f1 	.word	0x080046f1
 8003f70:	004005ff 	.word	0x004005ff

08003f74 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f80:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d008      	beq.n	8003fa2 <HAL_SD_IRQHandler+0x2e>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fdec 	bl	8004b78 <SD_Read_IT>
 8003fa0:	e15a      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 808d 	beq.w	80040cc <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003fba:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	4b9a      	ldr	r3, [pc, #616]	@ (8004230 <HAL_SD_IRQHandler+0x2bc>)
 8003fc8:	400b      	ands	r3, r1
 8003fca:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f022 0201 	bic.w	r2, r2, #1
 8003fda:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d039      	beq.n	800405a <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d104      	bne.n	8003ffa <HAL_SD_IRQHandler+0x86>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f003 0320 	and.w	r3, r3, #32
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d011      	beq.n	800401e <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f002 fd2a 	bl	8006a58 <SDMMC_CmdStopTransfer>
 8004004:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f921 	bl	8004260 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004026:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b00      	cmp	r3, #0
 800403e:	d104      	bne.n	800404a <HAL_SD_IRQHandler+0xd6>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d003      	beq.n	8004052 <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f003 f940 	bl	80072d0 <HAL_SD_RxCpltCallback>
 8004050:	e102      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f003 f932 	bl	80072bc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004058:	e0fe      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80f9 	beq.w	8004258 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f003 0320 	and.w	r3, r3, #32
 800406c:	2b00      	cmp	r3, #0
 800406e:	d011      	beq.n	8004094 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f002 fcef 	bl	8006a58 <SDMMC_CmdStopTransfer>
 800407a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d008      	beq.n	8004094 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	431a      	orrs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f8e6 	bl	8004260 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	f040 80dc 	bne.w	8004258 <HAL_SD_IRQHandler+0x2e4>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f040 80d6 	bne.w	8004258 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0208 	bic.w	r2, r2, #8
 80040ba:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f003 f8f9 	bl	80072bc <HAL_SD_TxCpltCallback>
}
 80040ca:	e0c5      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d008      	beq.n	80040ec <HAL_SD_IRQHandler+0x178>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 fd98 	bl	8004c1a <SD_Write_IT>
 80040ea:	e0b5      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040f2:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 80ae 	beq.w	8004258 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d005      	beq.n	8004116 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410e:	f043 0202 	orr.w	r2, r3, #2
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800411c:	f003 0308 	and.w	r3, r3, #8
 8004120:	2b00      	cmp	r3, #0
 8004122:	d005      	beq.n	8004130 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004128:	f043 0208 	orr.w	r2, r3, #8
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	f003 0320 	and.w	r3, r3, #32
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004142:	f043 0220 	orr.w	r2, r3, #32
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004150:	f003 0310 	and.w	r3, r3, #16
 8004154:	2b00      	cmp	r3, #0
 8004156:	d005      	beq.n	8004164 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800415c:	f043 0210 	orr.w	r2, r3, #16
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f240 523a 	movw	r2, #1338	@ 0x53a
 800416c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800417c:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f002 fc68 	bl	8006a58 <SDMMC_CmdStopTransfer>
 8004188:	4602      	mov	r2, r0
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 f857 	bl	8004260 <HAL_SD_ErrorCallback>
}
 80041b2:	e051      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d04c      	beq.n	8004258 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 0310 	and.w	r3, r3, #16
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d104      	bne.n	80041d2 <HAL_SD_IRQHandler+0x25e>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d011      	beq.n	80041f6 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d6:	4a17      	ldr	r2, [pc, #92]	@ (8004234 <HAL_SD_IRQHandler+0x2c0>)
 80041d8:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fd fcc4 	bl	8001b6c <HAL_DMA_Abort_IT>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d036      	beq.n	8004258 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fad0 	bl	8004794 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80041f4:	e030      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d104      	bne.n	800420a <HAL_SD_IRQHandler+0x296>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d018      	beq.n	800423c <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420e:	4a0a      	ldr	r2, [pc, #40]	@ (8004238 <HAL_SD_IRQHandler+0x2c4>)
 8004210:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	4618      	mov	r0, r3
 8004218:	f7fd fca8 	bl	8001b6c <HAL_DMA_Abort_IT>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d01a      	beq.n	8004258 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004226:	4618      	mov	r0, r3
 8004228:	f000 faeb 	bl	8004802 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800422c:	e014      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
 800422e:	bf00      	nop
 8004230:	ffff3ec5 	.word	0xffff3ec5
 8004234:	08004795 	.word	0x08004795
 8004238:	08004803 	.word	0x08004803
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f003 f829 	bl	80072a8 <HAL_SD_AbortCallback>
}
 8004256:	e7ff      	b.n	8004258 <HAL_SD_IRQHandler+0x2e4>
 8004258:	bf00      	nop
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004282:	0f9b      	lsrs	r3, r3, #30
 8004284:	b2da      	uxtb	r2, r3
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800428e:	0e9b      	lsrs	r3, r3, #26
 8004290:	b2db      	uxtb	r3, r3
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	b2da      	uxtb	r2, r3
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042a0:	0e1b      	lsrs	r3, r3, #24
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	f003 0303 	and.w	r3, r3, #3
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042b2:	0c1b      	lsrs	r3, r3, #16
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042be:	0a1b      	lsrs	r3, r3, #8
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042d4:	0d1b      	lsrs	r3, r3, #20
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042e0:	0c1b      	lsrs	r3, r3, #16
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	f003 030f 	and.w	r3, r3, #15
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042f2:	0bdb      	lsrs	r3, r3, #15
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004304:	0b9b      	lsrs	r3, r3, #14
 8004306:	b2db      	uxtb	r3, r3
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	b2da      	uxtb	r2, r3
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004316:	0b5b      	lsrs	r3, r3, #13
 8004318:	b2db      	uxtb	r3, r3
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	b2da      	uxtb	r2, r3
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004328:	0b1b      	lsrs	r3, r3, #12
 800432a:	b2db      	uxtb	r3, r3
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	b2da      	uxtb	r2, r3
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	2200      	movs	r2, #0
 800433a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004340:	2b00      	cmp	r3, #0
 8004342:	d163      	bne.n	800440c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004348:	009a      	lsls	r2, r3, #2
 800434a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800434e:	4013      	ands	r3, r2
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004354:	0f92      	lsrs	r2, r2, #30
 8004356:	431a      	orrs	r2, r3
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004360:	0edb      	lsrs	r3, r3, #27
 8004362:	b2db      	uxtb	r3, r3
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	b2da      	uxtb	r2, r3
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004372:	0e1b      	lsrs	r3, r3, #24
 8004374:	b2db      	uxtb	r3, r3
 8004376:	f003 0307 	and.w	r3, r3, #7
 800437a:	b2da      	uxtb	r2, r3
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004384:	0d5b      	lsrs	r3, r3, #21
 8004386:	b2db      	uxtb	r3, r3
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	b2da      	uxtb	r2, r3
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004396:	0c9b      	lsrs	r3, r3, #18
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043a8:	0bdb      	lsrs	r3, r3, #15
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	f003 0307 	and.w	r3, r3, #7
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	7e1b      	ldrb	r3, [r3, #24]
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	f003 0307 	and.w	r3, r3, #7
 80043ca:	3302      	adds	r3, #2
 80043cc:	2201      	movs	r2, #1
 80043ce:	fa02 f303 	lsl.w	r3, r2, r3
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80043d6:	fb03 f202 	mul.w	r2, r3, r2
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	7a1b      	ldrb	r3, [r3, #8]
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	2201      	movs	r2, #1
 80043ea:	409a      	lsls	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80043f8:	0a52      	lsrs	r2, r2, #9
 80043fa:	fb03 f202 	mul.w	r2, r3, r2
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004408:	661a      	str	r2, [r3, #96]	@ 0x60
 800440a:	e031      	b.n	8004470 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004410:	2b01      	cmp	r3, #1
 8004412:	d11d      	bne.n	8004450 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004418:	041b      	lsls	r3, r3, #16
 800441a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004422:	0c1b      	lsrs	r3, r3, #16
 8004424:	431a      	orrs	r2, r3
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	3301      	adds	r3, #1
 8004430:	029a      	lsls	r2, r3, #10
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004444:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	661a      	str	r2, [r3, #96]	@ 0x60
 800444e:	e00f      	b.n	8004470 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a58      	ldr	r2, [pc, #352]	@ (80045b8 <HAL_SD_GetCardCSD+0x344>)
 8004456:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e09d      	b.n	80045ac <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004474:	0b9b      	lsrs	r3, r3, #14
 8004476:	b2db      	uxtb	r3, r3
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	b2da      	uxtb	r2, r3
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004486:	09db      	lsrs	r3, r3, #7
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800448e:	b2da      	uxtb	r2, r3
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004498:	b2db      	uxtb	r3, r3
 800449a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a8:	0fdb      	lsrs	r3, r3, #31
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b4:	0f5b      	lsrs	r3, r3, #29
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c6:	0e9b      	lsrs	r3, r3, #26
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	f003 0307 	and.w	r3, r3, #7
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d8:	0d9b      	lsrs	r3, r3, #22
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	f003 030f 	and.w	r3, r3, #15
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ea:	0d5b      	lsrs	r3, r3, #21
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004506:	0c1b      	lsrs	r3, r3, #16
 8004508:	b2db      	uxtb	r3, r3
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	b2da      	uxtb	r2, r3
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451a:	0bdb      	lsrs	r3, r3, #15
 800451c:	b2db      	uxtb	r3, r3
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	b2da      	uxtb	r2, r3
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800452e:	0b9b      	lsrs	r3, r3, #14
 8004530:	b2db      	uxtb	r3, r3
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	b2da      	uxtb	r2, r3
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004542:	0b5b      	lsrs	r3, r3, #13
 8004544:	b2db      	uxtb	r3, r3
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	b2da      	uxtb	r2, r3
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004556:	0b1b      	lsrs	r3, r3, #12
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	b2da      	uxtb	r2, r3
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800456a:	0a9b      	lsrs	r3, r3, #10
 800456c:	b2db      	uxtb	r3, r3
 800456e:	f003 0303 	and.w	r3, r3, #3
 8004572:	b2da      	uxtb	r2, r3
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457e:	0a1b      	lsrs	r3, r3, #8
 8004580:	b2db      	uxtb	r3, r3
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	b2da      	uxtb	r2, r3
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004592:	085b      	lsrs	r3, r3, #1
 8004594:	b2db      	uxtb	r3, r3
 8004596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800459a:	b2da      	uxtb	r2, r3
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	004005ff 	.word	0x004005ff

080045bc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800461c:	2300      	movs	r3, #0
 800461e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004620:	f107 030c 	add.w	r3, r7, #12
 8004624:	4619      	mov	r1, r3
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fa7e 	bl	8004b28 <SD_SendStatus>
 800462c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d005      	beq.n	8004640 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	431a      	orrs	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	0a5b      	lsrs	r3, r3, #9
 8004644:	f003 030f 	and.w	r3, r3, #15
 8004648:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800464a:	693b      	ldr	r3, [r7, #16]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004660:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004670:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004672:	bf00      	nop
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b084      	sub	sp, #16
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004690:	2b82      	cmp	r3, #130	@ 0x82
 8004692:	d111      	bne.n	80046b8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f002 f9dd 	bl	8006a58 <SDMMC_CmdStopTransfer>
 800469e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d008      	beq.n	80046b8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	431a      	orrs	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f7ff fdd4 	bl	8004260 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 0208 	bic.w	r2, r2, #8
 80046c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80046d0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f002 fdf5 	bl	80072d0 <HAL_SD_RxCpltCallback>
#endif
}
 80046e6:	bf00      	nop
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fd fbe0 	bl	8001ec4 <HAL_DMA_GetError>
 8004704:	4603      	mov	r3, r0
 8004706:	2b02      	cmp	r3, #2
 8004708:	d03e      	beq.n	8004788 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004710:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004718:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d002      	beq.n	8004726 <SD_DMAError+0x36>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d12d      	bne.n	8004782 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a19      	ldr	r2, [pc, #100]	@ (8004790 <SD_DMAError+0xa0>)
 800472c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800473c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004742:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800474a:	6978      	ldr	r0, [r7, #20]
 800474c:	f7ff ff62 	bl	8004614 <HAL_SD_GetCardState>
 8004750:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2b06      	cmp	r3, #6
 8004756:	d002      	beq.n	800475e <SD_DMAError+0x6e>
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	2b05      	cmp	r3, #5
 800475c:	d10a      	bne.n	8004774 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4618      	mov	r0, r3
 8004764:	f002 f978 	bl	8006a58 <SDMMC_CmdStopTransfer>
 8004768:	4602      	mov	r2, r0
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476e:	431a      	orrs	r2, r3
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	2200      	movs	r2, #0
 8004780:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004782:	6978      	ldr	r0, [r7, #20]
 8004784:	f7ff fd6c 	bl	8004260 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004788:	bf00      	nop
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	004005ff 	.word	0x004005ff

08004794 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80047aa:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7ff ff31 	bl	8004614 <HAL_SD_GetCardState>
 80047b2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b06      	cmp	r3, #6
 80047c6:	d002      	beq.n	80047ce <SD_DMATxAbort+0x3a>
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b05      	cmp	r3, #5
 80047cc:	d10a      	bne.n	80047e4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f002 f940 	bl	8006a58 <SDMMC_CmdStopTransfer>
 80047d8:	4602      	mov	r2, r0
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047de:	431a      	orrs	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d103      	bne.n	80047f4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f002 fd5b 	bl	80072a8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80047f2:	e002      	b.n	80047fa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f7ff fd33 	bl	8004260 <HAL_SD_ErrorCallback>
}
 80047fa:	bf00      	nop
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004818:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f7ff fefa 	bl	8004614 <HAL_SD_GetCardState>
 8004820:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2b06      	cmp	r3, #6
 8004834:	d002      	beq.n	800483c <SD_DMARxAbort+0x3a>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	2b05      	cmp	r3, #5
 800483a:	d10a      	bne.n	8004852 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f002 f909 	bl	8006a58 <SDMMC_CmdStopTransfer>
 8004846:	4602      	mov	r2, r0
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484c:	431a      	orrs	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004856:	2b00      	cmp	r3, #0
 8004858:	d103      	bne.n	8004862 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f002 fd24 	bl	80072a8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004860:	e002      	b.n	8004868 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	f7ff fcfc 	bl	8004260 <HAL_SD_ErrorCallback>
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004870:	b5b0      	push	{r4, r5, r7, lr}
 8004872:	b094      	sub	sp, #80	@ 0x50
 8004874:	af04      	add	r7, sp, #16
 8004876:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004878:	2301      	movs	r3, #1
 800487a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4618      	mov	r0, r3
 8004882:	f001 ffbb 	bl	80067fc <SDMMC_GetPowerState>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d102      	bne.n	8004892 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800488c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004890:	e0b8      	b.n	8004a04 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004896:	2b03      	cmp	r3, #3
 8004898:	d02f      	beq.n	80048fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f002 f9a2 	bl	8006be8 <SDMMC_CmdSendCID>
 80048a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80048a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <SD_InitCard+0x40>
    {
      return errorstate;
 80048ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048ae:	e0a9      	b.n	8004a04 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2100      	movs	r1, #0
 80048b6:	4618      	mov	r0, r3
 80048b8:	f001 ffe5 	bl	8006886 <SDMMC_GetResponse>
 80048bc:	4602      	mov	r2, r0
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2104      	movs	r1, #4
 80048c8:	4618      	mov	r0, r3
 80048ca:	f001 ffdc 	bl	8006886 <SDMMC_GetResponse>
 80048ce:	4602      	mov	r2, r0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2108      	movs	r1, #8
 80048da:	4618      	mov	r0, r3
 80048dc:	f001 ffd3 	bl	8006886 <SDMMC_GetResponse>
 80048e0:	4602      	mov	r2, r0
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	210c      	movs	r1, #12
 80048ec:	4618      	mov	r0, r3
 80048ee:	f001 ffca 	bl	8006886 <SDMMC_GetResponse>
 80048f2:	4602      	mov	r2, r0
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fe:	2b03      	cmp	r3, #3
 8004900:	d00d      	beq.n	800491e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f107 020e 	add.w	r2, r7, #14
 800490a:	4611      	mov	r1, r2
 800490c:	4618      	mov	r0, r3
 800490e:	f002 f9a8 	bl	8006c62 <SDMMC_CmdSetRelAdd>
 8004912:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <SD_InitCard+0xae>
    {
      return errorstate;
 800491a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800491c:	e072      	b.n	8004a04 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	2b03      	cmp	r3, #3
 8004924:	d036      	beq.n	8004994 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004926:	89fb      	ldrh	r3, [r7, #14]
 8004928:	461a      	mov	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004936:	041b      	lsls	r3, r3, #16
 8004938:	4619      	mov	r1, r3
 800493a:	4610      	mov	r0, r2
 800493c:	f002 f972 	bl	8006c24 <SDMMC_CmdSendCSD>
 8004940:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <SD_InitCard+0xdc>
    {
      return errorstate;
 8004948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800494a:	e05b      	b.n	8004a04 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2100      	movs	r1, #0
 8004952:	4618      	mov	r0, r3
 8004954:	f001 ff97 	bl	8006886 <SDMMC_GetResponse>
 8004958:	4602      	mov	r2, r0
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2104      	movs	r1, #4
 8004964:	4618      	mov	r0, r3
 8004966:	f001 ff8e 	bl	8006886 <SDMMC_GetResponse>
 800496a:	4602      	mov	r2, r0
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2108      	movs	r1, #8
 8004976:	4618      	mov	r0, r3
 8004978:	f001 ff85 	bl	8006886 <SDMMC_GetResponse>
 800497c:	4602      	mov	r2, r0
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	210c      	movs	r1, #12
 8004988:	4618      	mov	r0, r3
 800498a:	f001 ff7c 	bl	8006886 <SDMMC_GetResponse>
 800498e:	4602      	mov	r2, r0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2104      	movs	r1, #4
 800499a:	4618      	mov	r0, r3
 800499c:	f001 ff73 	bl	8006886 <SDMMC_GetResponse>
 80049a0:	4603      	mov	r3, r0
 80049a2:	0d1a      	lsrs	r2, r3, #20
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80049a8:	f107 0310 	add.w	r3, r7, #16
 80049ac:	4619      	mov	r1, r3
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7ff fc60 	bl	8004274 <HAL_SD_GetCardCSD>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80049ba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80049be:	e021      	b.n	8004a04 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6819      	ldr	r1, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c8:	041b      	lsls	r3, r3, #16
 80049ca:	2200      	movs	r2, #0
 80049cc:	461c      	mov	r4, r3
 80049ce:	4615      	mov	r5, r2
 80049d0:	4622      	mov	r2, r4
 80049d2:	462b      	mov	r3, r5
 80049d4:	4608      	mov	r0, r1
 80049d6:	f002 f861 	bl	8006a9c <SDMMC_CmdSelDesel>
 80049da:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80049dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <SD_InitCard+0x176>
  {
    return errorstate;
 80049e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049e4:	e00e      	b.n	8004a04 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681d      	ldr	r5, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	466c      	mov	r4, sp
 80049ee:	f103 0210 	add.w	r2, r3, #16
 80049f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80049f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80049f8:	3304      	adds	r3, #4
 80049fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049fc:	4628      	mov	r0, r5
 80049fe:	f001 fea5 	bl	800674c <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3740      	adds	r7, #64	@ 0x40
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bdb0      	pop	{r4, r5, r7, pc}

08004a0c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	617b      	str	r3, [r7, #20]
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f002 f85c 	bl	8006ae2 <SDMMC_CmdGoIdleState>
 8004a2a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <SD_PowerON+0x2a>
  {
    return errorstate;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	e072      	b.n	8004b1c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f002 f86f 	bl	8006b1e <SDMMC_CmdOperCond>
 8004a40:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00d      	beq.n	8004a64 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f002 f845 	bl	8006ae2 <SDMMC_CmdGoIdleState>
 8004a58:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d004      	beq.n	8004a6a <SD_PowerON+0x5e>
    {
      return errorstate;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	e05b      	b.n	8004b1c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d137      	bne.n	8004ae2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2100      	movs	r1, #0
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f002 f86f 	bl	8006b5c <SDMMC_CmdAppCommand>
 8004a7e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d02d      	beq.n	8004ae2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a86:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004a8a:	e047      	b.n	8004b1c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2100      	movs	r1, #0
 8004a92:	4618      	mov	r0, r3
 8004a94:	f002 f862 	bl	8006b5c <SDMMC_CmdAppCommand>
 8004a98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <SD_PowerON+0x98>
    {
      return errorstate;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	e03b      	b.n	8004b1c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	491e      	ldr	r1, [pc, #120]	@ (8004b24 <SD_PowerON+0x118>)
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f002 f878 	bl	8006ba0 <SDMMC_CmdAppOperCommand>
 8004ab0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ab8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004abc:	e02e      	b.n	8004b1c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f001 fede 	bl	8006886 <SDMMC_GetResponse>
 8004aca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	0fdb      	lsrs	r3, r3, #31
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <SD_PowerON+0xcc>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <SD_PowerON+0xce>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	613b      	str	r3, [r7, #16]

    count++;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d802      	bhi.n	8004af2 <SD_PowerON+0xe6>
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0cc      	beq.n	8004a8c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d902      	bls.n	8004b02 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004afc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b00:	e00c      	b.n	8004b1c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	645a      	str	r2, [r3, #68]	@ 0x44
 8004b12:	e002      	b.n	8004b1a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3718      	adds	r7, #24
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	c1100000 	.word	0xc1100000

08004b28 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d102      	bne.n	8004b3e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004b38:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004b3c:	e018      	b.n	8004b70 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b46:	041b      	lsls	r3, r3, #16
 8004b48:	4619      	mov	r1, r3
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	f002 f8aa 	bl	8006ca4 <SDMMC_CmdSendStatus>
 8004b50:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <SD_SendStatus+0x34>
  {
    return errorstate;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	e009      	b.n	8004b70 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2100      	movs	r1, #0
 8004b62:	4618      	mov	r0, r3
 8004b64:	f001 fe8f 	bl	8006886 <SDMMC_GetResponse>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b84:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d03f      	beq.n	8004c12 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004b92:	2300      	movs	r3, #0
 8004b94:	617b      	str	r3, [r7, #20]
 8004b96:	e033      	b.n	8004c00 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f001 fe01 	bl	80067a4 <SDMMC_ReadFIFO>
 8004ba2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	b2da      	uxtb	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	0a1b      	lsrs	r3, r3, #8
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	0c1b      	lsrs	r3, r3, #16
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	3b01      	subs	r3, #1
 8004be2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	0e1b      	lsrs	r3, r3, #24
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	617b      	str	r3, [r7, #20]
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	2b07      	cmp	r3, #7
 8004c04:	d9c8      	bls.n	8004b98 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8004c12:	bf00      	nop
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b086      	sub	sp, #24
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d043      	beq.n	8004cbc <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	e037      	b.n	8004caa <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	3301      	adds	r3, #1
 8004c44:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	021a      	lsls	r2, r3, #8
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	041a      	lsls	r2, r3, #16
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	3301      	adds	r3, #1
 8004c74:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	061a      	lsls	r2, r3, #24
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	3b01      	subs	r3, #1
 8004c92:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f107 0208 	add.w	r2, r7, #8
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f001 fd8d 	bl	80067be <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2b07      	cmp	r3, #7
 8004cae:	d9c4      	bls.n	8004c3a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004cbc:	bf00      	nop
 8004cbe:	3718      	adds	r7, #24
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e049      	b.n	8004d6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d106      	bne.n	8004cf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f841 	bl	8004d72 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	3304      	adds	r3, #4
 8004d00:	4619      	mov	r1, r3
 8004d02:	4610      	mov	r0, r2
 8004d04:	f000 f9e8 	bl	80050d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3708      	adds	r7, #8
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d7a:	bf00      	nop
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
	...

08004d88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d001      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e054      	b.n	8004e4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68da      	ldr	r2, [r3, #12]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0201 	orr.w	r2, r2, #1
 8004db6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a26      	ldr	r2, [pc, #152]	@ (8004e58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d022      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dca:	d01d      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a22      	ldr	r2, [pc, #136]	@ (8004e5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d018      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a21      	ldr	r2, [pc, #132]	@ (8004e60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d013      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a1f      	ldr	r2, [pc, #124]	@ (8004e64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d00e      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a1e      	ldr	r2, [pc, #120]	@ (8004e68 <HAL_TIM_Base_Start_IT+0xe0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d009      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e6c <HAL_TIM_Base_Start_IT+0xe4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d004      	beq.n	8004e08 <HAL_TIM_Base_Start_IT+0x80>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a1b      	ldr	r2, [pc, #108]	@ (8004e70 <HAL_TIM_Base_Start_IT+0xe8>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d115      	bne.n	8004e34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	4b19      	ldr	r3, [pc, #100]	@ (8004e74 <HAL_TIM_Base_Start_IT+0xec>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b06      	cmp	r3, #6
 8004e18:	d015      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0xbe>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e20:	d011      	beq.n	8004e46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f042 0201 	orr.w	r2, r2, #1
 8004e30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e32:	e008      	b.n	8004e46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f042 0201 	orr.w	r2, r2, #1
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	e000      	b.n	8004e48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40010000 	.word	0x40010000
 8004e5c:	40000400 	.word	0x40000400
 8004e60:	40000800 	.word	0x40000800
 8004e64:	40000c00 	.word	0x40000c00
 8004e68:	40010400 	.word	0x40010400
 8004e6c:	40014000 	.word	0x40014000
 8004e70:	40001800 	.word	0x40001800
 8004e74:	00010007 	.word	0x00010007

08004e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d020      	beq.n	8004edc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d01b      	beq.n	8004edc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f06f 0202 	mvn.w	r2, #2
 8004eac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f8e9 	bl	800509a <HAL_TIM_IC_CaptureCallback>
 8004ec8:	e005      	b.n	8004ed6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f8db 	bl	8005086 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f8ec 	bl	80050ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f003 0304 	and.w	r3, r3, #4
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d020      	beq.n	8004f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d01b      	beq.n	8004f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0204 	mvn.w	r2, #4
 8004ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2202      	movs	r2, #2
 8004efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f8c3 	bl	800509a <HAL_TIM_IC_CaptureCallback>
 8004f14:	e005      	b.n	8004f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f8b5 	bl	8005086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 f8c6 	bl	80050ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	f003 0308 	and.w	r3, r3, #8
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d020      	beq.n	8004f74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f003 0308 	and.w	r3, r3, #8
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d01b      	beq.n	8004f74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f06f 0208 	mvn.w	r2, #8
 8004f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2204      	movs	r2, #4
 8004f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	f003 0303 	and.w	r3, r3, #3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f89d 	bl	800509a <HAL_TIM_IC_CaptureCallback>
 8004f60:	e005      	b.n	8004f6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f88f 	bl	8005086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 f8a0 	bl	80050ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d020      	beq.n	8004fc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01b      	beq.n	8004fc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f06f 0210 	mvn.w	r2, #16
 8004f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2208      	movs	r2, #8
 8004f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f877 	bl	800509a <HAL_TIM_IC_CaptureCallback>
 8004fac:	e005      	b.n	8004fba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f869 	bl	8005086 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 f87a 	bl	80050ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00c      	beq.n	8004fe4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d007      	beq.n	8004fe4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f06f 0201 	mvn.w	r2, #1
 8004fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f7fb fec0 	bl	8000d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d104      	bne.n	8004ff8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00c      	beq.n	8005012 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d007      	beq.n	8005012 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800500a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f913 	bl	8005238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00c      	beq.n	8005036 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005022:	2b00      	cmp	r3, #0
 8005024:	d007      	beq.n	8005036 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800502e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f90b 	bl	800524c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00c      	beq.n	800505a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005046:	2b00      	cmp	r3, #0
 8005048:	d007      	beq.n	800505a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f834 	bl	80050c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	f003 0320 	and.w	r3, r3, #32
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00c      	beq.n	800507e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f003 0320 	and.w	r3, r3, #32
 800506a:	2b00      	cmp	r3, #0
 800506c:	d007      	beq.n	800507e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f06f 0220 	mvn.w	r2, #32
 8005076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 f8d3 	bl	8005224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800507e:	bf00      	nop
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005086:	b480      	push	{r7}
 8005088:	b083      	sub	sp, #12
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800509a:	b480      	push	{r7}
 800509c:	b083      	sub	sp, #12
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050a2:	bf00      	nop
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr

080050ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050ae:	b480      	push	{r7}
 80050b0:	b083      	sub	sp, #12
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050b6:	bf00      	nop
 80050b8:	370c      	adds	r7, #12
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050c2:	b480      	push	{r7}
 80050c4:	b083      	sub	sp, #12
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050ca:	bf00      	nop
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
	...

080050d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a43      	ldr	r2, [pc, #268]	@ (80051f8 <TIM_Base_SetConfig+0x120>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d013      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f6:	d00f      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a40      	ldr	r2, [pc, #256]	@ (80051fc <TIM_Base_SetConfig+0x124>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00b      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a3f      	ldr	r2, [pc, #252]	@ (8005200 <TIM_Base_SetConfig+0x128>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d007      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a3e      	ldr	r2, [pc, #248]	@ (8005204 <TIM_Base_SetConfig+0x12c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d003      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a3d      	ldr	r2, [pc, #244]	@ (8005208 <TIM_Base_SetConfig+0x130>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d108      	bne.n	800512a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800511e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	4313      	orrs	r3, r2
 8005128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a32      	ldr	r2, [pc, #200]	@ (80051f8 <TIM_Base_SetConfig+0x120>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d02b      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005138:	d027      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a2f      	ldr	r2, [pc, #188]	@ (80051fc <TIM_Base_SetConfig+0x124>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d023      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a2e      	ldr	r2, [pc, #184]	@ (8005200 <TIM_Base_SetConfig+0x128>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d01f      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a2d      	ldr	r2, [pc, #180]	@ (8005204 <TIM_Base_SetConfig+0x12c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d01b      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a2c      	ldr	r2, [pc, #176]	@ (8005208 <TIM_Base_SetConfig+0x130>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d017      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a2b      	ldr	r2, [pc, #172]	@ (800520c <TIM_Base_SetConfig+0x134>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d013      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a2a      	ldr	r2, [pc, #168]	@ (8005210 <TIM_Base_SetConfig+0x138>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d00f      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a29      	ldr	r2, [pc, #164]	@ (8005214 <TIM_Base_SetConfig+0x13c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d00b      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a28      	ldr	r2, [pc, #160]	@ (8005218 <TIM_Base_SetConfig+0x140>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d007      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a27      	ldr	r2, [pc, #156]	@ (800521c <TIM_Base_SetConfig+0x144>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d003      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a26      	ldr	r2, [pc, #152]	@ (8005220 <TIM_Base_SetConfig+0x148>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d108      	bne.n	800519c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a0e      	ldr	r2, [pc, #56]	@ (80051f8 <TIM_Base_SetConfig+0x120>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_Base_SetConfig+0xf2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a10      	ldr	r2, [pc, #64]	@ (8005208 <TIM_Base_SetConfig+0x130>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d103      	bne.n	80051d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	691a      	ldr	r2, [r3, #16]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f043 0204 	orr.w	r2, r3, #4
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	601a      	str	r2, [r3, #0]
}
 80051ea:	bf00      	nop
 80051ec:	3714      	adds	r7, #20
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	40010000 	.word	0x40010000
 80051fc:	40000400 	.word	0x40000400
 8005200:	40000800 	.word	0x40000800
 8005204:	40000c00 	.word	0x40000c00
 8005208:	40010400 	.word	0x40010400
 800520c:	40014000 	.word	0x40014000
 8005210:	40014400 	.word	0x40014400
 8005214:	40014800 	.word	0x40014800
 8005218:	40001800 	.word	0x40001800
 800521c:	40001c00 	.word	0x40001c00
 8005220:	40002000 	.word	0x40002000

08005224 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d101      	bne.n	8005272 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e040      	b.n	80052f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7fb ffd0 	bl	8001228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2224      	movs	r2, #36	@ 0x24
 800528c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0201 	bic.w	r2, r2, #1
 800529c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fddc 	bl	8005e64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 fb75 	bl	800599c <UART_SetConfig>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d101      	bne.n	80052bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e01b      	b.n	80052f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0201 	orr.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 fe5b 	bl	8005fa8 <UART_CheckIdleState>
 80052f2:	4603      	mov	r3, r0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08a      	sub	sp, #40	@ 0x28
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	4613      	mov	r3, r2
 8005308:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005310:	2b20      	cmp	r3, #32
 8005312:	d132      	bne.n	800537a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <HAL_UART_Receive_IT+0x24>
 800531a:	88fb      	ldrh	r3, [r7, #6]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e02b      	b.n	800537c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d018      	beq.n	800536a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	e853 3f00 	ldrex	r3, [r3]
 8005344:	613b      	str	r3, [r7, #16]
   return(result);
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800534c:	627b      	str	r3, [r7, #36]	@ 0x24
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005356:	623b      	str	r3, [r7, #32]
 8005358:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535a:	69f9      	ldr	r1, [r7, #28]
 800535c:	6a3a      	ldr	r2, [r7, #32]
 800535e:	e841 2300 	strex	r3, r2, [r1]
 8005362:	61bb      	str	r3, [r7, #24]
   return(result);
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1e6      	bne.n	8005338 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800536a:	88fb      	ldrh	r3, [r7, #6]
 800536c:	461a      	mov	r2, r3
 800536e:	68b9      	ldr	r1, [r7, #8]
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f000 fedd 	bl	8006130 <UART_Start_Receive_IT>
 8005376:	4603      	mov	r3, r0
 8005378:	e000      	b.n	800537c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800537a:	2302      	movs	r3, #2
  }
}
 800537c:	4618      	mov	r0, r3
 800537e:	3728      	adds	r7, #40	@ 0x28
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b0ba      	sub	sp, #232	@ 0xe8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053b2:	4013      	ands	r3, r2
 80053b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80053b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d115      	bne.n	80053ec <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c4:	f003 0320 	and.w	r3, r3, #32
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00f      	beq.n	80053ec <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d009      	beq.n	80053ec <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 82b1 	beq.w	8005944 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	4798      	blx	r3
      }
      return;
 80053ea:	e2ab      	b.n	8005944 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80053ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 8117 	beq.w	8005624 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80053f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d106      	bne.n	8005410 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005402:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005406:	4b85      	ldr	r3, [pc, #532]	@ (800561c <HAL_UART_IRQHandler+0x298>)
 8005408:	4013      	ands	r3, r2
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 810a 	beq.w	8005624 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b00      	cmp	r3, #0
 800541a:	d011      	beq.n	8005440 <HAL_UART_IRQHandler+0xbc>
 800541c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00b      	beq.n	8005440 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2201      	movs	r2, #1
 800542e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005436:	f043 0201 	orr.w	r2, r3, #1
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005444:	f003 0302 	and.w	r3, r3, #2
 8005448:	2b00      	cmp	r3, #0
 800544a:	d011      	beq.n	8005470 <HAL_UART_IRQHandler+0xec>
 800544c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00b      	beq.n	8005470 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2202      	movs	r2, #2
 800545e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005466:	f043 0204 	orr.w	r2, r3, #4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005474:	f003 0304 	and.w	r3, r3, #4
 8005478:	2b00      	cmp	r3, #0
 800547a:	d011      	beq.n	80054a0 <HAL_UART_IRQHandler+0x11c>
 800547c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00b      	beq.n	80054a0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2204      	movs	r2, #4
 800548e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005496:	f043 0202 	orr.w	r2, r3, #2
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d017      	beq.n	80054dc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054b0:	f003 0320 	and.w	r3, r3, #32
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d105      	bne.n	80054c4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054bc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00b      	beq.n	80054dc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2208      	movs	r2, #8
 80054ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054d2:	f043 0208 	orr.w	r2, r3, #8
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80054dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d012      	beq.n	800550e <HAL_UART_IRQHandler+0x18a>
 80054e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00c      	beq.n	800550e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005504:	f043 0220 	orr.w	r2, r3, #32
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 8217 	beq.w	8005948 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800551a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00d      	beq.n	8005542 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d007      	beq.n	8005542 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005548:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005556:	2b40      	cmp	r3, #64	@ 0x40
 8005558:	d005      	beq.n	8005566 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800555a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800555e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005562:	2b00      	cmp	r3, #0
 8005564:	d04f      	beq.n	8005606 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 fea8 	bl	80062bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	d141      	bne.n	80055fe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3308      	adds	r3, #8
 8005580:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005584:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005590:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005598:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3308      	adds	r3, #8
 80055a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1d9      	bne.n	800557a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d013      	beq.n	80055f6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d2:	4a13      	ldr	r2, [pc, #76]	@ (8005620 <HAL_UART_IRQHandler+0x29c>)
 80055d4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055da:	4618      	mov	r0, r3
 80055dc:	f7fc fac6 	bl	8001b6c <HAL_DMA_Abort_IT>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d017      	beq.n	8005616 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80055f0:	4610      	mov	r0, r2
 80055f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	e00f      	b.n	8005616 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9ba 	bl	8005970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055fc:	e00b      	b.n	8005616 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f9b6 	bl	8005970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005604:	e007      	b.n	8005616 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 f9b2 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005614:	e198      	b.n	8005948 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005616:	bf00      	nop
    return;
 8005618:	e196      	b.n	8005948 <HAL_UART_IRQHandler+0x5c4>
 800561a:	bf00      	nop
 800561c:	04000120 	.word	0x04000120
 8005620:	08006385 	.word	0x08006385

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005628:	2b01      	cmp	r3, #1
 800562a:	f040 8166 	bne.w	80058fa <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800562e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005632:	f003 0310 	and.w	r3, r3, #16
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 815f 	beq.w	80058fa <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800563c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005640:	f003 0310 	and.w	r3, r3, #16
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 8158 	beq.w	80058fa <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2210      	movs	r2, #16
 8005650:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565c:	2b40      	cmp	r3, #64	@ 0x40
 800565e:	f040 80d0 	bne.w	8005802 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800566e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 80ab 	beq.w	80057ce <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800567e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005682:	429a      	cmp	r2, r3
 8005684:	f080 80a3 	bcs.w	80057ce <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800568e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005696:	69db      	ldr	r3, [r3, #28]
 8005698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800569c:	f000 8086 	beq.w	80057ac <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	461a      	mov	r2, r3
 80056c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80056ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056da:	e841 2300 	strex	r3, r2, [r1]
 80056de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1da      	bne.n	80056a0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3308      	adds	r3, #8
 80056f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056fc:	f023 0301 	bic.w	r3, r3, #1
 8005700:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3308      	adds	r3, #8
 800570a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800570e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005712:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005714:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005716:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005720:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e1      	bne.n	80056ea <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3308      	adds	r3, #8
 800572c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005738:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800573c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3308      	adds	r3, #8
 8005746:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800574a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800574c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005750:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005758:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e3      	bne.n	8005726 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2220      	movs	r2, #32
 8005762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800577a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800577c:	f023 0310 	bic.w	r3, r3, #16
 8005780:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	461a      	mov	r2, r3
 800578a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800578e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005790:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005792:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005794:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005796:	e841 2300 	strex	r3, r2, [r1]
 800579a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800579c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1e4      	bne.n	800576c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fc f970 	bl	8001a8c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057be:	b29b      	uxth	r3, r3
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	4619      	mov	r1, r3
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f8dc 	bl	8005984 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057cc:	e0be      	b.n	800594c <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80057d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057d8:	429a      	cmp	r2, r3
 80057da:	f040 80b7 	bne.w	800594c <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e2:	69db      	ldr	r3, [r3, #28]
 80057e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e8:	f040 80b0 	bne.w	800594c <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2202      	movs	r2, #2
 80057f0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80057f8:	4619      	mov	r1, r3
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f000 f8c2 	bl	8005984 <HAL_UARTEx_RxEventCallback>
      return;
 8005800:	e0a4      	b.n	800594c <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800580e:	b29b      	uxth	r3, r3
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 8096 	beq.w	8005950 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 8005824:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 8091 	beq.w	8005950 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005836:	e853 3f00 	ldrex	r3, [r3]
 800583a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800583c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800583e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005842:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	461a      	mov	r2, r3
 800584c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005850:	647b      	str	r3, [r7, #68]	@ 0x44
 8005852:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005854:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005858:	e841 2300 	strex	r3, r2, [r1]
 800585c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800585e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1e4      	bne.n	800582e <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	3308      	adds	r3, #8
 800586a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586e:	e853 3f00 	ldrex	r3, [r3]
 8005872:	623b      	str	r3, [r7, #32]
   return(result);
 8005874:	6a3b      	ldr	r3, [r7, #32]
 8005876:	f023 0301 	bic.w	r3, r3, #1
 800587a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3308      	adds	r3, #8
 8005884:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005888:	633a      	str	r2, [r7, #48]	@ 0x30
 800588a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800588e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e3      	bne.n	8005864 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	e853 3f00 	ldrex	r3, [r3]
 80058bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f023 0310 	bic.w	r3, r3, #16
 80058c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	461a      	mov	r2, r3
 80058ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d6:	69b9      	ldr	r1, [r7, #24]
 80058d8:	69fa      	ldr	r2, [r7, #28]
 80058da:	e841 2300 	strex	r3, r2, [r1]
 80058de:	617b      	str	r3, [r7, #20]
   return(result);
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1e4      	bne.n	80058b0 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2202      	movs	r2, #2
 80058ea:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058f0:	4619      	mov	r1, r3
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f846 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058f8:	e02a      	b.n	8005950 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80058fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00e      	beq.n	8005924 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005906:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800590a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590e:	2b00      	cmp	r3, #0
 8005910:	d008      	beq.n	8005924 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01c      	beq.n	8005954 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	4798      	blx	r3
    }
    return;
 8005922:	e017      	b.n	8005954 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592c:	2b00      	cmp	r3, #0
 800592e:	d012      	beq.n	8005956 <HAL_UART_IRQHandler+0x5d2>
 8005930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00c      	beq.n	8005956 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 fd33 	bl	80063a8 <UART_EndTransmit_IT>
    return;
 8005942:	e008      	b.n	8005956 <HAL_UART_IRQHandler+0x5d2>
      return;
 8005944:	bf00      	nop
 8005946:	e006      	b.n	8005956 <HAL_UART_IRQHandler+0x5d2>
    return;
 8005948:	bf00      	nop
 800594a:	e004      	b.n	8005956 <HAL_UART_IRQHandler+0x5d2>
      return;
 800594c:	bf00      	nop
 800594e:	e002      	b.n	8005956 <HAL_UART_IRQHandler+0x5d2>
      return;
 8005950:	bf00      	nop
 8005952:	e000      	b.n	8005956 <HAL_UART_IRQHandler+0x5d2>
    return;
 8005954:	bf00      	nop
  }

}
 8005956:	37e8      	adds	r7, #232	@ 0xe8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b088      	sub	sp, #32
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059a4:	2300      	movs	r3, #0
 80059a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	4313      	orrs	r3, r2
 80059be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	4ba6      	ldr	r3, [pc, #664]	@ (8005c60 <UART_SetConfig+0x2c4>)
 80059c8:	4013      	ands	r3, r2
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6812      	ldr	r2, [r2, #0]
 80059ce:	6979      	ldr	r1, [r7, #20]
 80059d0:	430b      	orrs	r3, r1
 80059d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	699b      	ldr	r3, [r3, #24]
 80059ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a1b      	ldr	r3, [r3, #32]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a94      	ldr	r2, [pc, #592]	@ (8005c64 <UART_SetConfig+0x2c8>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d120      	bne.n	8005a5a <UART_SetConfig+0xbe>
 8005a18:	4b93      	ldr	r3, [pc, #588]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1e:	f003 0303 	and.w	r3, r3, #3
 8005a22:	2b03      	cmp	r3, #3
 8005a24:	d816      	bhi.n	8005a54 <UART_SetConfig+0xb8>
 8005a26:	a201      	add	r2, pc, #4	@ (adr r2, 8005a2c <UART_SetConfig+0x90>)
 8005a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2c:	08005a3d 	.word	0x08005a3d
 8005a30:	08005a49 	.word	0x08005a49
 8005a34:	08005a43 	.word	0x08005a43
 8005a38:	08005a4f 	.word	0x08005a4f
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	77fb      	strb	r3, [r7, #31]
 8005a40:	e150      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005a42:	2302      	movs	r3, #2
 8005a44:	77fb      	strb	r3, [r7, #31]
 8005a46:	e14d      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005a48:	2304      	movs	r3, #4
 8005a4a:	77fb      	strb	r3, [r7, #31]
 8005a4c:	e14a      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005a4e:	2308      	movs	r3, #8
 8005a50:	77fb      	strb	r3, [r7, #31]
 8005a52:	e147      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005a54:	2310      	movs	r3, #16
 8005a56:	77fb      	strb	r3, [r7, #31]
 8005a58:	e144      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a83      	ldr	r2, [pc, #524]	@ (8005c6c <UART_SetConfig+0x2d0>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d132      	bne.n	8005aca <UART_SetConfig+0x12e>
 8005a64:	4b80      	ldr	r3, [pc, #512]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a6a:	f003 030c 	and.w	r3, r3, #12
 8005a6e:	2b0c      	cmp	r3, #12
 8005a70:	d828      	bhi.n	8005ac4 <UART_SetConfig+0x128>
 8005a72:	a201      	add	r2, pc, #4	@ (adr r2, 8005a78 <UART_SetConfig+0xdc>)
 8005a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a78:	08005aad 	.word	0x08005aad
 8005a7c:	08005ac5 	.word	0x08005ac5
 8005a80:	08005ac5 	.word	0x08005ac5
 8005a84:	08005ac5 	.word	0x08005ac5
 8005a88:	08005ab9 	.word	0x08005ab9
 8005a8c:	08005ac5 	.word	0x08005ac5
 8005a90:	08005ac5 	.word	0x08005ac5
 8005a94:	08005ac5 	.word	0x08005ac5
 8005a98:	08005ab3 	.word	0x08005ab3
 8005a9c:	08005ac5 	.word	0x08005ac5
 8005aa0:	08005ac5 	.word	0x08005ac5
 8005aa4:	08005ac5 	.word	0x08005ac5
 8005aa8:	08005abf 	.word	0x08005abf
 8005aac:	2300      	movs	r3, #0
 8005aae:	77fb      	strb	r3, [r7, #31]
 8005ab0:	e118      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005ab2:	2302      	movs	r3, #2
 8005ab4:	77fb      	strb	r3, [r7, #31]
 8005ab6:	e115      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005ab8:	2304      	movs	r3, #4
 8005aba:	77fb      	strb	r3, [r7, #31]
 8005abc:	e112      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005abe:	2308      	movs	r3, #8
 8005ac0:	77fb      	strb	r3, [r7, #31]
 8005ac2:	e10f      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005ac4:	2310      	movs	r3, #16
 8005ac6:	77fb      	strb	r3, [r7, #31]
 8005ac8:	e10c      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a68      	ldr	r2, [pc, #416]	@ (8005c70 <UART_SetConfig+0x2d4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d120      	bne.n	8005b16 <UART_SetConfig+0x17a>
 8005ad4:	4b64      	ldr	r3, [pc, #400]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ada:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005ade:	2b30      	cmp	r3, #48	@ 0x30
 8005ae0:	d013      	beq.n	8005b0a <UART_SetConfig+0x16e>
 8005ae2:	2b30      	cmp	r3, #48	@ 0x30
 8005ae4:	d814      	bhi.n	8005b10 <UART_SetConfig+0x174>
 8005ae6:	2b20      	cmp	r3, #32
 8005ae8:	d009      	beq.n	8005afe <UART_SetConfig+0x162>
 8005aea:	2b20      	cmp	r3, #32
 8005aec:	d810      	bhi.n	8005b10 <UART_SetConfig+0x174>
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d002      	beq.n	8005af8 <UART_SetConfig+0x15c>
 8005af2:	2b10      	cmp	r3, #16
 8005af4:	d006      	beq.n	8005b04 <UART_SetConfig+0x168>
 8005af6:	e00b      	b.n	8005b10 <UART_SetConfig+0x174>
 8005af8:	2300      	movs	r3, #0
 8005afa:	77fb      	strb	r3, [r7, #31]
 8005afc:	e0f2      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005afe:	2302      	movs	r3, #2
 8005b00:	77fb      	strb	r3, [r7, #31]
 8005b02:	e0ef      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b04:	2304      	movs	r3, #4
 8005b06:	77fb      	strb	r3, [r7, #31]
 8005b08:	e0ec      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b0a:	2308      	movs	r3, #8
 8005b0c:	77fb      	strb	r3, [r7, #31]
 8005b0e:	e0e9      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b10:	2310      	movs	r3, #16
 8005b12:	77fb      	strb	r3, [r7, #31]
 8005b14:	e0e6      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a56      	ldr	r2, [pc, #344]	@ (8005c74 <UART_SetConfig+0x2d8>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d120      	bne.n	8005b62 <UART_SetConfig+0x1c6>
 8005b20:	4b51      	ldr	r3, [pc, #324]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005b2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b2c:	d013      	beq.n	8005b56 <UART_SetConfig+0x1ba>
 8005b2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b30:	d814      	bhi.n	8005b5c <UART_SetConfig+0x1c0>
 8005b32:	2b80      	cmp	r3, #128	@ 0x80
 8005b34:	d009      	beq.n	8005b4a <UART_SetConfig+0x1ae>
 8005b36:	2b80      	cmp	r3, #128	@ 0x80
 8005b38:	d810      	bhi.n	8005b5c <UART_SetConfig+0x1c0>
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <UART_SetConfig+0x1a8>
 8005b3e:	2b40      	cmp	r3, #64	@ 0x40
 8005b40:	d006      	beq.n	8005b50 <UART_SetConfig+0x1b4>
 8005b42:	e00b      	b.n	8005b5c <UART_SetConfig+0x1c0>
 8005b44:	2300      	movs	r3, #0
 8005b46:	77fb      	strb	r3, [r7, #31]
 8005b48:	e0cc      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	77fb      	strb	r3, [r7, #31]
 8005b4e:	e0c9      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b50:	2304      	movs	r3, #4
 8005b52:	77fb      	strb	r3, [r7, #31]
 8005b54:	e0c6      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b56:	2308      	movs	r3, #8
 8005b58:	77fb      	strb	r3, [r7, #31]
 8005b5a:	e0c3      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b5c:	2310      	movs	r3, #16
 8005b5e:	77fb      	strb	r3, [r7, #31]
 8005b60:	e0c0      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a44      	ldr	r2, [pc, #272]	@ (8005c78 <UART_SetConfig+0x2dc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d125      	bne.n	8005bb8 <UART_SetConfig+0x21c>
 8005b6c:	4b3e      	ldr	r3, [pc, #248]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b7a:	d017      	beq.n	8005bac <UART_SetConfig+0x210>
 8005b7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b80:	d817      	bhi.n	8005bb2 <UART_SetConfig+0x216>
 8005b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b86:	d00b      	beq.n	8005ba0 <UART_SetConfig+0x204>
 8005b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b8c:	d811      	bhi.n	8005bb2 <UART_SetConfig+0x216>
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <UART_SetConfig+0x1fe>
 8005b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b96:	d006      	beq.n	8005ba6 <UART_SetConfig+0x20a>
 8005b98:	e00b      	b.n	8005bb2 <UART_SetConfig+0x216>
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	77fb      	strb	r3, [r7, #31]
 8005b9e:	e0a1      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	77fb      	strb	r3, [r7, #31]
 8005ba4:	e09e      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005ba6:	2304      	movs	r3, #4
 8005ba8:	77fb      	strb	r3, [r7, #31]
 8005baa:	e09b      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005bac:	2308      	movs	r3, #8
 8005bae:	77fb      	strb	r3, [r7, #31]
 8005bb0:	e098      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005bb2:	2310      	movs	r3, #16
 8005bb4:	77fb      	strb	r3, [r7, #31]
 8005bb6:	e095      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8005c7c <UART_SetConfig+0x2e0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d125      	bne.n	8005c0e <UART_SetConfig+0x272>
 8005bc2:	4b29      	ldr	r3, [pc, #164]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005bcc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bd0:	d017      	beq.n	8005c02 <UART_SetConfig+0x266>
 8005bd2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bd6:	d817      	bhi.n	8005c08 <UART_SetConfig+0x26c>
 8005bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bdc:	d00b      	beq.n	8005bf6 <UART_SetConfig+0x25a>
 8005bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005be2:	d811      	bhi.n	8005c08 <UART_SetConfig+0x26c>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <UART_SetConfig+0x254>
 8005be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bec:	d006      	beq.n	8005bfc <UART_SetConfig+0x260>
 8005bee:	e00b      	b.n	8005c08 <UART_SetConfig+0x26c>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	77fb      	strb	r3, [r7, #31]
 8005bf4:	e076      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005bf6:	2302      	movs	r3, #2
 8005bf8:	77fb      	strb	r3, [r7, #31]
 8005bfa:	e073      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005bfc:	2304      	movs	r3, #4
 8005bfe:	77fb      	strb	r3, [r7, #31]
 8005c00:	e070      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c02:	2308      	movs	r3, #8
 8005c04:	77fb      	strb	r3, [r7, #31]
 8005c06:	e06d      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c08:	2310      	movs	r3, #16
 8005c0a:	77fb      	strb	r3, [r7, #31]
 8005c0c:	e06a      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a1b      	ldr	r2, [pc, #108]	@ (8005c80 <UART_SetConfig+0x2e4>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d138      	bne.n	8005c8a <UART_SetConfig+0x2ee>
 8005c18:	4b13      	ldr	r3, [pc, #76]	@ (8005c68 <UART_SetConfig+0x2cc>)
 8005c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c1e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005c22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c26:	d017      	beq.n	8005c58 <UART_SetConfig+0x2bc>
 8005c28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c2c:	d82a      	bhi.n	8005c84 <UART_SetConfig+0x2e8>
 8005c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c32:	d00b      	beq.n	8005c4c <UART_SetConfig+0x2b0>
 8005c34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c38:	d824      	bhi.n	8005c84 <UART_SetConfig+0x2e8>
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <UART_SetConfig+0x2aa>
 8005c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c42:	d006      	beq.n	8005c52 <UART_SetConfig+0x2b6>
 8005c44:	e01e      	b.n	8005c84 <UART_SetConfig+0x2e8>
 8005c46:	2300      	movs	r3, #0
 8005c48:	77fb      	strb	r3, [r7, #31]
 8005c4a:	e04b      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	77fb      	strb	r3, [r7, #31]
 8005c50:	e048      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c52:	2304      	movs	r3, #4
 8005c54:	77fb      	strb	r3, [r7, #31]
 8005c56:	e045      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c58:	2308      	movs	r3, #8
 8005c5a:	77fb      	strb	r3, [r7, #31]
 8005c5c:	e042      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c5e:	bf00      	nop
 8005c60:	efff69f3 	.word	0xefff69f3
 8005c64:	40011000 	.word	0x40011000
 8005c68:	40023800 	.word	0x40023800
 8005c6c:	40004400 	.word	0x40004400
 8005c70:	40004800 	.word	0x40004800
 8005c74:	40004c00 	.word	0x40004c00
 8005c78:	40005000 	.word	0x40005000
 8005c7c:	40011400 	.word	0x40011400
 8005c80:	40007800 	.word	0x40007800
 8005c84:	2310      	movs	r3, #16
 8005c86:	77fb      	strb	r3, [r7, #31]
 8005c88:	e02c      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a72      	ldr	r2, [pc, #456]	@ (8005e58 <UART_SetConfig+0x4bc>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d125      	bne.n	8005ce0 <UART_SetConfig+0x344>
 8005c94:	4b71      	ldr	r3, [pc, #452]	@ (8005e5c <UART_SetConfig+0x4c0>)
 8005c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c9a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005c9e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005ca2:	d017      	beq.n	8005cd4 <UART_SetConfig+0x338>
 8005ca4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005ca8:	d817      	bhi.n	8005cda <UART_SetConfig+0x33e>
 8005caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cae:	d00b      	beq.n	8005cc8 <UART_SetConfig+0x32c>
 8005cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cb4:	d811      	bhi.n	8005cda <UART_SetConfig+0x33e>
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <UART_SetConfig+0x326>
 8005cba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cbe:	d006      	beq.n	8005cce <UART_SetConfig+0x332>
 8005cc0:	e00b      	b.n	8005cda <UART_SetConfig+0x33e>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	77fb      	strb	r3, [r7, #31]
 8005cc6:	e00d      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	77fb      	strb	r3, [r7, #31]
 8005ccc:	e00a      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005cce:	2304      	movs	r3, #4
 8005cd0:	77fb      	strb	r3, [r7, #31]
 8005cd2:	e007      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005cd4:	2308      	movs	r3, #8
 8005cd6:	77fb      	strb	r3, [r7, #31]
 8005cd8:	e004      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005cda:	2310      	movs	r3, #16
 8005cdc:	77fb      	strb	r3, [r7, #31]
 8005cde:	e001      	b.n	8005ce4 <UART_SetConfig+0x348>
 8005ce0:	2310      	movs	r3, #16
 8005ce2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cec:	d15b      	bne.n	8005da6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005cee:	7ffb      	ldrb	r3, [r7, #31]
 8005cf0:	2b08      	cmp	r3, #8
 8005cf2:	d828      	bhi.n	8005d46 <UART_SetConfig+0x3aa>
 8005cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cfc <UART_SetConfig+0x360>)
 8005cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfa:	bf00      	nop
 8005cfc:	08005d21 	.word	0x08005d21
 8005d00:	08005d29 	.word	0x08005d29
 8005d04:	08005d31 	.word	0x08005d31
 8005d08:	08005d47 	.word	0x08005d47
 8005d0c:	08005d37 	.word	0x08005d37
 8005d10:	08005d47 	.word	0x08005d47
 8005d14:	08005d47 	.word	0x08005d47
 8005d18:	08005d47 	.word	0x08005d47
 8005d1c:	08005d3f 	.word	0x08005d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d20:	f7fd fa66 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8005d24:	61b8      	str	r0, [r7, #24]
        break;
 8005d26:	e013      	b.n	8005d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d28:	f7fd fa76 	bl	8003218 <HAL_RCC_GetPCLK2Freq>
 8005d2c:	61b8      	str	r0, [r7, #24]
        break;
 8005d2e:	e00f      	b.n	8005d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d30:	4b4b      	ldr	r3, [pc, #300]	@ (8005e60 <UART_SetConfig+0x4c4>)
 8005d32:	61bb      	str	r3, [r7, #24]
        break;
 8005d34:	e00c      	b.n	8005d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d36:	f7fd f989 	bl	800304c <HAL_RCC_GetSysClockFreq>
 8005d3a:	61b8      	str	r0, [r7, #24]
        break;
 8005d3c:	e008      	b.n	8005d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d42:	61bb      	str	r3, [r7, #24]
        break;
 8005d44:	e004      	b.n	8005d50 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	77bb      	strb	r3, [r7, #30]
        break;
 8005d4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d074      	beq.n	8005e40 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	005a      	lsls	r2, r3, #1
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	085b      	lsrs	r3, r3, #1
 8005d60:	441a      	add	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	2b0f      	cmp	r3, #15
 8005d70:	d916      	bls.n	8005da0 <UART_SetConfig+0x404>
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d78:	d212      	bcs.n	8005da0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	f023 030f 	bic.w	r3, r3, #15
 8005d82:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	085b      	lsrs	r3, r3, #1
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	f003 0307 	and.w	r3, r3, #7
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	89fb      	ldrh	r3, [r7, #14]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	89fa      	ldrh	r2, [r7, #14]
 8005d9c:	60da      	str	r2, [r3, #12]
 8005d9e:	e04f      	b.n	8005e40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	77bb      	strb	r3, [r7, #30]
 8005da4:	e04c      	b.n	8005e40 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005da6:	7ffb      	ldrb	r3, [r7, #31]
 8005da8:	2b08      	cmp	r3, #8
 8005daa:	d828      	bhi.n	8005dfe <UART_SetConfig+0x462>
 8005dac:	a201      	add	r2, pc, #4	@ (adr r2, 8005db4 <UART_SetConfig+0x418>)
 8005dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db2:	bf00      	nop
 8005db4:	08005dd9 	.word	0x08005dd9
 8005db8:	08005de1 	.word	0x08005de1
 8005dbc:	08005de9 	.word	0x08005de9
 8005dc0:	08005dff 	.word	0x08005dff
 8005dc4:	08005def 	.word	0x08005def
 8005dc8:	08005dff 	.word	0x08005dff
 8005dcc:	08005dff 	.word	0x08005dff
 8005dd0:	08005dff 	.word	0x08005dff
 8005dd4:	08005df7 	.word	0x08005df7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dd8:	f7fd fa0a 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8005ddc:	61b8      	str	r0, [r7, #24]
        break;
 8005dde:	e013      	b.n	8005e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005de0:	f7fd fa1a 	bl	8003218 <HAL_RCC_GetPCLK2Freq>
 8005de4:	61b8      	str	r0, [r7, #24]
        break;
 8005de6:	e00f      	b.n	8005e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005de8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e60 <UART_SetConfig+0x4c4>)
 8005dea:	61bb      	str	r3, [r7, #24]
        break;
 8005dec:	e00c      	b.n	8005e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dee:	f7fd f92d 	bl	800304c <HAL_RCC_GetSysClockFreq>
 8005df2:	61b8      	str	r0, [r7, #24]
        break;
 8005df4:	e008      	b.n	8005e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005df6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dfa:	61bb      	str	r3, [r7, #24]
        break;
 8005dfc:	e004      	b.n	8005e08 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	77bb      	strb	r3, [r7, #30]
        break;
 8005e06:	bf00      	nop
    }

    if (pclk != 0U)
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d018      	beq.n	8005e40 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	085a      	lsrs	r2, r3, #1
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	441a      	add	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	2b0f      	cmp	r3, #15
 8005e26:	d909      	bls.n	8005e3c <UART_SetConfig+0x4a0>
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e2e:	d205      	bcs.n	8005e3c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	60da      	str	r2, [r3, #12]
 8005e3a:	e001      	b.n	8005e40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e4c:	7fbb      	ldrb	r3, [r7, #30]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3720      	adds	r7, #32
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	40007c00 	.word	0x40007c00
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	00f42400 	.word	0x00f42400

08005e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e70:	f003 0308 	and.w	r3, r3, #8
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00a      	beq.n	8005e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00a      	beq.n	8005ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	430a      	orrs	r2, r1
 8005ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	f003 0304 	and.w	r3, r3, #4
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00a      	beq.n	8005ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00a      	beq.n	8005f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	430a      	orrs	r2, r1
 8005f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1a:	f003 0320 	and.w	r3, r3, #32
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d01a      	beq.n	8005f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f62:	d10a      	bne.n	8005f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	430a      	orrs	r2, r1
 8005f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00a      	beq.n	8005f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	605a      	str	r2, [r3, #4]
  }
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b08c      	sub	sp, #48	@ 0x30
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fb8:	f7fb fb48 	bl	800164c <HAL_GetTick>
 8005fbc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d12e      	bne.n	800602a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fd0:	9300      	str	r3, [sp, #0]
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f83b 	bl	8006056 <UART_WaitOnFlagUntilTimeout>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d021      	beq.n	800602a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ffa:	623b      	str	r3, [r7, #32]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	461a      	mov	r2, r3
 8006002:	6a3b      	ldr	r3, [r7, #32]
 8006004:	61fb      	str	r3, [r7, #28]
 8006006:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006008:	69b9      	ldr	r1, [r7, #24]
 800600a:	69fa      	ldr	r2, [r7, #28]
 800600c:	e841 2300 	strex	r3, r2, [r1]
 8006010:	617b      	str	r3, [r7, #20]
   return(result);
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1e6      	bne.n	8005fe6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2220      	movs	r2, #32
 800601c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	e011      	b.n	800604e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2220      	movs	r2, #32
 8006034:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3728      	adds	r7, #40	@ 0x28
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b084      	sub	sp, #16
 800605a:	af00      	add	r7, sp, #0
 800605c:	60f8      	str	r0, [r7, #12]
 800605e:	60b9      	str	r1, [r7, #8]
 8006060:	603b      	str	r3, [r7, #0]
 8006062:	4613      	mov	r3, r2
 8006064:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006066:	e04f      	b.n	8006108 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606e:	d04b      	beq.n	8006108 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006070:	f7fb faec 	bl	800164c <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	69ba      	ldr	r2, [r7, #24]
 800607c:	429a      	cmp	r2, r3
 800607e:	d302      	bcc.n	8006086 <UART_WaitOnFlagUntilTimeout+0x30>
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e04e      	b.n	8006128 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0304 	and.w	r3, r3, #4
 8006094:	2b00      	cmp	r3, #0
 8006096:	d037      	beq.n	8006108 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	2b80      	cmp	r3, #128	@ 0x80
 800609c:	d034      	beq.n	8006108 <UART_WaitOnFlagUntilTimeout+0xb2>
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	2b40      	cmp	r3, #64	@ 0x40
 80060a2:	d031      	beq.n	8006108 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	f003 0308 	and.w	r3, r3, #8
 80060ae:	2b08      	cmp	r3, #8
 80060b0:	d110      	bne.n	80060d4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2208      	movs	r2, #8
 80060b8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f000 f8fe 	bl	80062bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2208      	movs	r2, #8
 80060c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e029      	b.n	8006128 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	69db      	ldr	r3, [r3, #28]
 80060da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060e2:	d111      	bne.n	8006108 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060ec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f000 f8e4 	bl	80062bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2220      	movs	r2, #32
 80060f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	e00f      	b.n	8006128 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	69da      	ldr	r2, [r3, #28]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	4013      	ands	r3, r2
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	429a      	cmp	r2, r3
 8006116:	bf0c      	ite	eq
 8006118:	2301      	moveq	r3, #1
 800611a:	2300      	movne	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	461a      	mov	r2, r3
 8006120:	79fb      	ldrb	r3, [r7, #7]
 8006122:	429a      	cmp	r2, r3
 8006124:	d0a0      	beq.n	8006068 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006130:	b480      	push	{r7}
 8006132:	b097      	sub	sp, #92	@ 0x5c
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	4613      	mov	r3, r2
 800613c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	88fa      	ldrh	r2, [r7, #6]
 8006148:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	88fa      	ldrh	r2, [r7, #6]
 8006150:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006162:	d10e      	bne.n	8006182 <UART_Start_Receive_IT+0x52>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d105      	bne.n	8006178 <UART_Start_Receive_IT+0x48>
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006172:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006176:	e02d      	b.n	80061d4 <UART_Start_Receive_IT+0xa4>
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	22ff      	movs	r2, #255	@ 0xff
 800617c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006180:	e028      	b.n	80061d4 <UART_Start_Receive_IT+0xa4>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10d      	bne.n	80061a6 <UART_Start_Receive_IT+0x76>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d104      	bne.n	800619c <UART_Start_Receive_IT+0x6c>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	22ff      	movs	r2, #255	@ 0xff
 8006196:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800619a:	e01b      	b.n	80061d4 <UART_Start_Receive_IT+0xa4>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	227f      	movs	r2, #127	@ 0x7f
 80061a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061a4:	e016      	b.n	80061d4 <UART_Start_Receive_IT+0xa4>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061ae:	d10d      	bne.n	80061cc <UART_Start_Receive_IT+0x9c>
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d104      	bne.n	80061c2 <UART_Start_Receive_IT+0x92>
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	227f      	movs	r2, #127	@ 0x7f
 80061bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061c0:	e008      	b.n	80061d4 <UART_Start_Receive_IT+0xa4>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	223f      	movs	r2, #63	@ 0x3f
 80061c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80061ca:	e003      	b.n	80061d4 <UART_Start_Receive_IT+0xa4>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2222      	movs	r2, #34	@ 0x22
 80061e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	3308      	adds	r3, #8
 80061ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ee:	e853 3f00 	ldrex	r3, [r3]
 80061f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f6:	f043 0301 	orr.w	r3, r3, #1
 80061fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	3308      	adds	r3, #8
 8006202:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006204:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006206:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006208:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800620a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800620c:	e841 2300 	strex	r3, r2, [r1]
 8006210:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1e5      	bne.n	80061e4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006220:	d107      	bne.n	8006232 <UART_Start_Receive_IT+0x102>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d103      	bne.n	8006232 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	4a21      	ldr	r2, [pc, #132]	@ (80062b4 <UART_Start_Receive_IT+0x184>)
 800622e:	669a      	str	r2, [r3, #104]	@ 0x68
 8006230:	e002      	b.n	8006238 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4a20      	ldr	r2, [pc, #128]	@ (80062b8 <UART_Start_Receive_IT+0x188>)
 8006236:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d019      	beq.n	8006274 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006248:	e853 3f00 	ldrex	r3, [r3]
 800624c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006254:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	461a      	mov	r2, r3
 800625c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800625e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006260:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006262:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006264:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006266:	e841 2300 	strex	r3, r2, [r1]
 800626a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800626c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1e6      	bne.n	8006240 <UART_Start_Receive_IT+0x110>
 8006272:	e018      	b.n	80062a6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	e853 3f00 	ldrex	r3, [r3]
 8006280:	613b      	str	r3, [r7, #16]
   return(result);
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	f043 0320 	orr.w	r3, r3, #32
 8006288:	653b      	str	r3, [r7, #80]	@ 0x50
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006292:	623b      	str	r3, [r7, #32]
 8006294:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006296:	69f9      	ldr	r1, [r7, #28]
 8006298:	6a3a      	ldr	r2, [r7, #32]
 800629a:	e841 2300 	strex	r3, r2, [r1]
 800629e:	61bb      	str	r3, [r7, #24]
   return(result);
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1e6      	bne.n	8006274 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	375c      	adds	r7, #92	@ 0x5c
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	080065a5 	.word	0x080065a5
 80062b8:	080063fd 	.word	0x080063fd

080062bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062bc:	b480      	push	{r7}
 80062be:	b095      	sub	sp, #84	@ 0x54
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062cc:	e853 3f00 	ldrex	r3, [r3]
 80062d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	461a      	mov	r2, r3
 80062e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80062e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062ea:	e841 2300 	strex	r3, r2, [r1]
 80062ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1e6      	bne.n	80062c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3308      	adds	r3, #8
 80062fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	e853 3f00 	ldrex	r3, [r3]
 8006304:	61fb      	str	r3, [r7, #28]
   return(result);
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	f023 0301 	bic.w	r3, r3, #1
 800630c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3308      	adds	r3, #8
 8006314:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006316:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006318:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800631c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800631e:	e841 2300 	strex	r3, r2, [r1]
 8006322:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006326:	2b00      	cmp	r3, #0
 8006328:	d1e5      	bne.n	80062f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800632e:	2b01      	cmp	r3, #1
 8006330:	d118      	bne.n	8006364 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	e853 3f00 	ldrex	r3, [r3]
 800633e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	f023 0310 	bic.w	r3, r3, #16
 8006346:	647b      	str	r3, [r7, #68]	@ 0x44
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	461a      	mov	r2, r3
 800634e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006350:	61bb      	str	r3, [r7, #24]
 8006352:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006354:	6979      	ldr	r1, [r7, #20]
 8006356:	69ba      	ldr	r2, [r7, #24]
 8006358:	e841 2300 	strex	r3, r2, [r1]
 800635c:	613b      	str	r3, [r7, #16]
   return(result);
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d1e6      	bne.n	8006332 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2220      	movs	r2, #32
 8006368:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006378:	bf00      	nop
 800637a:	3754      	adds	r7, #84	@ 0x54
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006390:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f7ff fae8 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063a0:	bf00      	nop
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b088      	sub	sp, #32
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063c4:	61fb      	str	r3, [r7, #28]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	61bb      	str	r3, [r7, #24]
 80063d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	6979      	ldr	r1, [r7, #20]
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	613b      	str	r3, [r7, #16]
   return(result);
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e6      	bne.n	80063b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2220      	movs	r2, #32
 80063e6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f7ff fab4 	bl	800595c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063f4:	bf00      	nop
 80063f6:	3720      	adds	r7, #32
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b09c      	sub	sp, #112	@ 0x70
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800640a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006414:	2b22      	cmp	r3, #34	@ 0x22
 8006416:	f040 80b9 	bne.w	800658c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006420:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006424:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006428:	b2d9      	uxtb	r1, r3
 800642a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800642e:	b2da      	uxtb	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006434:	400a      	ands	r2, r1
 8006436:	b2d2      	uxtb	r2, r2
 8006438:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800644a:	b29b      	uxth	r3, r3
 800644c:	3b01      	subs	r3, #1
 800644e:	b29a      	uxth	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800645c:	b29b      	uxth	r3, r3
 800645e:	2b00      	cmp	r3, #0
 8006460:	f040 809c 	bne.w	800659c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006472:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006474:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006478:	66bb      	str	r3, [r7, #104]	@ 0x68
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006482:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006484:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006488:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800648a:	e841 2300 	strex	r3, r2, [r1]
 800648e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1e6      	bne.n	8006464 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3308      	adds	r3, #8
 800649c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a0:	e853 3f00 	ldrex	r3, [r3]
 80064a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a8:	f023 0301 	bic.w	r3, r3, #1
 80064ac:	667b      	str	r3, [r7, #100]	@ 0x64
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	3308      	adds	r3, #8
 80064b4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80064b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80064b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064be:	e841 2300 	strex	r3, r2, [r1]
 80064c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1e5      	bne.n	8006496 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2220      	movs	r2, #32
 80064ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d018      	beq.n	800651e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f4:	e853 3f00 	ldrex	r3, [r3]
 80064f8:	623b      	str	r3, [r7, #32]
   return(result);
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006500:	663b      	str	r3, [r7, #96]	@ 0x60
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	461a      	mov	r2, r3
 8006508:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800650a:	633b      	str	r3, [r7, #48]	@ 0x30
 800650c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006510:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006512:	e841 2300 	strex	r3, r2, [r1]
 8006516:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1e6      	bne.n	80064ec <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006522:	2b01      	cmp	r3, #1
 8006524:	d12e      	bne.n	8006584 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	e853 3f00 	ldrex	r3, [r3]
 8006538:	60fb      	str	r3, [r7, #12]
   return(result);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f023 0310 	bic.w	r3, r3, #16
 8006540:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	461a      	mov	r2, r3
 8006548:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800654a:	61fb      	str	r3, [r7, #28]
 800654c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654e:	69b9      	ldr	r1, [r7, #24]
 8006550:	69fa      	ldr	r2, [r7, #28]
 8006552:	e841 2300 	strex	r3, r2, [r1]
 8006556:	617b      	str	r3, [r7, #20]
   return(result);
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1e6      	bne.n	800652c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	69db      	ldr	r3, [r3, #28]
 8006564:	f003 0310 	and.w	r3, r3, #16
 8006568:	2b10      	cmp	r3, #16
 800656a:	d103      	bne.n	8006574 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2210      	movs	r2, #16
 8006572:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800657a:	4619      	mov	r1, r3
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f7ff fa01 	bl	8005984 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006582:	e00b      	b.n	800659c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f7fa fb2b 	bl	8000be0 <HAL_UART_RxCpltCallback>
}
 800658a:	e007      	b.n	800659c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699a      	ldr	r2, [r3, #24]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0208 	orr.w	r2, r2, #8
 800659a:	619a      	str	r2, [r3, #24]
}
 800659c:	bf00      	nop
 800659e:	3770      	adds	r7, #112	@ 0x70
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b09c      	sub	sp, #112	@ 0x70
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065b2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065bc:	2b22      	cmp	r3, #34	@ 0x22
 80065be:	f040 80b9 	bne.w	8006734 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065d0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80065d2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80065d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80065da:	4013      	ands	r3, r2
 80065dc:	b29a      	uxth	r2, r3
 80065de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e6:	1c9a      	adds	r2, r3, #2
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	3b01      	subs	r3, #1
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006604:	b29b      	uxth	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	f040 809c 	bne.w	8006744 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006612:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006614:	e853 3f00 	ldrex	r3, [r3]
 8006618:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800661a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800661c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006620:	667b      	str	r3, [r7, #100]	@ 0x64
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	461a      	mov	r2, r3
 8006628:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800662a:	657b      	str	r3, [r7, #84]	@ 0x54
 800662c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006630:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006638:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e6      	bne.n	800660c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	3308      	adds	r3, #8
 8006644:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006648:	e853 3f00 	ldrex	r3, [r3]
 800664c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006650:	f023 0301 	bic.w	r3, r3, #1
 8006654:	663b      	str	r3, [r7, #96]	@ 0x60
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	3308      	adds	r3, #8
 800665c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800665e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006660:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006664:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e5      	bne.n	800663e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d018      	beq.n	80066c6 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669a:	6a3b      	ldr	r3, [r7, #32]
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	461a      	mov	r2, r3
 80066b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066ba:	e841 2300 	strex	r3, r2, [r1]
 80066be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1e6      	bne.n	8006694 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d12e      	bne.n	800672c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	e853 3f00 	ldrex	r3, [r3]
 80066e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f023 0310 	bic.w	r3, r3, #16
 80066e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066f2:	61bb      	str	r3, [r7, #24]
 80066f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	6979      	ldr	r1, [r7, #20]
 80066f8:	69ba      	ldr	r2, [r7, #24]
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e6      	bne.n	80066d4 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69db      	ldr	r3, [r3, #28]
 800670c:	f003 0310 	and.w	r3, r3, #16
 8006710:	2b10      	cmp	r3, #16
 8006712:	d103      	bne.n	800671c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2210      	movs	r2, #16
 800671a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006722:	4619      	mov	r1, r3
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f7ff f92d 	bl	8005984 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800672a:	e00b      	b.n	8006744 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f7fa fa57 	bl	8000be0 <HAL_UART_RxCpltCallback>
}
 8006732:	e007      	b.n	8006744 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	699a      	ldr	r2, [r3, #24]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 0208 	orr.w	r2, r2, #8
 8006742:	619a      	str	r2, [r3, #24]
}
 8006744:	bf00      	nop
 8006746:	3770      	adds	r7, #112	@ 0x70
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800674c:	b084      	sub	sp, #16
 800674e:	b480      	push	{r7}
 8006750:	b085      	sub	sp, #20
 8006752:	af00      	add	r7, sp, #0
 8006754:	6078      	str	r0, [r7, #4]
 8006756:	f107 001c 	add.w	r0, r7, #28
 800675a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8006762:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006764:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006766:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800676a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800676c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800676e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8006770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8006772:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8006776:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	4b07      	ldr	r3, [pc, #28]	@ (80067a0 <SDMMC_Init+0x54>)
 8006784:	4013      	ands	r3, r2
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	431a      	orrs	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800678e:	2300      	movs	r3, #0
}
 8006790:	4618      	mov	r0, r3
 8006792:	3714      	adds	r7, #20
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	b004      	add	sp, #16
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	ffff8100 	.word	0xffff8100

080067a4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 80067be:	b480      	push	{r7}
 80067c0:	b083      	sub	sp, #12
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
 80067c6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2203      	movs	r2, #3
 80067ec:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80067ee:	2300      	movs	r3, #0
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0303 	and.w	r3, r3, #3
}
 800680c:	4618      	mov	r0, r3
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006822:	2300      	movs	r3, #0
 8006824:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006836:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800683c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006842:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68da      	ldr	r2, [r3, #12]
 800684e:	4b06      	ldr	r3, [pc, #24]	@ (8006868 <SDMMC_SendCommand+0x50>)
 8006850:	4013      	ands	r3, r2
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	431a      	orrs	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800685a:	2300      	movs	r3, #0
}
 800685c:	4618      	mov	r0, r3
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	fffff000 	.word	0xfffff000

0800686c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	b2db      	uxtb	r3, r3
}
 800687a:	4618      	mov	r0, r3
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr

08006886 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8006886:	b480      	push	{r7}
 8006888:	b085      	sub	sp, #20
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
 800688e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	3314      	adds	r3, #20
 8006894:	461a      	mov	r2, r3
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	4413      	add	r3, r2
 800689a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
}  
 80068a0:	4618      	mov	r0, r3
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80068b6:	2300      	movs	r3, #0
 80068b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80068d2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80068d8:	431a      	orrs	r2, r3
                       Data->DPSM);
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80068de:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ea:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	431a      	orrs	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80068f6:	2300      	movs	r3, #0

}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3714      	adds	r7, #20
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006912:	2310      	movs	r3, #16
 8006914:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006916:	2340      	movs	r3, #64	@ 0x40
 8006918:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800691a:	2300      	movs	r3, #0
 800691c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800691e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006922:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006924:	f107 0308 	add.w	r3, r7, #8
 8006928:	4619      	mov	r1, r3
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f7ff ff74 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006930:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006934:	2110      	movs	r1, #16
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f9d6 	bl	8006ce8 <SDMMC_GetCmdResp1>
 800693c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800693e:	69fb      	ldr	r3, [r7, #28]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3720      	adds	r7, #32
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b088      	sub	sp, #32
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006956:	2311      	movs	r3, #17
 8006958:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800695a:	2340      	movs	r3, #64	@ 0x40
 800695c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800695e:	2300      	movs	r3, #0
 8006960:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006962:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006966:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006968:	f107 0308 	add.w	r3, r7, #8
 800696c:	4619      	mov	r1, r3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f7ff ff52 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006978:	2111      	movs	r1, #17
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f9b4 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006980:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006982:	69fb      	ldr	r3, [r7, #28]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3720      	adds	r7, #32
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b088      	sub	sp, #32
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800699a:	2312      	movs	r3, #18
 800699c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800699e:	2340      	movs	r3, #64	@ 0x40
 80069a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80069a2:	2300      	movs	r3, #0
 80069a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80069a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80069ac:	f107 0308 	add.w	r3, r7, #8
 80069b0:	4619      	mov	r1, r3
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7ff ff30 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80069b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069bc:	2112      	movs	r1, #18
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f992 	bl	8006ce8 <SDMMC_GetCmdResp1>
 80069c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80069c6:	69fb      	ldr	r3, [r7, #28]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3720      	adds	r7, #32
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80069de:	2318      	movs	r3, #24
 80069e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80069e2:	2340      	movs	r3, #64	@ 0x40
 80069e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80069e6:	2300      	movs	r3, #0
 80069e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80069ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80069ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80069f0:	f107 0308 	add.w	r3, r7, #8
 80069f4:	4619      	mov	r1, r3
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7ff ff0e 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80069fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a00:	2118      	movs	r1, #24
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 f970 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006a08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a0a:	69fb      	ldr	r3, [r7, #28]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3720      	adds	r7, #32
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b088      	sub	sp, #32
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006a22:	2319      	movs	r3, #25
 8006a24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006a26:	2340      	movs	r3, #64	@ 0x40
 8006a28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006a2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006a34:	f107 0308 	add.w	r3, r7, #8
 8006a38:	4619      	mov	r1, r3
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7ff feec 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006a40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a44:	2119      	movs	r1, #25
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f94e 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006a4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a4e:	69fb      	ldr	r3, [r7, #28]
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3720      	adds	r7, #32
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b088      	sub	sp, #32
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006a60:	2300      	movs	r3, #0
 8006a62:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006a64:	230c      	movs	r3, #12
 8006a66:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006a68:	2340      	movs	r3, #64	@ 0x40
 8006a6a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006a70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a74:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006a76:	f107 0308 	add.w	r3, r7, #8
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f7ff fecb 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8006a82:	4a05      	ldr	r2, [pc, #20]	@ (8006a98 <SDMMC_CmdStopTransfer+0x40>)
 8006a84:	210c      	movs	r1, #12
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f92e 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006a8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a8e:	69fb      	ldr	r3, [r7, #28]
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3720      	adds	r7, #32
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	05f5e100 	.word	0x05f5e100

08006a9c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b08a      	sub	sp, #40	@ 0x28
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006aac:	2307      	movs	r3, #7
 8006aae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ab0:	2340      	movs	r3, #64	@ 0x40
 8006ab2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ab8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006abc:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006abe:	f107 0310 	add.w	r3, r7, #16
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f7ff fea7 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ace:	2107      	movs	r1, #7
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 f909 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006ad6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3728      	adds	r7, #40	@ 0x28
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b088      	sub	sp, #32
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006aee:	2300      	movs	r3, #0
 8006af0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006af2:	2300      	movs	r3, #0
 8006af4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006af6:	2300      	movs	r3, #0
 8006af8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006afa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006afe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b00:	f107 0308 	add.w	r3, r7, #8
 8006b04:	4619      	mov	r1, r3
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff fe86 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fb23 	bl	8007158 <SDMMC_GetCmdError>
 8006b12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b14:	69fb      	ldr	r3, [r7, #28]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3720      	adds	r7, #32
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b088      	sub	sp, #32
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006b26:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8006b2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006b2c:	2308      	movs	r3, #8
 8006b2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b30:	2340      	movs	r3, #64	@ 0x40
 8006b32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b34:	2300      	movs	r3, #0
 8006b36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b3c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b3e:	f107 0308 	add.w	r3, r7, #8
 8006b42:	4619      	mov	r1, r3
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7ff fe67 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 fab6 	bl	80070bc <SDMMC_GetCmdResp7>
 8006b50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b52:	69fb      	ldr	r3, [r7, #28]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3720      	adds	r7, #32
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006b6a:	2337      	movs	r3, #55	@ 0x37
 8006b6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b6e:	2340      	movs	r3, #64	@ 0x40
 8006b70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b72:	2300      	movs	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006b7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b7c:	f107 0308 	add.w	r3, r7, #8
 8006b80:	4619      	mov	r1, r3
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7ff fe48 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b8c:	2137      	movs	r1, #55	@ 0x37
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f8aa 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006b94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b96:	69fb      	ldr	r3, [r7, #28]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3720      	adds	r7, #32
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b088      	sub	sp, #32
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006baa:	683a      	ldr	r2, [r7, #0]
 8006bac:	4b0d      	ldr	r3, [pc, #52]	@ (8006be4 <SDMMC_CmdAppOperCommand+0x44>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006bb2:	2329      	movs	r3, #41	@ 0x29
 8006bb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006bb6:	2340      	movs	r3, #64	@ 0x40
 8006bb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006bbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006bc2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006bc4:	f107 0308 	add.w	r3, r7, #8
 8006bc8:	4619      	mov	r1, r3
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f7ff fe24 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 f9bf 	bl	8006f54 <SDMMC_GetCmdResp3>
 8006bd6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bd8:	69fb      	ldr	r3, [r7, #28]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3720      	adds	r7, #32
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	80100000 	.word	0x80100000

08006be8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b088      	sub	sp, #32
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006bf4:	2302      	movs	r3, #2
 8006bf6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006bf8:	23c0      	movs	r3, #192	@ 0xc0
 8006bfa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c04:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c06:	f107 0308 	add.w	r3, r7, #8
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f7ff fe03 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f956 	bl	8006ec4 <SDMMC_GetCmdResp2>
 8006c18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c1a:	69fb      	ldr	r3, [r7, #28]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3720      	adds	r7, #32
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b088      	sub	sp, #32
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006c32:	2309      	movs	r3, #9
 8006c34:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006c36:	23c0      	movs	r3, #192	@ 0xc0
 8006c38:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c42:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c44:	f107 0308 	add.w	r3, r7, #8
 8006c48:	4619      	mov	r1, r3
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f7ff fde4 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f937 	bl	8006ec4 <SDMMC_GetCmdResp2>
 8006c56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c58:	69fb      	ldr	r3, [r7, #28]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3720      	adds	r7, #32
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b088      	sub	sp, #32
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
 8006c6a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006c70:	2303      	movs	r3, #3
 8006c72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c74:	2340      	movs	r3, #64	@ 0x40
 8006c76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c80:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c82:	f107 0308 	add.w	r3, r7, #8
 8006c86:	4619      	mov	r1, r3
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f7ff fdc5 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	2103      	movs	r1, #3
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 f99c 	bl	8006fd0 <SDMMC_GetCmdResp6>
 8006c98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c9a:	69fb      	ldr	r3, [r7, #28]
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3720      	adds	r7, #32
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b088      	sub	sp, #32
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006cb2:	230d      	movs	r3, #13
 8006cb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006cb6:	2340      	movs	r3, #64	@ 0x40
 8006cb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cc2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006cc4:	f107 0308 	add.w	r3, r7, #8
 8006cc8:	4619      	mov	r1, r3
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7ff fda4 	bl	8006818 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8006cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cd4:	210d      	movs	r1, #13
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f000 f806 	bl	8006ce8 <SDMMC_GetCmdResp1>
 8006cdc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cde:	69fb      	ldr	r3, [r7, #28]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3720      	adds	r7, #32
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b088      	sub	sp, #32
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	607a      	str	r2, [r7, #4]
 8006cf4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006cf6:	4b70      	ldr	r3, [pc, #448]	@ (8006eb8 <SDMMC_GetCmdResp1+0x1d0>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a70      	ldr	r2, [pc, #448]	@ (8006ebc <SDMMC_GetCmdResp1+0x1d4>)
 8006cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8006d00:	0a5a      	lsrs	r2, r3, #9
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	fb02 f303 	mul.w	r3, r2, r3
 8006d08:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	1e5a      	subs	r2, r3, #1
 8006d0e:	61fa      	str	r2, [r7, #28]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d102      	bne.n	8006d1a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006d14:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006d18:	e0c9      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d0ef      	beq.n	8006d0a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1ea      	bne.n	8006d0a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d38:	f003 0304 	and.w	r3, r3, #4
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d004      	beq.n	8006d4a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2204      	movs	r2, #4
 8006d44:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d46:	2304      	movs	r3, #4
 8006d48:	e0b1      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d004      	beq.n	8006d60 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2201      	movs	r2, #1
 8006d5a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e0a6      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	22c5      	movs	r2, #197	@ 0xc5
 8006d64:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f7ff fd80 	bl	800686c <SDMMC_GetCommandResponse>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	461a      	mov	r2, r3
 8006d70:	7afb      	ldrb	r3, [r7, #11]
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d001      	beq.n	8006d7a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e099      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f7ff fd82 	bl	8006886 <SDMMC_GetResponse>
 8006d82:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	4b4e      	ldr	r3, [pc, #312]	@ (8006ec0 <SDMMC_GetCmdResp1+0x1d8>)
 8006d88:	4013      	ands	r3, r2
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d101      	bne.n	8006d92 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	e08d      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	da02      	bge.n	8006d9e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006d98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d9c:	e087      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d001      	beq.n	8006dac <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006da8:	2340      	movs	r3, #64	@ 0x40
 8006daa:	e080      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006db6:	2380      	movs	r3, #128	@ 0x80
 8006db8:	e079      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d002      	beq.n	8006dca <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006dc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006dc8:	e071      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d002      	beq.n	8006dda <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006dd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006dd8:	e069      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d002      	beq.n	8006dea <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006de4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006de8:	e061      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d002      	beq.n	8006dfa <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006df4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006df8:	e059      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d002      	beq.n	8006e0a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006e04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e08:	e051      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d002      	beq.n	8006e1a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006e14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006e18:	e049      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d002      	beq.n	8006e2a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006e24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006e28:	e041      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8006e34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e38:	e039      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d002      	beq.n	8006e4a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006e44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006e48:	e031      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006e54:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8006e58:	e029      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006e64:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006e68:	e021      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006e74:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006e78:	e019      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006e84:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006e88:	e011      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d002      	beq.n	8006e9a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8006e94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006e98:	e009      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f003 0308 	and.w	r3, r3, #8
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d002      	beq.n	8006eaa <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006ea4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8006ea8:	e001      	b.n	8006eae <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006eaa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3720      	adds	r7, #32
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	20000000 	.word	0x20000000
 8006ebc:	10624dd3 	.word	0x10624dd3
 8006ec0:	fdffe008 	.word	0xfdffe008

08006ec4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006ecc:	4b1f      	ldr	r3, [pc, #124]	@ (8006f4c <SDMMC_GetCmdResp2+0x88>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8006f50 <SDMMC_GetCmdResp2+0x8c>)
 8006ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ed6:	0a5b      	lsrs	r3, r3, #9
 8006ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006edc:	fb02 f303 	mul.w	r3, r2, r3
 8006ee0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	1e5a      	subs	r2, r3, #1
 8006ee6:	60fa      	str	r2, [r7, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d102      	bne.n	8006ef2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006eec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006ef0:	e026      	b.n	8006f40 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ef6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d0ef      	beq.n	8006ee2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d1ea      	bne.n	8006ee2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f10:	f003 0304 	and.w	r3, r3, #4
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d004      	beq.n	8006f22 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2204      	movs	r2, #4
 8006f1c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006f1e:	2304      	movs	r3, #4
 8006f20:	e00e      	b.n	8006f40 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f26:	f003 0301 	and.w	r3, r3, #1
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d004      	beq.n	8006f38 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e003      	b.n	8006f40 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	22c5      	movs	r2, #197	@ 0xc5
 8006f3c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8006f3e:	2300      	movs	r3, #0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3714      	adds	r7, #20
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr
 8006f4c:	20000000 	.word	0x20000000
 8006f50:	10624dd3 	.word	0x10624dd3

08006f54 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fc8 <SDMMC_GetCmdResp3+0x74>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a1a      	ldr	r2, [pc, #104]	@ (8006fcc <SDMMC_GetCmdResp3+0x78>)
 8006f62:	fba2 2303 	umull	r2, r3, r2, r3
 8006f66:	0a5b      	lsrs	r3, r3, #9
 8006f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f6c:	fb02 f303 	mul.w	r3, r2, r3
 8006f70:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	1e5a      	subs	r2, r3, #1
 8006f76:	60fa      	str	r2, [r7, #12]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d102      	bne.n	8006f82 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006f7c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006f80:	e01b      	b.n	8006fba <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f86:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d0ef      	beq.n	8006f72 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1ea      	bne.n	8006f72 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d004      	beq.n	8006fb2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2204      	movs	r2, #4
 8006fac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006fae:	2304      	movs	r3, #4
 8006fb0:	e003      	b.n	8006fba <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	22c5      	movs	r2, #197	@ 0xc5
 8006fb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3714      	adds	r7, #20
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	20000000 	.word	0x20000000
 8006fcc:	10624dd3 	.word	0x10624dd3

08006fd0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b088      	sub	sp, #32
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	607a      	str	r2, [r7, #4]
 8006fdc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006fde:	4b35      	ldr	r3, [pc, #212]	@ (80070b4 <SDMMC_GetCmdResp6+0xe4>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a35      	ldr	r2, [pc, #212]	@ (80070b8 <SDMMC_GetCmdResp6+0xe8>)
 8006fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe8:	0a5b      	lsrs	r3, r3, #9
 8006fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fee:	fb02 f303 	mul.w	r3, r2, r3
 8006ff2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	1e5a      	subs	r2, r3, #1
 8006ff8:	61fa      	str	r2, [r7, #28]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d102      	bne.n	8007004 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006ffe:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007002:	e052      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007008:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0ef      	beq.n	8006ff4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1ea      	bne.n	8006ff4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007022:	f003 0304 	and.w	r3, r3, #4
 8007026:	2b00      	cmp	r3, #0
 8007028:	d004      	beq.n	8007034 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2204      	movs	r2, #4
 800702e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007030:	2304      	movs	r3, #4
 8007032:	e03a      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	d004      	beq.n	800704a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2201      	movs	r2, #1
 8007044:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007046:	2301      	movs	r3, #1
 8007048:	e02f      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800704a:	68f8      	ldr	r0, [r7, #12]
 800704c:	f7ff fc0e 	bl	800686c <SDMMC_GetCommandResponse>
 8007050:	4603      	mov	r3, r0
 8007052:	461a      	mov	r2, r3
 8007054:	7afb      	ldrb	r3, [r7, #11]
 8007056:	4293      	cmp	r3, r2
 8007058:	d001      	beq.n	800705e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800705a:	2301      	movs	r3, #1
 800705c:	e025      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	22c5      	movs	r2, #197	@ 0xc5
 8007062:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007064:	2100      	movs	r1, #0
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	f7ff fc0d 	bl	8006886 <SDMMC_GetResponse>
 800706c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d106      	bne.n	8007086 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	0c1b      	lsrs	r3, r3, #16
 800707c:	b29a      	uxth	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007082:	2300      	movs	r3, #0
 8007084:	e011      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d002      	beq.n	8007096 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007090:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007094:	e009      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80070a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80070a4:	e001      	b.n	80070aa <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80070a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3720      	adds	r7, #32
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	20000000 	.word	0x20000000
 80070b8:	10624dd3 	.word	0x10624dd3

080070bc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070c4:	4b22      	ldr	r3, [pc, #136]	@ (8007150 <SDMMC_GetCmdResp7+0x94>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a22      	ldr	r2, [pc, #136]	@ (8007154 <SDMMC_GetCmdResp7+0x98>)
 80070ca:	fba2 2303 	umull	r2, r3, r2, r3
 80070ce:	0a5b      	lsrs	r3, r3, #9
 80070d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070d4:	fb02 f303 	mul.w	r3, r2, r3
 80070d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	1e5a      	subs	r2, r3, #1
 80070de:	60fa      	str	r2, [r7, #12]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d102      	bne.n	80070ea <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80070e8:	e02c      	b.n	8007144 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d0ef      	beq.n	80070da <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1ea      	bne.n	80070da <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007108:	f003 0304 	and.w	r3, r3, #4
 800710c:	2b00      	cmp	r3, #0
 800710e:	d004      	beq.n	800711a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2204      	movs	r2, #4
 8007114:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007116:	2304      	movs	r3, #4
 8007118:	e014      	b.n	8007144 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b00      	cmp	r3, #0
 8007124:	d004      	beq.n	8007130 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2201      	movs	r2, #1
 800712a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800712c:	2301      	movs	r3, #1
 800712e:	e009      	b.n	8007144 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007138:	2b00      	cmp	r3, #0
 800713a:	d002      	beq.n	8007142 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2240      	movs	r2, #64	@ 0x40
 8007140:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007142:	2300      	movs	r3, #0
  
}
 8007144:	4618      	mov	r0, r3
 8007146:	3714      	adds	r7, #20
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	20000000 	.word	0x20000000
 8007154:	10624dd3 	.word	0x10624dd3

08007158 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007160:	4b11      	ldr	r3, [pc, #68]	@ (80071a8 <SDMMC_GetCmdError+0x50>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a11      	ldr	r2, [pc, #68]	@ (80071ac <SDMMC_GetCmdError+0x54>)
 8007166:	fba2 2303 	umull	r2, r3, r2, r3
 800716a:	0a5b      	lsrs	r3, r3, #9
 800716c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007170:	fb02 f303 	mul.w	r3, r2, r3
 8007174:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	1e5a      	subs	r2, r3, #1
 800717a:	60fa      	str	r2, [r7, #12]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d102      	bne.n	8007186 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007180:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007184:	e009      	b.n	800719a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800718a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718e:	2b00      	cmp	r3, #0
 8007190:	d0f1      	beq.n	8007176 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	22c5      	movs	r2, #197	@ 0xc5
 8007196:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	20000000 	.word	0x20000000
 80071ac:	10624dd3 	.word	0x10624dd3

080071b0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80071b4:	4904      	ldr	r1, [pc, #16]	@ (80071c8 <MX_FATFS_Init+0x18>)
 80071b6:	4805      	ldr	r0, [pc, #20]	@ (80071cc <MX_FATFS_Init+0x1c>)
 80071b8:	f000 fab2 	bl	8007720 <FATFS_LinkDriver>
 80071bc:	4603      	mov	r3, r0
 80071be:	461a      	mov	r2, r3
 80071c0:	4b03      	ldr	r3, [pc, #12]	@ (80071d0 <MX_FATFS_Init+0x20>)
 80071c2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80071c4:	bf00      	nop
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	200128a0 	.word	0x200128a0
 80071cc:	0800b52c 	.word	0x0800b52c
 80071d0:	2001289c 	.word	0x2001289c

080071d4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80071de:	f000 f888 	bl	80072f2 <BSP_SD_IsDetected>
 80071e2:	4603      	mov	r3, r0
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d001      	beq.n	80071ec <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80071e8:	2302      	movs	r3, #2
 80071ea:	e005      	b.n	80071f8 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80071ec:	4804      	ldr	r0, [pc, #16]	@ (8007200 <BSP_SD_Init+0x2c>)
 80071ee:	f7fc fc49 	bl	8003a84 <HAL_SD_Init>
 80071f2:	4603      	mov	r3, r0
 80071f4:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80071f6:	79fb      	ldrb	r3, [r7, #7]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3708      	adds	r7, #8
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	200005d0 	.word	0x200005d0

08007204 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007210:	2300      	movs	r3, #0
 8007212:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68ba      	ldr	r2, [r7, #8]
 8007218:	68f9      	ldr	r1, [r7, #12]
 800721a:	4806      	ldr	r0, [pc, #24]	@ (8007234 <BSP_SD_ReadBlocks_DMA+0x30>)
 800721c:	f7fc fce2 	bl	8003be4 <HAL_SD_ReadBlocks_DMA>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800722a:	7dfb      	ldrb	r3, [r7, #23]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3718      	adds	r7, #24
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	200005d0 	.word	0x200005d0

08007238 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8007244:	2300      	movs	r3, #0
 8007246:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	68ba      	ldr	r2, [r7, #8]
 800724c:	68f9      	ldr	r1, [r7, #12]
 800724e:	4806      	ldr	r0, [pc, #24]	@ (8007268 <BSP_SD_WriteBlocks_DMA+0x30>)
 8007250:	f7fc fdaa 	bl	8003da8 <HAL_SD_WriteBlocks_DMA>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800725e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3718      	adds	r7, #24
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	200005d0 	.word	0x200005d0

0800726c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007270:	4805      	ldr	r0, [pc, #20]	@ (8007288 <BSP_SD_GetCardState+0x1c>)
 8007272:	f7fd f9cf 	bl	8004614 <HAL_SD_GetCardState>
 8007276:	4603      	mov	r3, r0
 8007278:	2b04      	cmp	r3, #4
 800727a:	bf14      	ite	ne
 800727c:	2301      	movne	r3, #1
 800727e:	2300      	moveq	r3, #0
 8007280:	b2db      	uxtb	r3, r3
}
 8007282:	4618      	mov	r0, r3
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	200005d0 	.word	0x200005d0

0800728c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	4803      	ldr	r0, [pc, #12]	@ (80072a4 <BSP_SD_GetCardInfo+0x18>)
 8007298:	f7fd f990 	bl	80045bc <HAL_SD_GetCardInfo>
}
 800729c:	bf00      	nop
 800729e:	3708      	adds	r7, #8
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	200005d0 	.word	0x200005d0

080072a8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b082      	sub	sp, #8
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80072b0:	f000 f818 	bl	80072e4 <BSP_SD_AbortCallback>
}
 80072b4:	bf00      	nop
 80072b6:	3708      	adds	r7, #8
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80072c4:	f000 f9c4 	bl	8007650 <BSP_SD_WriteCpltCallback>
}
 80072c8:	bf00      	nop
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80072d8:	f000 f9c8 	bl	800766c <BSP_SD_ReadCpltCallback>
}
 80072dc:	bf00      	nop
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80072e4:	b480      	push	{r7}
 80072e6:	af00      	add	r7, sp, #0

}
 80072e8:	bf00      	nop
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80072f2:	b580      	push	{r7, lr}
 80072f4:	b082      	sub	sp, #8
 80072f6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80072f8:	2301      	movs	r3, #1
 80072fa:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80072fc:	f000 f80c 	bl	8007318 <BSP_PlatformIsDetected>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d101      	bne.n	800730a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8007306:	2300      	movs	r3, #0
 8007308:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800730a:	79fb      	ldrb	r3, [r7, #7]
 800730c:	b2db      	uxtb	r3, r3
}
 800730e:	4618      	mov	r0, r3
 8007310:	3708      	adds	r7, #8
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
	...

08007318 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800731e:	2301      	movs	r3, #1
 8007320:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8007322:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007326:	4806      	ldr	r0, [pc, #24]	@ (8007340 <BSP_PlatformIsDetected+0x28>)
 8007328:	f7fb f864 	bl	80023f4 <HAL_GPIO_ReadPin>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8007332:	2300      	movs	r3, #0
 8007334:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8007336:	79fb      	ldrb	r3, [r7, #7]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3708      	adds	r7, #8
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	40020800 	.word	0x40020800

08007344 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800734c:	f000 fa34 	bl	80077b8 <osKernelSysTick>
 8007350:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8007352:	e006      	b.n	8007362 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007354:	f7ff ff8a 	bl	800726c <BSP_SD_GetCardState>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800735e:	2300      	movs	r3, #0
 8007360:	e009      	b.n	8007376 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8007362:	f000 fa29 	bl	80077b8 <osKernelSysTick>
 8007366:	4602      	mov	r2, r0
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	429a      	cmp	r2, r3
 8007370:	d8f0      	bhi.n	8007354 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8007372:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}
	...

08007380 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800738a:	4b0b      	ldr	r3, [pc, #44]	@ (80073b8 <SD_CheckStatus+0x38>)
 800738c:	2201      	movs	r2, #1
 800738e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8007390:	f7ff ff6c 	bl	800726c <BSP_SD_GetCardState>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d107      	bne.n	80073aa <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800739a:	4b07      	ldr	r3, [pc, #28]	@ (80073b8 <SD_CheckStatus+0x38>)
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	f023 0301 	bic.w	r3, r3, #1
 80073a4:	b2da      	uxtb	r2, r3
 80073a6:	4b04      	ldr	r3, [pc, #16]	@ (80073b8 <SD_CheckStatus+0x38>)
 80073a8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80073aa:	4b03      	ldr	r3, [pc, #12]	@ (80073b8 <SD_CheckStatus+0x38>)
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	b2db      	uxtb	r3, r3
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	20000009 	.word	0x20000009

080073bc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80073bc:	b590      	push	{r4, r7, lr}
 80073be:	b087      	sub	sp, #28
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	4603      	mov	r3, r0
 80073c4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80073c6:	4b20      	ldr	r3, [pc, #128]	@ (8007448 <SD_initialize+0x8c>)
 80073c8:	2201      	movs	r2, #1
 80073ca:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 80073cc:	f000 f9e8 	bl	80077a0 <osKernelRunning>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d030      	beq.n	8007438 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80073d6:	f7ff fefd 	bl	80071d4 <BSP_SD_Init>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d107      	bne.n	80073f0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7ff ffcc 	bl	8007380 <SD_CheckStatus>
 80073e8:	4603      	mov	r3, r0
 80073ea:	461a      	mov	r2, r3
 80073ec:	4b16      	ldr	r3, [pc, #88]	@ (8007448 <SD_initialize+0x8c>)
 80073ee:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80073f0:	4b15      	ldr	r3, [pc, #84]	@ (8007448 <SD_initialize+0x8c>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d01e      	beq.n	8007438 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 80073fa:	4b14      	ldr	r3, [pc, #80]	@ (800744c <SD_initialize+0x90>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d10e      	bne.n	8007420 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8007402:	4b13      	ldr	r3, [pc, #76]	@ (8007450 <SD_initialize+0x94>)
 8007404:	f107 0408 	add.w	r4, r7, #8
 8007408:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800740a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800740e:	f107 0308 	add.w	r3, r7, #8
 8007412:	2100      	movs	r1, #0
 8007414:	4618      	mov	r0, r3
 8007416:	f000 faf5 	bl	8007a04 <osMessageCreate>
 800741a:	4603      	mov	r3, r0
 800741c:	4a0b      	ldr	r2, [pc, #44]	@ (800744c <SD_initialize+0x90>)
 800741e:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8007420:	4b0a      	ldr	r3, [pc, #40]	@ (800744c <SD_initialize+0x90>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d107      	bne.n	8007438 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8007428:	4b07      	ldr	r3, [pc, #28]	@ (8007448 <SD_initialize+0x8c>)
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	b2db      	uxtb	r3, r3
 800742e:	f043 0301 	orr.w	r3, r3, #1
 8007432:	b2da      	uxtb	r2, r3
 8007434:	4b04      	ldr	r3, [pc, #16]	@ (8007448 <SD_initialize+0x8c>)
 8007436:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8007438:	4b03      	ldr	r3, [pc, #12]	@ (8007448 <SD_initialize+0x8c>)
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	b2db      	uxtb	r3, r3
}
 800743e:	4618      	mov	r0, r3
 8007440:	371c      	adds	r7, #28
 8007442:	46bd      	mov	sp, r7
 8007444:	bd90      	pop	{r4, r7, pc}
 8007446:	bf00      	nop
 8007448:	20000009 	.word	0x20000009
 800744c:	200128a4 	.word	0x200128a4
 8007450:	0800b4f4 	.word	0x0800b4f4

08007454 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	4603      	mov	r3, r0
 800745c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800745e:	79fb      	ldrb	r3, [r7, #7]
 8007460:	4618      	mov	r0, r3
 8007462:	f7ff ff8d 	bl	8007380 <SD_CheckStatus>
 8007466:	4603      	mov	r3, r0
}
 8007468:	4618      	mov	r0, r3
 800746a:	3708      	adds	r7, #8
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}

08007470 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b08a      	sub	sp, #40	@ 0x28
 8007474:	af00      	add	r7, sp, #0
 8007476:	60b9      	str	r1, [r7, #8]
 8007478:	607a      	str	r2, [r7, #4]
 800747a:	603b      	str	r3, [r7, #0]
 800747c:	4603      	mov	r3, r0
 800747e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8007486:	f247 5030 	movw	r0, #30000	@ 0x7530
 800748a:	f7ff ff5b 	bl	8007344 <SD_CheckStatusWithTimeout>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	da02      	bge.n	800749a <SD_read+0x2a>
  {
    return res;
 8007494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007498:	e032      	b.n	8007500 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	6879      	ldr	r1, [r7, #4]
 800749e:	68b8      	ldr	r0, [r7, #8]
 80074a0:	f7ff feb0 	bl	8007204 <BSP_SD_ReadBlocks_DMA>
 80074a4:	4603      	mov	r3, r0
 80074a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 80074aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d124      	bne.n	80074fc <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80074b2:	4b15      	ldr	r3, [pc, #84]	@ (8007508 <SD_read+0x98>)
 80074b4:	6819      	ldr	r1, [r3, #0]
 80074b6:	f107 0314 	add.w	r3, r7, #20
 80074ba:	f247 5230 	movw	r2, #30000	@ 0x7530
 80074be:	4618      	mov	r0, r3
 80074c0:	f000 fb08 	bl	8007ad4 <osMessageGet>

    if (event.status == osEventMessage)
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	2b10      	cmp	r3, #16
 80074c8:	d118      	bne.n	80074fc <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 80074ca:	69bb      	ldr	r3, [r7, #24]
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d115      	bne.n	80074fc <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 80074d0:	f000 f972 	bl	80077b8 <osKernelSysTick>
 80074d4:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80074d6:	e008      	b.n	80074ea <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80074d8:	f7ff fec8 	bl	800726c <BSP_SD_GetCardState>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d103      	bne.n	80074ea <SD_read+0x7a>
              {
                res = RES_OK;
 80074e2:	2300      	movs	r3, #0
 80074e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80074e8:	e008      	b.n	80074fc <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 80074ea:	f000 f965 	bl	80077b8 <osKernelSysTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	f247 522f 	movw	r2, #29999	@ 0x752f
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d9ed      	bls.n	80074d8 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80074fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007500:	4618      	mov	r0, r3
 8007502:	3728      	adds	r7, #40	@ 0x28
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	200128a4 	.word	0x200128a4

0800750c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b08a      	sub	sp, #40	@ 0x28
 8007510:	af00      	add	r7, sp, #0
 8007512:	60b9      	str	r1, [r7, #8]
 8007514:	607a      	str	r2, [r7, #4]
 8007516:	603b      	str	r3, [r7, #0]
 8007518:	4603      	mov	r3, r0
 800751a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8007522:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007526:	f7ff ff0d 	bl	8007344 <SD_CheckStatusWithTimeout>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	da02      	bge.n	8007536 <SD_write+0x2a>
  {
    return res;
 8007530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007534:	e02e      	b.n	8007594 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8007536:	683a      	ldr	r2, [r7, #0]
 8007538:	6879      	ldr	r1, [r7, #4]
 800753a:	68b8      	ldr	r0, [r7, #8]
 800753c:	f7ff fe7c 	bl	8007238 <BSP_SD_WriteBlocks_DMA>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d124      	bne.n	8007590 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8007546:	4b15      	ldr	r3, [pc, #84]	@ (800759c <SD_write+0x90>)
 8007548:	6819      	ldr	r1, [r3, #0]
 800754a:	f107 0314 	add.w	r3, r7, #20
 800754e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8007552:	4618      	mov	r0, r3
 8007554:	f000 fabe 	bl	8007ad4 <osMessageGet>

    if (event.status == osEventMessage)
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	2b10      	cmp	r3, #16
 800755c:	d118      	bne.n	8007590 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	2b02      	cmp	r3, #2
 8007562:	d115      	bne.n	8007590 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8007564:	f000 f928 	bl	80077b8 <osKernelSysTick>
 8007568:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800756a:	e008      	b.n	800757e <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800756c:	f7ff fe7e 	bl	800726c <BSP_SD_GetCardState>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d103      	bne.n	800757e <SD_write+0x72>
          {
            res = RES_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800757c:	e008      	b.n	8007590 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800757e:	f000 f91b 	bl	80077b8 <osKernelSysTick>
 8007582:	4602      	mov	r2, r0
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	f247 522f 	movw	r2, #29999	@ 0x752f
 800758c:	4293      	cmp	r3, r2
 800758e:	d9ed      	bls.n	800756c <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8007590:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007594:	4618      	mov	r0, r3
 8007596:	3728      	adds	r7, #40	@ 0x28
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	200128a4 	.word	0x200128a4

080075a0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08c      	sub	sp, #48	@ 0x30
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	4603      	mov	r3, r0
 80075a8:	603a      	str	r2, [r7, #0]
 80075aa:	71fb      	strb	r3, [r7, #7]
 80075ac:	460b      	mov	r3, r1
 80075ae:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80075b6:	4b25      	ldr	r3, [pc, #148]	@ (800764c <SD_ioctl+0xac>)
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	b2db      	uxtb	r3, r3
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d001      	beq.n	80075c8 <SD_ioctl+0x28>
 80075c4:	2303      	movs	r3, #3
 80075c6:	e03c      	b.n	8007642 <SD_ioctl+0xa2>

  switch (cmd)
 80075c8:	79bb      	ldrb	r3, [r7, #6]
 80075ca:	2b03      	cmp	r3, #3
 80075cc:	d834      	bhi.n	8007638 <SD_ioctl+0x98>
 80075ce:	a201      	add	r2, pc, #4	@ (adr r2, 80075d4 <SD_ioctl+0x34>)
 80075d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d4:	080075e5 	.word	0x080075e5
 80075d8:	080075ed 	.word	0x080075ed
 80075dc:	08007605 	.word	0x08007605
 80075e0:	0800761f 	.word	0x0800761f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80075e4:	2300      	movs	r3, #0
 80075e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80075ea:	e028      	b.n	800763e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80075ec:	f107 030c 	add.w	r3, r7, #12
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff fe4b 	bl	800728c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80075f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80075fc:	2300      	movs	r3, #0
 80075fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8007602:	e01c      	b.n	800763e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007604:	f107 030c 	add.w	r3, r7, #12
 8007608:	4618      	mov	r0, r3
 800760a:	f7ff fe3f 	bl	800728c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800760e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007610:	b29a      	uxth	r2, r3
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800761c:	e00f      	b.n	800763e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800761e:	f107 030c 	add.w	r3, r7, #12
 8007622:	4618      	mov	r0, r3
 8007624:	f7ff fe32 	bl	800728c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762a:	0a5a      	lsrs	r2, r3, #9
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007630:	2300      	movs	r3, #0
 8007632:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8007636:	e002      	b.n	800763e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007638:	2304      	movs	r3, #4
 800763a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800763e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007642:	4618      	mov	r0, r3
 8007644:	3730      	adds	r7, #48	@ 0x30
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	20000009 	.word	0x20000009

08007650 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 8007654:	4b04      	ldr	r3, [pc, #16]	@ (8007668 <BSP_SD_WriteCpltCallback+0x18>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2200      	movs	r2, #0
 800765a:	2102      	movs	r1, #2
 800765c:	4618      	mov	r0, r3
 800765e:	f000 f9f9 	bl	8007a54 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8007662:	bf00      	nop
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	200128a4 	.word	0x200128a4

0800766c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8007670:	4b04      	ldr	r3, [pc, #16]	@ (8007684 <BSP_SD_ReadCpltCallback+0x18>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2200      	movs	r2, #0
 8007676:	2101      	movs	r1, #1
 8007678:	4618      	mov	r0, r3
 800767a:	f000 f9eb 	bl	8007a54 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800767e:	bf00      	nop
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	200128a4 	.word	0x200128a4

08007688 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	4613      	mov	r3, r2
 8007694:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007696:	2301      	movs	r3, #1
 8007698:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800769a:	2300      	movs	r3, #0
 800769c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800769e:	4b1f      	ldr	r3, [pc, #124]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076a0:	7a5b      	ldrb	r3, [r3, #9]
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d131      	bne.n	800770c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80076a8:	4b1c      	ldr	r3, [pc, #112]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076aa:	7a5b      	ldrb	r3, [r3, #9]
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	461a      	mov	r2, r3
 80076b0:	4b1a      	ldr	r3, [pc, #104]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076b2:	2100      	movs	r1, #0
 80076b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80076b6:	4b19      	ldr	r3, [pc, #100]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076b8:	7a5b      	ldrb	r3, [r3, #9]
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	4a17      	ldr	r2, [pc, #92]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076be:	009b      	lsls	r3, r3, #2
 80076c0:	4413      	add	r3, r2
 80076c2:	68fa      	ldr	r2, [r7, #12]
 80076c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80076c6:	4b15      	ldr	r3, [pc, #84]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076c8:	7a5b      	ldrb	r3, [r3, #9]
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	461a      	mov	r2, r3
 80076ce:	4b13      	ldr	r3, [pc, #76]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076d0:	4413      	add	r3, r2
 80076d2:	79fa      	ldrb	r2, [r7, #7]
 80076d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80076d6:	4b11      	ldr	r3, [pc, #68]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076d8:	7a5b      	ldrb	r3, [r3, #9]
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	1c5a      	adds	r2, r3, #1
 80076de:	b2d1      	uxtb	r1, r2
 80076e0:	4a0e      	ldr	r2, [pc, #56]	@ (800771c <FATFS_LinkDriverEx+0x94>)
 80076e2:	7251      	strb	r1, [r2, #9]
 80076e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80076e6:	7dbb      	ldrb	r3, [r7, #22]
 80076e8:	3330      	adds	r3, #48	@ 0x30
 80076ea:	b2da      	uxtb	r2, r3
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	3301      	adds	r3, #1
 80076f4:	223a      	movs	r2, #58	@ 0x3a
 80076f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	3302      	adds	r3, #2
 80076fc:	222f      	movs	r2, #47	@ 0x2f
 80076fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	3303      	adds	r3, #3
 8007704:	2200      	movs	r2, #0
 8007706:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007708:	2300      	movs	r3, #0
 800770a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800770c:	7dfb      	ldrb	r3, [r7, #23]
}
 800770e:	4618      	mov	r0, r3
 8007710:	371c      	adds	r7, #28
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	200128a8 	.word	0x200128a8

08007720 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800772a:	2200      	movs	r2, #0
 800772c:	6839      	ldr	r1, [r7, #0]
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7ff ffaa 	bl	8007688 <FATFS_LinkDriverEx>
 8007734:	4603      	mov	r3, r0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800773e:	b480      	push	{r7}
 8007740:	b085      	sub	sp, #20
 8007742:	af00      	add	r7, sp, #0
 8007744:	4603      	mov	r3, r0
 8007746:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007748:	2300      	movs	r3, #0
 800774a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800774c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007750:	2b84      	cmp	r3, #132	@ 0x84
 8007752:	d005      	beq.n	8007760 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007754:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	4413      	add	r3, r2
 800775c:	3303      	adds	r3, #3
 800775e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007760:	68fb      	ldr	r3, [r7, #12]
}
 8007762:	4618      	mov	r0, r3
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr

0800776e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800776e:	b480      	push	{r7}
 8007770:	b083      	sub	sp, #12
 8007772:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007774:	f3ef 8305 	mrs	r3, IPSR
 8007778:	607b      	str	r3, [r7, #4]
  return(result);
 800777a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800777c:	2b00      	cmp	r3, #0
 800777e:	bf14      	ite	ne
 8007780:	2301      	movne	r3, #1
 8007782:	2300      	moveq	r3, #0
 8007784:	b2db      	uxtb	r3, r3
}
 8007786:	4618      	mov	r0, r3
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr

08007792 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007796:	f001 fc01 	bl	8008f9c <vTaskStartScheduler>
  
  return osOK;
 800779a:	2300      	movs	r3, #0
}
 800779c:	4618      	mov	r0, r3
 800779e:	bd80      	pop	{r7, pc}

080077a0 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 80077a4:	f002 f850 	bl	8009848 <xTaskGetSchedulerState>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d101      	bne.n	80077b2 <osKernelRunning+0x12>
    return 0;
 80077ae:	2300      	movs	r3, #0
 80077b0:	e000      	b.n	80077b4 <osKernelRunning+0x14>
  else
    return 1;
 80077b2:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 80077bc:	f7ff ffd7 	bl	800776e <inHandlerMode>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d003      	beq.n	80077ce <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 80077c6:	f001 fd15 	bl	80091f4 <xTaskGetTickCountFromISR>
 80077ca:	4603      	mov	r3, r0
 80077cc:	e002      	b.n	80077d4 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80077ce:	f001 fd01 	bl	80091d4 <xTaskGetTickCount>
 80077d2:	4603      	mov	r3, r0
  }
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80077d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077da:	b089      	sub	sp, #36	@ 0x24
 80077dc:	af04      	add	r7, sp, #16
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d020      	beq.n	800782c <osThreadCreate+0x54>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d01c      	beq.n	800782c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685c      	ldr	r4, [r3, #4]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	691e      	ldr	r6, [r3, #16]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007804:	4618      	mov	r0, r3
 8007806:	f7ff ff9a 	bl	800773e <makeFreeRtosPriority>
 800780a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	687a      	ldr	r2, [r7, #4]
 8007812:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007814:	9202      	str	r2, [sp, #8]
 8007816:	9301      	str	r3, [sp, #4]
 8007818:	9100      	str	r1, [sp, #0]
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	4632      	mov	r2, r6
 800781e:	4629      	mov	r1, r5
 8007820:	4620      	mov	r0, r4
 8007822:	f001 f9cb 	bl	8008bbc <xTaskCreateStatic>
 8007826:	4603      	mov	r3, r0
 8007828:	60fb      	str	r3, [r7, #12]
 800782a:	e01c      	b.n	8007866 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	685c      	ldr	r4, [r3, #4]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007838:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007840:	4618      	mov	r0, r3
 8007842:	f7ff ff7c 	bl	800773e <makeFreeRtosPriority>
 8007846:	4602      	mov	r2, r0
 8007848:	f107 030c 	add.w	r3, r7, #12
 800784c:	9301      	str	r3, [sp, #4]
 800784e:	9200      	str	r2, [sp, #0]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	4632      	mov	r2, r6
 8007854:	4629      	mov	r1, r5
 8007856:	4620      	mov	r0, r4
 8007858:	f001 fa16 	bl	8008c88 <xTaskCreate>
 800785c:	4603      	mov	r3, r0
 800785e:	2b01      	cmp	r3, #1
 8007860:	d001      	beq.n	8007866 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007862:	2300      	movs	r3, #0
 8007864:	e000      	b.n	8007868 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007866:	68fb      	ldr	r3, [r7, #12]
}
 8007868:	4618      	mov	r0, r3
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007870 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d001      	beq.n	8007886 <osDelay+0x16>
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	e000      	b.n	8007888 <osDelay+0x18>
 8007886:	2301      	movs	r3, #1
 8007888:	4618      	mov	r0, r3
 800788a:	f001 fb4f 	bl	8008f2c <vTaskDelay>
  
  return osOK;
 800788e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007890:	4618      	mov	r0, r3
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007898:	b580      	push	{r7, lr}
 800789a:	b086      	sub	sp, #24
 800789c:	af02      	add	r7, sp, #8
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00f      	beq.n	80078ca <osSemaphoreCreate+0x32>
    if (count == 1) {
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	2b01      	cmp	r3, #1
 80078ae:	d10a      	bne.n	80078c6 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	2203      	movs	r2, #3
 80078b6:	9200      	str	r2, [sp, #0]
 80078b8:	2200      	movs	r2, #0
 80078ba:	2100      	movs	r1, #0
 80078bc:	2001      	movs	r0, #1
 80078be:	f000 fa9d 	bl	8007dfc <xQueueGenericCreateStatic>
 80078c2:	4603      	mov	r3, r0
 80078c4:	e016      	b.n	80078f4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80078c6:	2300      	movs	r3, #0
 80078c8:	e014      	b.n	80078f4 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d110      	bne.n	80078f2 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80078d0:	2203      	movs	r2, #3
 80078d2:	2100      	movs	r1, #0
 80078d4:	2001      	movs	r0, #1
 80078d6:	f000 fb18 	bl	8007f0a <xQueueGenericCreate>
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d005      	beq.n	80078ee <osSemaphoreCreate+0x56>
 80078e2:	2300      	movs	r3, #0
 80078e4:	2200      	movs	r2, #0
 80078e6:	2100      	movs	r1, #0
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f000 fb71 	bl	8007fd0 <xQueueGenericSend>
      return sema;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	e000      	b.n	80078f4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80078f2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3710      	adds	r7, #16
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007906:	2300      	movs	r3, #0
 8007908:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d101      	bne.n	8007914 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8007910:	2380      	movs	r3, #128	@ 0x80
 8007912:	e03a      	b.n	800798a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007914:	2300      	movs	r3, #0
 8007916:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791e:	d103      	bne.n	8007928 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007920:	f04f 33ff 	mov.w	r3, #4294967295
 8007924:	60fb      	str	r3, [r7, #12]
 8007926:	e009      	b.n	800793c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d006      	beq.n	800793c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d101      	bne.n	800793c <osSemaphoreWait+0x40>
      ticks = 1;
 8007938:	2301      	movs	r3, #1
 800793a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800793c:	f7ff ff17 	bl	800776e <inHandlerMode>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d017      	beq.n	8007976 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007946:	f107 0308 	add.w	r3, r7, #8
 800794a:	461a      	mov	r2, r3
 800794c:	2100      	movs	r1, #0
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 ff84 	bl	800885c <xQueueReceiveFromISR>
 8007954:	4603      	mov	r3, r0
 8007956:	2b01      	cmp	r3, #1
 8007958:	d001      	beq.n	800795e <osSemaphoreWait+0x62>
      return osErrorOS;
 800795a:	23ff      	movs	r3, #255	@ 0xff
 800795c:	e015      	b.n	800798a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d011      	beq.n	8007988 <osSemaphoreWait+0x8c>
 8007964:	4b0b      	ldr	r3, [pc, #44]	@ (8007994 <osSemaphoreWait+0x98>)
 8007966:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800796a:	601a      	str	r2, [r3, #0]
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	e008      	b.n	8007988 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007976:	68f9      	ldr	r1, [r7, #12]
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 fe57 	bl	800862c <xQueueSemaphoreTake>
 800797e:	4603      	mov	r3, r0
 8007980:	2b01      	cmp	r3, #1
 8007982:	d001      	beq.n	8007988 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007984:	23ff      	movs	r3, #255	@ 0xff
 8007986:	e000      	b.n	800798a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	e000ed04 	.word	0xe000ed04

08007998 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80079a8:	f7ff fee1 	bl	800776e <inHandlerMode>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d016      	beq.n	80079e0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80079b2:	f107 0308 	add.w	r3, r7, #8
 80079b6:	4619      	mov	r1, r3
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 fcb6 	bl	800832a <xQueueGiveFromISR>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d001      	beq.n	80079c8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80079c4:	23ff      	movs	r3, #255	@ 0xff
 80079c6:	e017      	b.n	80079f8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d013      	beq.n	80079f6 <osSemaphoreRelease+0x5e>
 80079ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007a00 <osSemaphoreRelease+0x68>)
 80079d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079d4:	601a      	str	r2, [r3, #0]
 80079d6:	f3bf 8f4f 	dsb	sy
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	e00a      	b.n	80079f6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80079e0:	2300      	movs	r3, #0
 80079e2:	2200      	movs	r2, #0
 80079e4:	2100      	movs	r1, #0
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 faf2 	bl	8007fd0 <xQueueGenericSend>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d001      	beq.n	80079f6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80079f2:	23ff      	movs	r3, #255	@ 0xff
 80079f4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80079f6:	68fb      	ldr	r3, [r7, #12]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3710      	adds	r7, #16
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	e000ed04 	.word	0xe000ed04

08007a04 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007a04:	b590      	push	{r4, r7, lr}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af02      	add	r7, sp, #8
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d011      	beq.n	8007a3a <osMessageCreate+0x36>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00d      	beq.n	8007a3a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6818      	ldr	r0, [r3, #0]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6859      	ldr	r1, [r3, #4]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	689a      	ldr	r2, [r3, #8]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	2400      	movs	r4, #0
 8007a30:	9400      	str	r4, [sp, #0]
 8007a32:	f000 f9e3 	bl	8007dfc <xQueueGenericCreateStatic>
 8007a36:	4603      	mov	r3, r0
 8007a38:	e008      	b.n	8007a4c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6818      	ldr	r0, [r3, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	4619      	mov	r1, r3
 8007a46:	f000 fa60 	bl	8007f0a <xQueueGenericCreate>
 8007a4a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd90      	pop	{r4, r7, pc}

08007a54 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b086      	sub	sp, #24
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8007a60:	2300      	movs	r3, #0
 8007a62:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d101      	bne.n	8007a72 <osMessagePut+0x1e>
    ticks = 1;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8007a72:	f7ff fe7c 	bl	800776e <inHandlerMode>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d018      	beq.n	8007aae <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007a7c:	f107 0210 	add.w	r2, r7, #16
 8007a80:	f107 0108 	add.w	r1, r7, #8
 8007a84:	2300      	movs	r3, #0
 8007a86:	68f8      	ldr	r0, [r7, #12]
 8007a88:	f000 fbac 	bl	80081e4 <xQueueGenericSendFromISR>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d001      	beq.n	8007a96 <osMessagePut+0x42>
      return osErrorOS;
 8007a92:	23ff      	movs	r3, #255	@ 0xff
 8007a94:	e018      	b.n	8007ac8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d014      	beq.n	8007ac6 <osMessagePut+0x72>
 8007a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad0 <osMessagePut+0x7c>)
 8007a9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aa2:	601a      	str	r2, [r3, #0]
 8007aa4:	f3bf 8f4f 	dsb	sy
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	e00b      	b.n	8007ac6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8007aae:	f107 0108 	add.w	r1, r7, #8
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	697a      	ldr	r2, [r7, #20]
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 fa8a 	bl	8007fd0 <xQueueGenericSend>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d001      	beq.n	8007ac6 <osMessagePut+0x72>
      return osErrorOS;
 8007ac2:	23ff      	movs	r3, #255	@ 0xff
 8007ac4:	e000      	b.n	8007ac8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3718      	adds	r7, #24
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	e000ed04 	.word	0xe000ed04

08007ad4 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8007ad4:	b590      	push	{r4, r7, lr}
 8007ad6:	b08b      	sub	sp, #44	@ 0x2c
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10a      	bne.n	8007b04 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8007aee:	2380      	movs	r3, #128	@ 0x80
 8007af0:	617b      	str	r3, [r7, #20]
    return event;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	461c      	mov	r4, r3
 8007af6:	f107 0314 	add.w	r3, r7, #20
 8007afa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007afe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007b02:	e054      	b.n	8007bae <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8007b04:	2300      	movs	r3, #0
 8007b06:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b12:	d103      	bne.n	8007b1c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8007b14:	f04f 33ff 	mov.w	r3, #4294967295
 8007b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b1a:	e009      	b.n	8007b30 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d006      	beq.n	8007b30 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8007b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <osMessageGet+0x5c>
      ticks = 1;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8007b30:	f7ff fe1d 	bl	800776e <inHandlerMode>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d01c      	beq.n	8007b74 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8007b3a:	f107 0220 	add.w	r2, r7, #32
 8007b3e:	f107 0314 	add.w	r3, r7, #20
 8007b42:	3304      	adds	r3, #4
 8007b44:	4619      	mov	r1, r3
 8007b46:	68b8      	ldr	r0, [r7, #8]
 8007b48:	f000 fe88 	bl	800885c <xQueueReceiveFromISR>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d102      	bne.n	8007b58 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8007b52:	2310      	movs	r3, #16
 8007b54:	617b      	str	r3, [r7, #20]
 8007b56:	e001      	b.n	8007b5c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007b5c:	6a3b      	ldr	r3, [r7, #32]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d01d      	beq.n	8007b9e <osMessageGet+0xca>
 8007b62:	4b15      	ldr	r3, [pc, #84]	@ (8007bb8 <osMessageGet+0xe4>)
 8007b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b68:	601a      	str	r2, [r3, #0]
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	e014      	b.n	8007b9e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8007b74:	f107 0314 	add.w	r3, r7, #20
 8007b78:	3304      	adds	r3, #4
 8007b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	68b8      	ldr	r0, [r7, #8]
 8007b80:	f000 fc6c 	bl	800845c <xQueueReceive>
 8007b84:	4603      	mov	r3, r0
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d102      	bne.n	8007b90 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8007b8a:	2310      	movs	r3, #16
 8007b8c:	617b      	str	r3, [r7, #20]
 8007b8e:	e006      	b.n	8007b9e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <osMessageGet+0xc6>
 8007b96:	2300      	movs	r3, #0
 8007b98:	e000      	b.n	8007b9c <osMessageGet+0xc8>
 8007b9a:	2340      	movs	r3, #64	@ 0x40
 8007b9c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	461c      	mov	r4, r3
 8007ba2:	f107 0314 	add.w	r3, r7, #20
 8007ba6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007baa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	372c      	adds	r7, #44	@ 0x2c
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd90      	pop	{r4, r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	e000ed04 	.word	0xe000ed04

08007bbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f103 0208 	add.w	r2, r3, #8
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f103 0208 	add.w	r2, r3, #8
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f103 0208 	add.w	r2, r3, #8
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c0a:	bf00      	nop
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c16:	b480      	push	{r7}
 8007c18:	b085      	sub	sp, #20
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
 8007c1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	1c5a      	adds	r2, r3, #1
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	601a      	str	r2, [r3, #0]
}
 8007c52:	bf00      	nop
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b085      	sub	sp, #20
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c74:	d103      	bne.n	8007c7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	e00c      	b.n	8007c98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3308      	adds	r3, #8
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	e002      	b.n	8007c8c <vListInsert+0x2e>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	60fb      	str	r3, [r7, #12]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68ba      	ldr	r2, [r7, #8]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d2f6      	bcs.n	8007c86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	683a      	ldr	r2, [r7, #0]
 8007ca6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	1c5a      	adds	r2, r3, #1
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	601a      	str	r2, [r3, #0]
}
 8007cc4:	bf00      	nop
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	6892      	ldr	r2, [r2, #8]
 8007ce6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	6852      	ldr	r2, [r2, #4]
 8007cf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d103      	bne.n	8007d04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689a      	ldr	r2, [r3, #8]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	1e5a      	subs	r2, r3, #1
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10d      	bne.n	8007d54 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3c:	b672      	cpsid	i
 8007d3e:	f383 8811 	msr	BASEPRI, r3
 8007d42:	f3bf 8f6f 	isb	sy
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	b662      	cpsie	i
 8007d4c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007d4e:	bf00      	nop
 8007d50:	bf00      	nop
 8007d52:	e7fd      	b.n	8007d50 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8007d54:	f002 f8ca 	bl	8009eec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d60:	68f9      	ldr	r1, [r7, #12]
 8007d62:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d64:	fb01 f303 	mul.w	r3, r1, r3
 8007d68:	441a      	add	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d84:	3b01      	subs	r3, #1
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d8a:	fb01 f303 	mul.w	r3, r1, r3
 8007d8e:	441a      	add	r2, r3
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	22ff      	movs	r2, #255	@ 0xff
 8007d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	22ff      	movs	r2, #255	@ 0xff
 8007da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d114      	bne.n	8007dd4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	691b      	ldr	r3, [r3, #16]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d01a      	beq.n	8007de8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3310      	adds	r3, #16
 8007db6:	4618      	mov	r0, r3
 8007db8:	f001 fb78 	bl	80094ac <xTaskRemoveFromEventList>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d012      	beq.n	8007de8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007df8 <xQueueGenericReset+0xd4>)
 8007dc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dc8:	601a      	str	r2, [r3, #0]
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	e009      	b.n	8007de8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	3310      	adds	r3, #16
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7ff feef 	bl	8007bbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	3324      	adds	r3, #36	@ 0x24
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7ff feea 	bl	8007bbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007de8:	f002 f8b6 	bl	8009f58 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007dec:	2301      	movs	r3, #1
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	e000ed04 	.word	0xe000ed04

08007dfc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b08e      	sub	sp, #56	@ 0x38
 8007e00:	af02      	add	r7, sp, #8
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
 8007e08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d10d      	bne.n	8007e2c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8007e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e14:	b672      	cpsid	i
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	b662      	cpsie	i
 8007e24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e26:	bf00      	nop
 8007e28:	bf00      	nop
 8007e2a:	e7fd      	b.n	8007e28 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10d      	bne.n	8007e4e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	b672      	cpsid	i
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	b662      	cpsie	i
 8007e46:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e48:	bf00      	nop
 8007e4a:	bf00      	nop
 8007e4c:	e7fd      	b.n	8007e4a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <xQueueGenericCreateStatic+0x5e>
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <xQueueGenericCreateStatic+0x62>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e000      	b.n	8007e60 <xQueueGenericCreateStatic+0x64>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10d      	bne.n	8007e80 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e68:	b672      	cpsid	i
 8007e6a:	f383 8811 	msr	BASEPRI, r3
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	f3bf 8f4f 	dsb	sy
 8007e76:	b662      	cpsie	i
 8007e78:	623b      	str	r3, [r7, #32]
}
 8007e7a:	bf00      	nop
 8007e7c:	bf00      	nop
 8007e7e:	e7fd      	b.n	8007e7c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d102      	bne.n	8007e8c <xQueueGenericCreateStatic+0x90>
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d101      	bne.n	8007e90 <xQueueGenericCreateStatic+0x94>
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e000      	b.n	8007e92 <xQueueGenericCreateStatic+0x96>
 8007e90:	2300      	movs	r3, #0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10d      	bne.n	8007eb2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9a:	b672      	cpsid	i
 8007e9c:	f383 8811 	msr	BASEPRI, r3
 8007ea0:	f3bf 8f6f 	isb	sy
 8007ea4:	f3bf 8f4f 	dsb	sy
 8007ea8:	b662      	cpsie	i
 8007eaa:	61fb      	str	r3, [r7, #28]
}
 8007eac:	bf00      	nop
 8007eae:	bf00      	nop
 8007eb0:	e7fd      	b.n	8007eae <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007eb2:	2348      	movs	r3, #72	@ 0x48
 8007eb4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	2b48      	cmp	r3, #72	@ 0x48
 8007eba:	d00d      	beq.n	8007ed8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8007ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec0:	b672      	cpsid	i
 8007ec2:	f383 8811 	msr	BASEPRI, r3
 8007ec6:	f3bf 8f6f 	isb	sy
 8007eca:	f3bf 8f4f 	dsb	sy
 8007ece:	b662      	cpsie	i
 8007ed0:	61bb      	str	r3, [r7, #24]
}
 8007ed2:	bf00      	nop
 8007ed4:	bf00      	nop
 8007ed6:	e7fd      	b.n	8007ed4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ed8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00d      	beq.n	8007f00 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007eec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef2:	9300      	str	r3, [sp, #0]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	68b9      	ldr	r1, [r7, #8]
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f000 f848 	bl	8007f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3730      	adds	r7, #48	@ 0x30
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b08a      	sub	sp, #40	@ 0x28
 8007f0e:	af02      	add	r7, sp, #8
 8007f10:	60f8      	str	r0, [r7, #12]
 8007f12:	60b9      	str	r1, [r7, #8]
 8007f14:	4613      	mov	r3, r2
 8007f16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d10d      	bne.n	8007f3a <xQueueGenericCreate+0x30>
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	b672      	cpsid	i
 8007f24:	f383 8811 	msr	BASEPRI, r3
 8007f28:	f3bf 8f6f 	isb	sy
 8007f2c:	f3bf 8f4f 	dsb	sy
 8007f30:	b662      	cpsie	i
 8007f32:	613b      	str	r3, [r7, #16]
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop
 8007f38:	e7fd      	b.n	8007f36 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d102      	bne.n	8007f46 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007f40:	2300      	movs	r3, #0
 8007f42:	61fb      	str	r3, [r7, #28]
 8007f44:	e004      	b.n	8007f50 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	fb02 f303 	mul.w	r3, r2, r3
 8007f4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	3348      	adds	r3, #72	@ 0x48
 8007f54:	4618      	mov	r0, r3
 8007f56:	f002 f8f7 	bl	800a148 <pvPortMalloc>
 8007f5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d011      	beq.n	8007f86 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	3348      	adds	r3, #72	@ 0x48
 8007f6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007f6c:	69bb      	ldr	r3, [r7, #24]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007f74:	79fa      	ldrb	r2, [r7, #7]
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	9300      	str	r3, [sp, #0]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	68b9      	ldr	r1, [r7, #8]
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f000 f805 	bl	8007f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007f86:	69bb      	ldr	r3, [r7, #24]
	}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3720      	adds	r7, #32
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	607a      	str	r2, [r7, #4]
 8007f9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d103      	bne.n	8007fac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	69ba      	ldr	r2, [r7, #24]
 8007fa8:	601a      	str	r2, [r3, #0]
 8007faa:	e002      	b.n	8007fb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007fac:	69bb      	ldr	r3, [r7, #24]
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	68ba      	ldr	r2, [r7, #8]
 8007fbc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	69b8      	ldr	r0, [r7, #24]
 8007fc2:	f7ff feaf 	bl	8007d24 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007fc6:	bf00      	nop
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
	...

08007fd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b08e      	sub	sp, #56	@ 0x38
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
 8007fdc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d10d      	bne.n	8008008 <xQueueGenericSend+0x38>
	__asm volatile
 8007fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff0:	b672      	cpsid	i
 8007ff2:	f383 8811 	msr	BASEPRI, r3
 8007ff6:	f3bf 8f6f 	isb	sy
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	b662      	cpsie	i
 8008000:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008002:	bf00      	nop
 8008004:	bf00      	nop
 8008006:	e7fd      	b.n	8008004 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d103      	bne.n	8008016 <xQueueGenericSend+0x46>
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <xQueueGenericSend+0x4a>
 8008016:	2301      	movs	r3, #1
 8008018:	e000      	b.n	800801c <xQueueGenericSend+0x4c>
 800801a:	2300      	movs	r3, #0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d10d      	bne.n	800803c <xQueueGenericSend+0x6c>
	__asm volatile
 8008020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008024:	b672      	cpsid	i
 8008026:	f383 8811 	msr	BASEPRI, r3
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	b662      	cpsie	i
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008036:	bf00      	nop
 8008038:	bf00      	nop
 800803a:	e7fd      	b.n	8008038 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	2b02      	cmp	r3, #2
 8008040:	d103      	bne.n	800804a <xQueueGenericSend+0x7a>
 8008042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008046:	2b01      	cmp	r3, #1
 8008048:	d101      	bne.n	800804e <xQueueGenericSend+0x7e>
 800804a:	2301      	movs	r3, #1
 800804c:	e000      	b.n	8008050 <xQueueGenericSend+0x80>
 800804e:	2300      	movs	r3, #0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d10d      	bne.n	8008070 <xQueueGenericSend+0xa0>
	__asm volatile
 8008054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008058:	b672      	cpsid	i
 800805a:	f383 8811 	msr	BASEPRI, r3
 800805e:	f3bf 8f6f 	isb	sy
 8008062:	f3bf 8f4f 	dsb	sy
 8008066:	b662      	cpsie	i
 8008068:	623b      	str	r3, [r7, #32]
}
 800806a:	bf00      	nop
 800806c:	bf00      	nop
 800806e:	e7fd      	b.n	800806c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008070:	f001 fbea 	bl	8009848 <xTaskGetSchedulerState>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d102      	bne.n	8008080 <xQueueGenericSend+0xb0>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d101      	bne.n	8008084 <xQueueGenericSend+0xb4>
 8008080:	2301      	movs	r3, #1
 8008082:	e000      	b.n	8008086 <xQueueGenericSend+0xb6>
 8008084:	2300      	movs	r3, #0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10d      	bne.n	80080a6 <xQueueGenericSend+0xd6>
	__asm volatile
 800808a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800808e:	b672      	cpsid	i
 8008090:	f383 8811 	msr	BASEPRI, r3
 8008094:	f3bf 8f6f 	isb	sy
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	b662      	cpsie	i
 800809e:	61fb      	str	r3, [r7, #28]
}
 80080a0:	bf00      	nop
 80080a2:	bf00      	nop
 80080a4:	e7fd      	b.n	80080a2 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080a6:	f001 ff21 	bl	8009eec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d302      	bcc.n	80080bc <xQueueGenericSend+0xec>
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d129      	bne.n	8008110 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080bc:	683a      	ldr	r2, [r7, #0]
 80080be:	68b9      	ldr	r1, [r7, #8]
 80080c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80080c2:	f000 fc6b 	bl	800899c <prvCopyDataToQueue>
 80080c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d010      	beq.n	80080f2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d2:	3324      	adds	r3, #36	@ 0x24
 80080d4:	4618      	mov	r0, r3
 80080d6:	f001 f9e9 	bl	80094ac <xTaskRemoveFromEventList>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d013      	beq.n	8008108 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80080e0:	4b3f      	ldr	r3, [pc, #252]	@ (80081e0 <xQueueGenericSend+0x210>)
 80080e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080e6:	601a      	str	r2, [r3, #0]
 80080e8:	f3bf 8f4f 	dsb	sy
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	e00a      	b.n	8008108 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80080f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80080f8:	4b39      	ldr	r3, [pc, #228]	@ (80081e0 <xQueueGenericSend+0x210>)
 80080fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080fe:	601a      	str	r2, [r3, #0]
 8008100:	f3bf 8f4f 	dsb	sy
 8008104:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008108:	f001 ff26 	bl	8009f58 <vPortExitCritical>
				return pdPASS;
 800810c:	2301      	movs	r3, #1
 800810e:	e063      	b.n	80081d8 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d103      	bne.n	800811e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008116:	f001 ff1f 	bl	8009f58 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800811a:	2300      	movs	r3, #0
 800811c:	e05c      	b.n	80081d8 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800811e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008120:	2b00      	cmp	r3, #0
 8008122:	d106      	bne.n	8008132 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008124:	f107 0314 	add.w	r3, r7, #20
 8008128:	4618      	mov	r0, r3
 800812a:	f001 fa25 	bl	8009578 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800812e:	2301      	movs	r3, #1
 8008130:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008132:	f001 ff11 	bl	8009f58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008136:	f000 ff9f 	bl	8009078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800813a:	f001 fed7 	bl	8009eec <vPortEnterCritical>
 800813e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008140:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008144:	b25b      	sxtb	r3, r3
 8008146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814a:	d103      	bne.n	8008154 <xQueueGenericSend+0x184>
 800814c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814e:	2200      	movs	r2, #0
 8008150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800815a:	b25b      	sxtb	r3, r3
 800815c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008160:	d103      	bne.n	800816a <xQueueGenericSend+0x19a>
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	2200      	movs	r2, #0
 8008166:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800816a:	f001 fef5 	bl	8009f58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800816e:	1d3a      	adds	r2, r7, #4
 8008170:	f107 0314 	add.w	r3, r7, #20
 8008174:	4611      	mov	r1, r2
 8008176:	4618      	mov	r0, r3
 8008178:	f001 fa14 	bl	80095a4 <xTaskCheckForTimeOut>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d124      	bne.n	80081cc <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008182:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008184:	f000 fd02 	bl	8008b8c <prvIsQueueFull>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d018      	beq.n	80081c0 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800818e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008190:	3310      	adds	r3, #16
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	4611      	mov	r1, r2
 8008196:	4618      	mov	r0, r3
 8008198:	f001 f960 	bl	800945c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800819c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800819e:	f000 fc8d 	bl	8008abc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80081a2:	f000 ff77 	bl	8009094 <xTaskResumeAll>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f47f af7c 	bne.w	80080a6 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 80081ae:	4b0c      	ldr	r3, [pc, #48]	@ (80081e0 <xQueueGenericSend+0x210>)
 80081b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	f3bf 8f4f 	dsb	sy
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	e772      	b.n	80080a6 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80081c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081c2:	f000 fc7b 	bl	8008abc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80081c6:	f000 ff65 	bl	8009094 <xTaskResumeAll>
 80081ca:	e76c      	b.n	80080a6 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80081cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081ce:	f000 fc75 	bl	8008abc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80081d2:	f000 ff5f 	bl	8009094 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80081d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3738      	adds	r7, #56	@ 0x38
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	e000ed04 	.word	0xe000ed04

080081e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b08e      	sub	sp, #56	@ 0x38
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	60b9      	str	r1, [r7, #8]
 80081ee:	607a      	str	r2, [r7, #4]
 80081f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d10d      	bne.n	8008218 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80081fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008200:	b672      	cpsid	i
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	b662      	cpsie	i
 8008210:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d103      	bne.n	8008226 <xQueueGenericSendFromISR+0x42>
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008222:	2b00      	cmp	r3, #0
 8008224:	d101      	bne.n	800822a <xQueueGenericSendFromISR+0x46>
 8008226:	2301      	movs	r3, #1
 8008228:	e000      	b.n	800822c <xQueueGenericSendFromISR+0x48>
 800822a:	2300      	movs	r3, #0
 800822c:	2b00      	cmp	r3, #0
 800822e:	d10d      	bne.n	800824c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8008230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008234:	b672      	cpsid	i
 8008236:	f383 8811 	msr	BASEPRI, r3
 800823a:	f3bf 8f6f 	isb	sy
 800823e:	f3bf 8f4f 	dsb	sy
 8008242:	b662      	cpsie	i
 8008244:	623b      	str	r3, [r7, #32]
}
 8008246:	bf00      	nop
 8008248:	bf00      	nop
 800824a:	e7fd      	b.n	8008248 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	2b02      	cmp	r3, #2
 8008250:	d103      	bne.n	800825a <xQueueGenericSendFromISR+0x76>
 8008252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008256:	2b01      	cmp	r3, #1
 8008258:	d101      	bne.n	800825e <xQueueGenericSendFromISR+0x7a>
 800825a:	2301      	movs	r3, #1
 800825c:	e000      	b.n	8008260 <xQueueGenericSendFromISR+0x7c>
 800825e:	2300      	movs	r3, #0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d10d      	bne.n	8008280 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8008264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008268:	b672      	cpsid	i
 800826a:	f383 8811 	msr	BASEPRI, r3
 800826e:	f3bf 8f6f 	isb	sy
 8008272:	f3bf 8f4f 	dsb	sy
 8008276:	b662      	cpsie	i
 8008278:	61fb      	str	r3, [r7, #28]
}
 800827a:	bf00      	nop
 800827c:	bf00      	nop
 800827e:	e7fd      	b.n	800827c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008280:	f001 ff1c 	bl	800a0bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008284:	f3ef 8211 	mrs	r2, BASEPRI
 8008288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828c:	b672      	cpsid	i
 800828e:	f383 8811 	msr	BASEPRI, r3
 8008292:	f3bf 8f6f 	isb	sy
 8008296:	f3bf 8f4f 	dsb	sy
 800829a:	b662      	cpsie	i
 800829c:	61ba      	str	r2, [r7, #24]
 800829e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80082a0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80082a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d302      	bcc.n	80082b6 <xQueueGenericSendFromISR+0xd2>
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d12c      	bne.n	8008310 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80082c0:	683a      	ldr	r2, [r7, #0]
 80082c2:	68b9      	ldr	r1, [r7, #8]
 80082c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80082c6:	f000 fb69 	bl	800899c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80082ca:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80082ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d2:	d112      	bne.n	80082fa <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d016      	beq.n	800830a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082de:	3324      	adds	r3, #36	@ 0x24
 80082e0:	4618      	mov	r0, r3
 80082e2:	f001 f8e3 	bl	80094ac <xTaskRemoveFromEventList>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00e      	beq.n	800830a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00b      	beq.n	800830a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	601a      	str	r2, [r3, #0]
 80082f8:	e007      	b.n	800830a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80082fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082fe:	3301      	adds	r3, #1
 8008300:	b2db      	uxtb	r3, r3
 8008302:	b25a      	sxtb	r2, r3
 8008304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800830a:	2301      	movs	r3, #1
 800830c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800830e:	e001      	b.n	8008314 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008310:	2300      	movs	r3, #0
 8008312:	637b      	str	r3, [r7, #52]	@ 0x34
 8008314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008316:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800831e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008322:	4618      	mov	r0, r3
 8008324:	3738      	adds	r7, #56	@ 0x38
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b08e      	sub	sp, #56	@ 0x38
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10d      	bne.n	800835a <xQueueGiveFromISR+0x30>
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	b672      	cpsid	i
 8008344:	f383 8811 	msr	BASEPRI, r3
 8008348:	f3bf 8f6f 	isb	sy
 800834c:	f3bf 8f4f 	dsb	sy
 8008350:	b662      	cpsie	i
 8008352:	623b      	str	r3, [r7, #32]
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop
 8008358:	e7fd      	b.n	8008356 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800835a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00d      	beq.n	800837e <xQueueGiveFromISR+0x54>
	__asm volatile
 8008362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008366:	b672      	cpsid	i
 8008368:	f383 8811 	msr	BASEPRI, r3
 800836c:	f3bf 8f6f 	isb	sy
 8008370:	f3bf 8f4f 	dsb	sy
 8008374:	b662      	cpsie	i
 8008376:	61fb      	str	r3, [r7, #28]
}
 8008378:	bf00      	nop
 800837a:	bf00      	nop
 800837c:	e7fd      	b.n	800837a <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800837e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d103      	bne.n	800838e <xQueueGiveFromISR+0x64>
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <xQueueGiveFromISR+0x68>
 800838e:	2301      	movs	r3, #1
 8008390:	e000      	b.n	8008394 <xQueueGiveFromISR+0x6a>
 8008392:	2300      	movs	r3, #0
 8008394:	2b00      	cmp	r3, #0
 8008396:	d10d      	bne.n	80083b4 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8008398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839c:	b672      	cpsid	i
 800839e:	f383 8811 	msr	BASEPRI, r3
 80083a2:	f3bf 8f6f 	isb	sy
 80083a6:	f3bf 8f4f 	dsb	sy
 80083aa:	b662      	cpsie	i
 80083ac:	61bb      	str	r3, [r7, #24]
}
 80083ae:	bf00      	nop
 80083b0:	bf00      	nop
 80083b2:	e7fd      	b.n	80083b0 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80083b4:	f001 fe82 	bl	800a0bc <vPortValidateInterruptPriority>
	__asm volatile
 80083b8:	f3ef 8211 	mrs	r2, BASEPRI
 80083bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c0:	b672      	cpsid	i
 80083c2:	f383 8811 	msr	BASEPRI, r3
 80083c6:	f3bf 8f6f 	isb	sy
 80083ca:	f3bf 8f4f 	dsb	sy
 80083ce:	b662      	cpsie	i
 80083d0:	617a      	str	r2, [r7, #20]
 80083d2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80083d4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80083d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083dc:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d22b      	bcs.n	8008440 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80083e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f4:	1c5a      	adds	r2, r3, #1
 80083f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80083fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80083fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008402:	d112      	bne.n	800842a <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008408:	2b00      	cmp	r3, #0
 800840a:	d016      	beq.n	800843a <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800840c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840e:	3324      	adds	r3, #36	@ 0x24
 8008410:	4618      	mov	r0, r3
 8008412:	f001 f84b 	bl	80094ac <xTaskRemoveFromEventList>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00e      	beq.n	800843a <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00b      	beq.n	800843a <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	2201      	movs	r2, #1
 8008426:	601a      	str	r2, [r3, #0]
 8008428:	e007      	b.n	800843a <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800842a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800842e:	3301      	adds	r3, #1
 8008430:	b2db      	uxtb	r3, r3
 8008432:	b25a      	sxtb	r2, r3
 8008434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008436:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800843a:	2301      	movs	r3, #1
 800843c:	637b      	str	r3, [r7, #52]	@ 0x34
 800843e:	e001      	b.n	8008444 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008440:	2300      	movs	r3, #0
 8008442:	637b      	str	r3, [r7, #52]	@ 0x34
 8008444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008446:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f383 8811 	msr	BASEPRI, r3
}
 800844e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008452:	4618      	mov	r0, r3
 8008454:	3738      	adds	r7, #56	@ 0x38
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
	...

0800845c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b08c      	sub	sp, #48	@ 0x30
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008468:	2300      	movs	r3, #0
 800846a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10d      	bne.n	8008492 <xQueueReceive+0x36>
	__asm volatile
 8008476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847a:	b672      	cpsid	i
 800847c:	f383 8811 	msr	BASEPRI, r3
 8008480:	f3bf 8f6f 	isb	sy
 8008484:	f3bf 8f4f 	dsb	sy
 8008488:	b662      	cpsie	i
 800848a:	623b      	str	r3, [r7, #32]
}
 800848c:	bf00      	nop
 800848e:	bf00      	nop
 8008490:	e7fd      	b.n	800848e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d103      	bne.n	80084a0 <xQueueReceive+0x44>
 8008498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800849a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800849c:	2b00      	cmp	r3, #0
 800849e:	d101      	bne.n	80084a4 <xQueueReceive+0x48>
 80084a0:	2301      	movs	r3, #1
 80084a2:	e000      	b.n	80084a6 <xQueueReceive+0x4a>
 80084a4:	2300      	movs	r3, #0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d10d      	bne.n	80084c6 <xQueueReceive+0x6a>
	__asm volatile
 80084aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ae:	b672      	cpsid	i
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	b662      	cpsie	i
 80084be:	61fb      	str	r3, [r7, #28]
}
 80084c0:	bf00      	nop
 80084c2:	bf00      	nop
 80084c4:	e7fd      	b.n	80084c2 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80084c6:	f001 f9bf 	bl	8009848 <xTaskGetSchedulerState>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d102      	bne.n	80084d6 <xQueueReceive+0x7a>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d101      	bne.n	80084da <xQueueReceive+0x7e>
 80084d6:	2301      	movs	r3, #1
 80084d8:	e000      	b.n	80084dc <xQueueReceive+0x80>
 80084da:	2300      	movs	r3, #0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10d      	bne.n	80084fc <xQueueReceive+0xa0>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e4:	b672      	cpsid	i
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	b662      	cpsie	i
 80084f4:	61bb      	str	r3, [r7, #24]
}
 80084f6:	bf00      	nop
 80084f8:	bf00      	nop
 80084fa:	e7fd      	b.n	80084f8 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80084fc:	f001 fcf6 	bl	8009eec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008504:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008508:	2b00      	cmp	r3, #0
 800850a:	d01f      	beq.n	800854c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800850c:	68b9      	ldr	r1, [r7, #8]
 800850e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008510:	f000 faae 	bl	8008a70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008516:	1e5a      	subs	r2, r3, #1
 8008518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800851c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d00f      	beq.n	8008544 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008526:	3310      	adds	r3, #16
 8008528:	4618      	mov	r0, r3
 800852a:	f000 ffbf 	bl	80094ac <xTaskRemoveFromEventList>
 800852e:	4603      	mov	r3, r0
 8008530:	2b00      	cmp	r3, #0
 8008532:	d007      	beq.n	8008544 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008534:	4b3c      	ldr	r3, [pc, #240]	@ (8008628 <xQueueReceive+0x1cc>)
 8008536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800853a:	601a      	str	r2, [r3, #0]
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008544:	f001 fd08 	bl	8009f58 <vPortExitCritical>
				return pdPASS;
 8008548:	2301      	movs	r3, #1
 800854a:	e069      	b.n	8008620 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d103      	bne.n	800855a <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008552:	f001 fd01 	bl	8009f58 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008556:	2300      	movs	r3, #0
 8008558:	e062      	b.n	8008620 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800855a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800855c:	2b00      	cmp	r3, #0
 800855e:	d106      	bne.n	800856e <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008560:	f107 0310 	add.w	r3, r7, #16
 8008564:	4618      	mov	r0, r3
 8008566:	f001 f807 	bl	8009578 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800856a:	2301      	movs	r3, #1
 800856c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800856e:	f001 fcf3 	bl	8009f58 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008572:	f000 fd81 	bl	8009078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008576:	f001 fcb9 	bl	8009eec <vPortEnterCritical>
 800857a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008580:	b25b      	sxtb	r3, r3
 8008582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008586:	d103      	bne.n	8008590 <xQueueReceive+0x134>
 8008588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008592:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008596:	b25b      	sxtb	r3, r3
 8008598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859c:	d103      	bne.n	80085a6 <xQueueReceive+0x14a>
 800859e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a0:	2200      	movs	r2, #0
 80085a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80085a6:	f001 fcd7 	bl	8009f58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80085aa:	1d3a      	adds	r2, r7, #4
 80085ac:	f107 0310 	add.w	r3, r7, #16
 80085b0:	4611      	mov	r1, r2
 80085b2:	4618      	mov	r0, r3
 80085b4:	f000 fff6 	bl	80095a4 <xTaskCheckForTimeOut>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d123      	bne.n	8008606 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80085be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085c0:	f000 face 	bl	8008b60 <prvIsQueueEmpty>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d017      	beq.n	80085fa <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80085ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085cc:	3324      	adds	r3, #36	@ 0x24
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	4611      	mov	r1, r2
 80085d2:	4618      	mov	r0, r3
 80085d4:	f000 ff42 	bl	800945c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80085d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085da:	f000 fa6f 	bl	8008abc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80085de:	f000 fd59 	bl	8009094 <xTaskResumeAll>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d189      	bne.n	80084fc <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 80085e8:	4b0f      	ldr	r3, [pc, #60]	@ (8008628 <xQueueReceive+0x1cc>)
 80085ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085ee:	601a      	str	r2, [r3, #0]
 80085f0:	f3bf 8f4f 	dsb	sy
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	e780      	b.n	80084fc <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80085fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085fc:	f000 fa5e 	bl	8008abc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008600:	f000 fd48 	bl	8009094 <xTaskResumeAll>
 8008604:	e77a      	b.n	80084fc <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008608:	f000 fa58 	bl	8008abc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800860c:	f000 fd42 	bl	8009094 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008610:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008612:	f000 faa5 	bl	8008b60 <prvIsQueueEmpty>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	f43f af6f 	beq.w	80084fc <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800861e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008620:	4618      	mov	r0, r3
 8008622:	3730      	adds	r7, #48	@ 0x30
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	e000ed04 	.word	0xe000ed04

0800862c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b08e      	sub	sp, #56	@ 0x38
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008636:	2300      	movs	r3, #0
 8008638:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800863e:	2300      	movs	r3, #0
 8008640:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008644:	2b00      	cmp	r3, #0
 8008646:	d10d      	bne.n	8008664 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8008648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800864c:	b672      	cpsid	i
 800864e:	f383 8811 	msr	BASEPRI, r3
 8008652:	f3bf 8f6f 	isb	sy
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	b662      	cpsie	i
 800865c:	623b      	str	r3, [r7, #32]
}
 800865e:	bf00      	nop
 8008660:	bf00      	nop
 8008662:	e7fd      	b.n	8008660 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008668:	2b00      	cmp	r3, #0
 800866a:	d00d      	beq.n	8008688 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800866c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008670:	b672      	cpsid	i
 8008672:	f383 8811 	msr	BASEPRI, r3
 8008676:	f3bf 8f6f 	isb	sy
 800867a:	f3bf 8f4f 	dsb	sy
 800867e:	b662      	cpsie	i
 8008680:	61fb      	str	r3, [r7, #28]
}
 8008682:	bf00      	nop
 8008684:	bf00      	nop
 8008686:	e7fd      	b.n	8008684 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008688:	f001 f8de 	bl	8009848 <xTaskGetSchedulerState>
 800868c:	4603      	mov	r3, r0
 800868e:	2b00      	cmp	r3, #0
 8008690:	d102      	bne.n	8008698 <xQueueSemaphoreTake+0x6c>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d101      	bne.n	800869c <xQueueSemaphoreTake+0x70>
 8008698:	2301      	movs	r3, #1
 800869a:	e000      	b.n	800869e <xQueueSemaphoreTake+0x72>
 800869c:	2300      	movs	r3, #0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d10d      	bne.n	80086be <xQueueSemaphoreTake+0x92>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a6:	b672      	cpsid	i
 80086a8:	f383 8811 	msr	BASEPRI, r3
 80086ac:	f3bf 8f6f 	isb	sy
 80086b0:	f3bf 8f4f 	dsb	sy
 80086b4:	b662      	cpsie	i
 80086b6:	61bb      	str	r3, [r7, #24]
}
 80086b8:	bf00      	nop
 80086ba:	bf00      	nop
 80086bc:	e7fd      	b.n	80086ba <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086be:	f001 fc15 	bl	8009eec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80086c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80086c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d024      	beq.n	8008718 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80086ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d0:	1e5a      	subs	r2, r3, #1
 80086d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80086d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d104      	bne.n	80086e8 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80086de:	f001 fa7d 	bl	8009bdc <pvTaskIncrementMutexHeldCount>
 80086e2:	4602      	mov	r2, r0
 80086e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ea:	691b      	ldr	r3, [r3, #16]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d00f      	beq.n	8008710 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f2:	3310      	adds	r3, #16
 80086f4:	4618      	mov	r0, r3
 80086f6:	f000 fed9 	bl	80094ac <xTaskRemoveFromEventList>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d007      	beq.n	8008710 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008700:	4b55      	ldr	r3, [pc, #340]	@ (8008858 <xQueueSemaphoreTake+0x22c>)
 8008702:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008706:	601a      	str	r2, [r3, #0]
 8008708:	f3bf 8f4f 	dsb	sy
 800870c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008710:	f001 fc22 	bl	8009f58 <vPortExitCritical>
				return pdPASS;
 8008714:	2301      	movs	r3, #1
 8008716:	e09a      	b.n	800884e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d114      	bne.n	8008748 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	2b00      	cmp	r3, #0
 8008722:	d00d      	beq.n	8008740 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8008724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008728:	b672      	cpsid	i
 800872a:	f383 8811 	msr	BASEPRI, r3
 800872e:	f3bf 8f6f 	isb	sy
 8008732:	f3bf 8f4f 	dsb	sy
 8008736:	b662      	cpsie	i
 8008738:	617b      	str	r3, [r7, #20]
}
 800873a:	bf00      	nop
 800873c:	bf00      	nop
 800873e:	e7fd      	b.n	800873c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008740:	f001 fc0a 	bl	8009f58 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008744:	2300      	movs	r3, #0
 8008746:	e082      	b.n	800884e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800874a:	2b00      	cmp	r3, #0
 800874c:	d106      	bne.n	800875c <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800874e:	f107 030c 	add.w	r3, r7, #12
 8008752:	4618      	mov	r0, r3
 8008754:	f000 ff10 	bl	8009578 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008758:	2301      	movs	r3, #1
 800875a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800875c:	f001 fbfc 	bl	8009f58 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008760:	f000 fc8a 	bl	8009078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008764:	f001 fbc2 	bl	8009eec <vPortEnterCritical>
 8008768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800876a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800876e:	b25b      	sxtb	r3, r3
 8008770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008774:	d103      	bne.n	800877e <xQueueSemaphoreTake+0x152>
 8008776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008778:	2200      	movs	r2, #0
 800877a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800877e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008780:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008784:	b25b      	sxtb	r3, r3
 8008786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800878a:	d103      	bne.n	8008794 <xQueueSemaphoreTake+0x168>
 800878c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878e:	2200      	movs	r2, #0
 8008790:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008794:	f001 fbe0 	bl	8009f58 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008798:	463a      	mov	r2, r7
 800879a:	f107 030c 	add.w	r3, r7, #12
 800879e:	4611      	mov	r1, r2
 80087a0:	4618      	mov	r0, r3
 80087a2:	f000 feff 	bl	80095a4 <xTaskCheckForTimeOut>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d132      	bne.n	8008812 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80087ae:	f000 f9d7 	bl	8008b60 <prvIsQueueEmpty>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d026      	beq.n	8008806 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80087b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d109      	bne.n	80087d4 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80087c0:	f001 fb94 	bl	8009eec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80087c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	4618      	mov	r0, r3
 80087ca:	f001 f85b 	bl	8009884 <xTaskPriorityInherit>
 80087ce:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80087d0:	f001 fbc2 	bl	8009f58 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80087d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d6:	3324      	adds	r3, #36	@ 0x24
 80087d8:	683a      	ldr	r2, [r7, #0]
 80087da:	4611      	mov	r1, r2
 80087dc:	4618      	mov	r0, r3
 80087de:	f000 fe3d 	bl	800945c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80087e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80087e4:	f000 f96a 	bl	8008abc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80087e8:	f000 fc54 	bl	8009094 <xTaskResumeAll>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f47f af65 	bne.w	80086be <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 80087f4:	4b18      	ldr	r3, [pc, #96]	@ (8008858 <xQueueSemaphoreTake+0x22c>)
 80087f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087fa:	601a      	str	r2, [r3, #0]
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	f3bf 8f6f 	isb	sy
 8008804:	e75b      	b.n	80086be <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008806:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008808:	f000 f958 	bl	8008abc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800880c:	f000 fc42 	bl	8009094 <xTaskResumeAll>
 8008810:	e755      	b.n	80086be <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008812:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008814:	f000 f952 	bl	8008abc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008818:	f000 fc3c 	bl	8009094 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800881c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800881e:	f000 f99f 	bl	8008b60 <prvIsQueueEmpty>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	f43f af4a 	beq.w	80086be <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800882a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00d      	beq.n	800884c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8008830:	f001 fb5c 	bl	8009eec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008834:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008836:	f000 f899 	bl	800896c <prvGetDisinheritPriorityAfterTimeout>
 800883a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800883c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008842:	4618      	mov	r0, r3
 8008844:	f001 f92a 	bl	8009a9c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008848:	f001 fb86 	bl	8009f58 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800884c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800884e:	4618      	mov	r0, r3
 8008850:	3738      	adds	r7, #56	@ 0x38
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	e000ed04 	.word	0xe000ed04

0800885c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b08e      	sub	sp, #56	@ 0x38
 8008860:	af00      	add	r7, sp, #0
 8008862:	60f8      	str	r0, [r7, #12]
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	2b00      	cmp	r3, #0
 8008870:	d10d      	bne.n	800888e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8008872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008876:	b672      	cpsid	i
 8008878:	f383 8811 	msr	BASEPRI, r3
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	f3bf 8f4f 	dsb	sy
 8008884:	b662      	cpsie	i
 8008886:	623b      	str	r3, [r7, #32]
}
 8008888:	bf00      	nop
 800888a:	bf00      	nop
 800888c:	e7fd      	b.n	800888a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d103      	bne.n	800889c <xQueueReceiveFromISR+0x40>
 8008894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008898:	2b00      	cmp	r3, #0
 800889a:	d101      	bne.n	80088a0 <xQueueReceiveFromISR+0x44>
 800889c:	2301      	movs	r3, #1
 800889e:	e000      	b.n	80088a2 <xQueueReceiveFromISR+0x46>
 80088a0:	2300      	movs	r3, #0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d10d      	bne.n	80088c2 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80088a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088aa:	b672      	cpsid	i
 80088ac:	f383 8811 	msr	BASEPRI, r3
 80088b0:	f3bf 8f6f 	isb	sy
 80088b4:	f3bf 8f4f 	dsb	sy
 80088b8:	b662      	cpsie	i
 80088ba:	61fb      	str	r3, [r7, #28]
}
 80088bc:	bf00      	nop
 80088be:	bf00      	nop
 80088c0:	e7fd      	b.n	80088be <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088c2:	f001 fbfb 	bl	800a0bc <vPortValidateInterruptPriority>
	__asm volatile
 80088c6:	f3ef 8211 	mrs	r2, BASEPRI
 80088ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ce:	b672      	cpsid	i
 80088d0:	f383 8811 	msr	BASEPRI, r3
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	b662      	cpsie	i
 80088de:	61ba      	str	r2, [r7, #24]
 80088e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80088e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d02f      	beq.n	8008952 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80088f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80088fc:	68b9      	ldr	r1, [r7, #8]
 80088fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008900:	f000 f8b6 	bl	8008a70 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008906:	1e5a      	subs	r2, r3, #1
 8008908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800890c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008914:	d112      	bne.n	800893c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d016      	beq.n	800894c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800891e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008920:	3310      	adds	r3, #16
 8008922:	4618      	mov	r0, r3
 8008924:	f000 fdc2 	bl	80094ac <xTaskRemoveFromEventList>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00e      	beq.n	800894c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00b      	beq.n	800894c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	601a      	str	r2, [r3, #0]
 800893a:	e007      	b.n	800894c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800893c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008940:	3301      	adds	r3, #1
 8008942:	b2db      	uxtb	r3, r3
 8008944:	b25a      	sxtb	r2, r3
 8008946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008948:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800894c:	2301      	movs	r3, #1
 800894e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008950:	e001      	b.n	8008956 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8008952:	2300      	movs	r3, #0
 8008954:	637b      	str	r3, [r7, #52]	@ 0x34
 8008956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008958:	613b      	str	r3, [r7, #16]
	__asm volatile
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	f383 8811 	msr	BASEPRI, r3
}
 8008960:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008964:	4618      	mov	r0, r3
 8008966:	3738      	adds	r7, #56	@ 0x38
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008978:	2b00      	cmp	r3, #0
 800897a:	d006      	beq.n	800898a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f1c3 0307 	rsb	r3, r3, #7
 8008986:	60fb      	str	r3, [r7, #12]
 8008988:	e001      	b.n	800898e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800898a:	2300      	movs	r3, #0
 800898c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800898e:	68fb      	ldr	r3, [r7, #12]
	}
 8008990:	4618      	mov	r0, r3
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b086      	sub	sp, #24
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80089a8:	2300      	movs	r3, #0
 80089aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d10d      	bne.n	80089d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d14d      	bne.n	8008a5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f000 ffdc 	bl	8009984 <xTaskPriorityDisinherit>
 80089cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	609a      	str	r2, [r3, #8]
 80089d4:	e043      	b.n	8008a5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d119      	bne.n	8008a10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6858      	ldr	r0, [r3, #4]
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089e4:	461a      	mov	r2, r3
 80089e6:	68b9      	ldr	r1, [r7, #8]
 80089e8:	f002 f8db 	bl	800aba2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f4:	441a      	add	r2, r3
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	685a      	ldr	r2, [r3, #4]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d32b      	bcc.n	8008a5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	605a      	str	r2, [r3, #4]
 8008a0e:	e026      	b.n	8008a5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	68d8      	ldr	r0, [r3, #12]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a18:	461a      	mov	r2, r3
 8008a1a:	68b9      	ldr	r1, [r7, #8]
 8008a1c:	f002 f8c1 	bl	800aba2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	68da      	ldr	r2, [r3, #12]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a28:	425b      	negs	r3, r3
 8008a2a:	441a      	add	r2, r3
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	68da      	ldr	r2, [r3, #12]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d207      	bcs.n	8008a4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	689a      	ldr	r2, [r3, #8]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a44:	425b      	negs	r3, r3
 8008a46:	441a      	add	r2, r3
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d105      	bne.n	8008a5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d002      	beq.n	8008a5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	3b01      	subs	r3, #1
 8008a5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	1c5a      	adds	r2, r3, #1
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008a66:	697b      	ldr	r3, [r7, #20]
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3718      	adds	r7, #24
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d018      	beq.n	8008ab4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	68da      	ldr	r2, [r3, #12]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a8a:	441a      	add	r2, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	68da      	ldr	r2, [r3, #12]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d303      	bcc.n	8008aa4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	68d9      	ldr	r1, [r3, #12]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aac:	461a      	mov	r2, r3
 8008aae:	6838      	ldr	r0, [r7, #0]
 8008ab0:	f002 f877 	bl	800aba2 <memcpy>
	}
}
 8008ab4:	bf00      	nop
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}

08008abc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008ac4:	f001 fa12 	bl	8009eec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ace:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ad0:	e011      	b.n	8008af6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d012      	beq.n	8008b00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	3324      	adds	r3, #36	@ 0x24
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f000 fce4 	bl	80094ac <xTaskRemoveFromEventList>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008aea:	f000 fdc3 	bl	8009674 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008aee:	7bfb      	ldrb	r3, [r7, #15]
 8008af0:	3b01      	subs	r3, #1
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008af6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	dce9      	bgt.n	8008ad2 <prvUnlockQueue+0x16>
 8008afe:	e000      	b.n	8008b02 <prvUnlockQueue+0x46>
					break;
 8008b00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	22ff      	movs	r2, #255	@ 0xff
 8008b06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008b0a:	f001 fa25 	bl	8009f58 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008b0e:	f001 f9ed 	bl	8009eec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b1a:	e011      	b.n	8008b40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d012      	beq.n	8008b4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	3310      	adds	r3, #16
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f000 fcbf 	bl	80094ac <xTaskRemoveFromEventList>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d001      	beq.n	8008b38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008b34:	f000 fd9e 	bl	8009674 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b38:	7bbb      	ldrb	r3, [r7, #14]
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	dce9      	bgt.n	8008b1c <prvUnlockQueue+0x60>
 8008b48:	e000      	b.n	8008b4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008b4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	22ff      	movs	r2, #255	@ 0xff
 8008b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008b54:	f001 fa00 	bl	8009f58 <vPortExitCritical>
}
 8008b58:	bf00      	nop
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b68:	f001 f9c0 	bl	8009eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d102      	bne.n	8008b7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008b74:	2301      	movs	r3, #1
 8008b76:	60fb      	str	r3, [r7, #12]
 8008b78:	e001      	b.n	8008b7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008b7e:	f001 f9eb 	bl	8009f58 <vPortExitCritical>

	return xReturn;
 8008b82:	68fb      	ldr	r3, [r7, #12]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b94:	f001 f9aa 	bl	8009eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d102      	bne.n	8008baa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	60fb      	str	r3, [r7, #12]
 8008ba8:	e001      	b.n	8008bae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008baa:	2300      	movs	r3, #0
 8008bac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bae:	f001 f9d3 	bl	8009f58 <vPortExitCritical>

	return xReturn;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b08e      	sub	sp, #56	@ 0x38
 8008bc0:	af04      	add	r7, sp, #16
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	60b9      	str	r1, [r7, #8]
 8008bc6:	607a      	str	r2, [r7, #4]
 8008bc8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d10d      	bne.n	8008bec <xTaskCreateStatic+0x30>
	__asm volatile
 8008bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd4:	b672      	cpsid	i
 8008bd6:	f383 8811 	msr	BASEPRI, r3
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	f3bf 8f4f 	dsb	sy
 8008be2:	b662      	cpsie	i
 8008be4:	623b      	str	r3, [r7, #32]
}
 8008be6:	bf00      	nop
 8008be8:	bf00      	nop
 8008bea:	e7fd      	b.n	8008be8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d10d      	bne.n	8008c0e <xTaskCreateStatic+0x52>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf6:	b672      	cpsid	i
 8008bf8:	f383 8811 	msr	BASEPRI, r3
 8008bfc:	f3bf 8f6f 	isb	sy
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	b662      	cpsie	i
 8008c06:	61fb      	str	r3, [r7, #28]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008c0e:	23a0      	movs	r3, #160	@ 0xa0
 8008c10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	2ba0      	cmp	r3, #160	@ 0xa0
 8008c16:	d00d      	beq.n	8008c34 <xTaskCreateStatic+0x78>
	__asm volatile
 8008c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1c:	b672      	cpsid	i
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	b662      	cpsie	i
 8008c2c:	61bb      	str	r3, [r7, #24]
}
 8008c2e:	bf00      	nop
 8008c30:	bf00      	nop
 8008c32:	e7fd      	b.n	8008c30 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008c34:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d01e      	beq.n	8008c7a <xTaskCreateStatic+0xbe>
 8008c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d01b      	beq.n	8008c7a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c4a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4e:	2202      	movs	r2, #2
 8008c50:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008c54:	2300      	movs	r3, #0
 8008c56:	9303      	str	r3, [sp, #12]
 8008c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5a:	9302      	str	r3, [sp, #8]
 8008c5c:	f107 0314 	add.w	r3, r7, #20
 8008c60:	9301      	str	r3, [sp, #4]
 8008c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	68b9      	ldr	r1, [r7, #8]
 8008c6c:	68f8      	ldr	r0, [r7, #12]
 8008c6e:	f000 f851 	bl	8008d14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008c72:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008c74:	f000 f8f0 	bl	8008e58 <prvAddNewTaskToReadyList>
 8008c78:	e001      	b.n	8008c7e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008c7e:	697b      	ldr	r3, [r7, #20]
	}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3728      	adds	r7, #40	@ 0x28
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b08c      	sub	sp, #48	@ 0x30
 8008c8c:	af04      	add	r7, sp, #16
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	603b      	str	r3, [r7, #0]
 8008c94:	4613      	mov	r3, r2
 8008c96:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008c98:	88fb      	ldrh	r3, [r7, #6]
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f001 fa53 	bl	800a148 <pvPortMalloc>
 8008ca2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00e      	beq.n	8008cc8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008caa:	20a0      	movs	r0, #160	@ 0xa0
 8008cac:	f001 fa4c 	bl	800a148 <pvPortMalloc>
 8008cb0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d003      	beq.n	8008cc0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	631a      	str	r2, [r3, #48]	@ 0x30
 8008cbe:	e005      	b.n	8008ccc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008cc0:	6978      	ldr	r0, [r7, #20]
 8008cc2:	f001 fb0f 	bl	800a2e4 <vPortFree>
 8008cc6:	e001      	b.n	8008ccc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d017      	beq.n	8008d02 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008cd2:	69fb      	ldr	r3, [r7, #28]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008cda:	88fa      	ldrh	r2, [r7, #6]
 8008cdc:	2300      	movs	r3, #0
 8008cde:	9303      	str	r3, [sp, #12]
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	9302      	str	r3, [sp, #8]
 8008ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce6:	9301      	str	r3, [sp, #4]
 8008ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	68b9      	ldr	r1, [r7, #8]
 8008cf0:	68f8      	ldr	r0, [r7, #12]
 8008cf2:	f000 f80f 	bl	8008d14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008cf6:	69f8      	ldr	r0, [r7, #28]
 8008cf8:	f000 f8ae 	bl	8008e58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	61bb      	str	r3, [r7, #24]
 8008d00:	e002      	b.n	8008d08 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008d02:	f04f 33ff 	mov.w	r3, #4294967295
 8008d06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008d08:	69bb      	ldr	r3, [r7, #24]
	}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3720      	adds	r7, #32
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
	...

08008d14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b088      	sub	sp, #32
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
 8008d20:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d26:	6879      	ldr	r1, [r7, #4]
 8008d28:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008d2c:	440b      	add	r3, r1
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4413      	add	r3, r2
 8008d32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008d34:	69bb      	ldr	r3, [r7, #24]
 8008d36:	f023 0307 	bic.w	r3, r3, #7
 8008d3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	f003 0307 	and.w	r3, r3, #7
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d00d      	beq.n	8008d62 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8008d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4a:	b672      	cpsid	i
 8008d4c:	f383 8811 	msr	BASEPRI, r3
 8008d50:	f3bf 8f6f 	isb	sy
 8008d54:	f3bf 8f4f 	dsb	sy
 8008d58:	b662      	cpsie	i
 8008d5a:	617b      	str	r3, [r7, #20]
}
 8008d5c:	bf00      	nop
 8008d5e:	bf00      	nop
 8008d60:	e7fd      	b.n	8008d5e <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d01f      	beq.n	8008da8 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d68:	2300      	movs	r3, #0
 8008d6a:	61fb      	str	r3, [r7, #28]
 8008d6c:	e012      	b.n	8008d94 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008d6e:	68ba      	ldr	r2, [r7, #8]
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	4413      	add	r3, r2
 8008d74:	7819      	ldrb	r1, [r3, #0]
 8008d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	3334      	adds	r3, #52	@ 0x34
 8008d7e:	460a      	mov	r2, r1
 8008d80:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008d82:	68ba      	ldr	r2, [r7, #8]
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	4413      	add	r3, r2
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d006      	beq.n	8008d9c <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	3301      	adds	r3, #1
 8008d92:	61fb      	str	r3, [r7, #28]
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	2b0f      	cmp	r3, #15
 8008d98:	d9e9      	bls.n	8008d6e <prvInitialiseNewTask+0x5a>
 8008d9a:	e000      	b.n	8008d9e <prvInitialiseNewTask+0x8a>
			{
				break;
 8008d9c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da0:	2200      	movs	r2, #0
 8008da2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008da6:	e003      	b.n	8008db0 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db2:	2b06      	cmp	r3, #6
 8008db4:	d901      	bls.n	8008dba <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008db6:	2306      	movs	r3, #6
 8008db8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dc4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc8:	2200      	movs	r2, #0
 8008dca:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dce:	3304      	adds	r3, #4
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7fe ff13 	bl	8007bfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd8:	3318      	adds	r3, #24
 8008dda:	4618      	mov	r0, r3
 8008ddc:	f7fe ff0e 	bl	8007bfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008de4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de8:	f1c3 0207 	rsb	r2, r3, #7
 8008dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008df4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e00:	2200      	movs	r2, #0
 8008e02:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e08:	334c      	adds	r3, #76	@ 0x4c
 8008e0a:	224c      	movs	r2, #76	@ 0x4c
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f001 fdde 	bl	800a9d0 <memset>
 8008e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e16:	4a0d      	ldr	r2, [pc, #52]	@ (8008e4c <prvInitialiseNewTask+0x138>)
 8008e18:	651a      	str	r2, [r3, #80]	@ 0x50
 8008e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1c:	4a0c      	ldr	r2, [pc, #48]	@ (8008e50 <prvInitialiseNewTask+0x13c>)
 8008e1e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e22:	4a0c      	ldr	r2, [pc, #48]	@ (8008e54 <prvInitialiseNewTask+0x140>)
 8008e24:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	68f9      	ldr	r1, [r7, #12]
 8008e2a:	69b8      	ldr	r0, [r7, #24]
 8008e2c:	f000 ff50 	bl	8009cd0 <pxPortInitialiseStack>
 8008e30:	4602      	mov	r2, r0
 8008e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e34:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e42:	bf00      	nop
 8008e44:	3720      	adds	r7, #32
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	20013d90 	.word	0x20013d90
 8008e50:	20013df8 	.word	0x20013df8
 8008e54:	20013e60 	.word	0x20013e60

08008e58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008e60:	f001 f844 	bl	8009eec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008e64:	4b2a      	ldr	r3, [pc, #168]	@ (8008f10 <prvAddNewTaskToReadyList+0xb8>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	4a29      	ldr	r2, [pc, #164]	@ (8008f10 <prvAddNewTaskToReadyList+0xb8>)
 8008e6c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008e6e:	4b29      	ldr	r3, [pc, #164]	@ (8008f14 <prvAddNewTaskToReadyList+0xbc>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d109      	bne.n	8008e8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008e76:	4a27      	ldr	r2, [pc, #156]	@ (8008f14 <prvAddNewTaskToReadyList+0xbc>)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008e7c:	4b24      	ldr	r3, [pc, #144]	@ (8008f10 <prvAddNewTaskToReadyList+0xb8>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d110      	bne.n	8008ea6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008e84:	f000 fc1a 	bl	80096bc <prvInitialiseTaskLists>
 8008e88:	e00d      	b.n	8008ea6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008e8a:	4b23      	ldr	r3, [pc, #140]	@ (8008f18 <prvAddNewTaskToReadyList+0xc0>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d109      	bne.n	8008ea6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008e92:	4b20      	ldr	r3, [pc, #128]	@ (8008f14 <prvAddNewTaskToReadyList+0xbc>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d802      	bhi.n	8008ea6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8008f14 <prvAddNewTaskToReadyList+0xbc>)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8008f1c <prvAddNewTaskToReadyList+0xc4>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	4a1b      	ldr	r2, [pc, #108]	@ (8008f1c <prvAddNewTaskToReadyList+0xc4>)
 8008eae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	409a      	lsls	r2, r3
 8008eb8:	4b19      	ldr	r3, [pc, #100]	@ (8008f20 <prvAddNewTaskToReadyList+0xc8>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	4a18      	ldr	r2, [pc, #96]	@ (8008f20 <prvAddNewTaskToReadyList+0xc8>)
 8008ec0:	6013      	str	r3, [r2, #0]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4a15      	ldr	r2, [pc, #84]	@ (8008f24 <prvAddNewTaskToReadyList+0xcc>)
 8008ed0:	441a      	add	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4610      	mov	r0, r2
 8008eda:	f7fe fe9c 	bl	8007c16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008ede:	f001 f83b 	bl	8009f58 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f18 <prvAddNewTaskToReadyList+0xc0>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d00e      	beq.n	8008f08 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008eea:	4b0a      	ldr	r3, [pc, #40]	@ (8008f14 <prvAddNewTaskToReadyList+0xbc>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d207      	bcs.n	8008f08 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8008f28 <prvAddNewTaskToReadyList+0xd0>)
 8008efa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008efe:	601a      	str	r2, [r3, #0]
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f08:	bf00      	nop
 8008f0a:	3708      	adds	r7, #8
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	200129b4 	.word	0x200129b4
 8008f14:	200128b4 	.word	0x200128b4
 8008f18:	200129c0 	.word	0x200129c0
 8008f1c:	200129d0 	.word	0x200129d0
 8008f20:	200129bc 	.word	0x200129bc
 8008f24:	200128b8 	.word	0x200128b8
 8008f28:	e000ed04 	.word	0xe000ed04

08008f2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008f34:	2300      	movs	r3, #0
 8008f36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d01a      	beq.n	8008f74 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008f3e:	4b15      	ldr	r3, [pc, #84]	@ (8008f94 <vTaskDelay+0x68>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00d      	beq.n	8008f62 <vTaskDelay+0x36>
	__asm volatile
 8008f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4a:	b672      	cpsid	i
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	b662      	cpsie	i
 8008f5a:	60bb      	str	r3, [r7, #8]
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	e7fd      	b.n	8008f5e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8008f62:	f000 f889 	bl	8009078 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008f66:	2100      	movs	r1, #0
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fe4b 	bl	8009c04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008f6e:	f000 f891 	bl	8009094 <xTaskResumeAll>
 8008f72:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d107      	bne.n	8008f8a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8008f7a:	4b07      	ldr	r3, [pc, #28]	@ (8008f98 <vTaskDelay+0x6c>)
 8008f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f80:	601a      	str	r2, [r3, #0]
 8008f82:	f3bf 8f4f 	dsb	sy
 8008f86:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008f8a:	bf00      	nop
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	200129dc 	.word	0x200129dc
 8008f98:	e000ed04 	.word	0xe000ed04

08008f9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b08a      	sub	sp, #40	@ 0x28
 8008fa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008faa:	463a      	mov	r2, r7
 8008fac:	1d39      	adds	r1, r7, #4
 8008fae:	f107 0308 	add.w	r3, r7, #8
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7f7 fb12 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008fb8:	6839      	ldr	r1, [r7, #0]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	68ba      	ldr	r2, [r7, #8]
 8008fbe:	9202      	str	r2, [sp, #8]
 8008fc0:	9301      	str	r3, [sp, #4]
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	460a      	mov	r2, r1
 8008fca:	4923      	ldr	r1, [pc, #140]	@ (8009058 <vTaskStartScheduler+0xbc>)
 8008fcc:	4823      	ldr	r0, [pc, #140]	@ (800905c <vTaskStartScheduler+0xc0>)
 8008fce:	f7ff fdf5 	bl	8008bbc <xTaskCreateStatic>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	4a22      	ldr	r2, [pc, #136]	@ (8009060 <vTaskStartScheduler+0xc4>)
 8008fd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008fd8:	4b21      	ldr	r3, [pc, #132]	@ (8009060 <vTaskStartScheduler+0xc4>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d002      	beq.n	8008fe6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	617b      	str	r3, [r7, #20]
 8008fe4:	e001      	b.n	8008fea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	d11d      	bne.n	800902c <vTaskStartScheduler+0x90>
	__asm volatile
 8008ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff4:	b672      	cpsid	i
 8008ff6:	f383 8811 	msr	BASEPRI, r3
 8008ffa:	f3bf 8f6f 	isb	sy
 8008ffe:	f3bf 8f4f 	dsb	sy
 8009002:	b662      	cpsie	i
 8009004:	613b      	str	r3, [r7, #16]
}
 8009006:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009008:	4b16      	ldr	r3, [pc, #88]	@ (8009064 <vTaskStartScheduler+0xc8>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	334c      	adds	r3, #76	@ 0x4c
 800900e:	4a16      	ldr	r2, [pc, #88]	@ (8009068 <vTaskStartScheduler+0xcc>)
 8009010:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009012:	4b16      	ldr	r3, [pc, #88]	@ (800906c <vTaskStartScheduler+0xd0>)
 8009014:	f04f 32ff 	mov.w	r2, #4294967295
 8009018:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800901a:	4b15      	ldr	r3, [pc, #84]	@ (8009070 <vTaskStartScheduler+0xd4>)
 800901c:	2201      	movs	r2, #1
 800901e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009020:	4b14      	ldr	r3, [pc, #80]	@ (8009074 <vTaskStartScheduler+0xd8>)
 8009022:	2200      	movs	r2, #0
 8009024:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009026:	f000 fee3 	bl	8009df0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800902a:	e011      	b.n	8009050 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009032:	d10d      	bne.n	8009050 <vTaskStartScheduler+0xb4>
	__asm volatile
 8009034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009038:	b672      	cpsid	i
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	b662      	cpsie	i
 8009048:	60fb      	str	r3, [r7, #12]
}
 800904a:	bf00      	nop
 800904c:	bf00      	nop
 800904e:	e7fd      	b.n	800904c <vTaskStartScheduler+0xb0>
}
 8009050:	bf00      	nop
 8009052:	3718      	adds	r7, #24
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}
 8009058:	0800b504 	.word	0x0800b504
 800905c:	0800968d 	.word	0x0800968d
 8009060:	200129d8 	.word	0x200129d8
 8009064:	200128b4 	.word	0x200128b4
 8009068:	2000001c 	.word	0x2000001c
 800906c:	200129d4 	.word	0x200129d4
 8009070:	200129c0 	.word	0x200129c0
 8009074:	200129b8 	.word	0x200129b8

08009078 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009078:	b480      	push	{r7}
 800907a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800907c:	4b04      	ldr	r3, [pc, #16]	@ (8009090 <vTaskSuspendAll+0x18>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	3301      	adds	r3, #1
 8009082:	4a03      	ldr	r2, [pc, #12]	@ (8009090 <vTaskSuspendAll+0x18>)
 8009084:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009086:	bf00      	nop
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr
 8009090:	200129dc 	.word	0x200129dc

08009094 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800909a:	2300      	movs	r3, #0
 800909c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800909e:	2300      	movs	r3, #0
 80090a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80090a2:	4b43      	ldr	r3, [pc, #268]	@ (80091b0 <xTaskResumeAll+0x11c>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10d      	bne.n	80090c6 <xTaskResumeAll+0x32>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ae:	b672      	cpsid	i
 80090b0:	f383 8811 	msr	BASEPRI, r3
 80090b4:	f3bf 8f6f 	isb	sy
 80090b8:	f3bf 8f4f 	dsb	sy
 80090bc:	b662      	cpsie	i
 80090be:	603b      	str	r3, [r7, #0]
}
 80090c0:	bf00      	nop
 80090c2:	bf00      	nop
 80090c4:	e7fd      	b.n	80090c2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80090c6:	f000 ff11 	bl	8009eec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80090ca:	4b39      	ldr	r3, [pc, #228]	@ (80091b0 <xTaskResumeAll+0x11c>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	3b01      	subs	r3, #1
 80090d0:	4a37      	ldr	r2, [pc, #220]	@ (80091b0 <xTaskResumeAll+0x11c>)
 80090d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090d4:	4b36      	ldr	r3, [pc, #216]	@ (80091b0 <xTaskResumeAll+0x11c>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d161      	bne.n	80091a0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80090dc:	4b35      	ldr	r3, [pc, #212]	@ (80091b4 <xTaskResumeAll+0x120>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d05d      	beq.n	80091a0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80090e4:	e02e      	b.n	8009144 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090e6:	4b34      	ldr	r3, [pc, #208]	@ (80091b8 <xTaskResumeAll+0x124>)
 80090e8:	68db      	ldr	r3, [r3, #12]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3318      	adds	r3, #24
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7fe fdec 	bl	8007cd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3304      	adds	r3, #4
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7fe fde7 	bl	8007cd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009106:	2201      	movs	r2, #1
 8009108:	409a      	lsls	r2, r3
 800910a:	4b2c      	ldr	r3, [pc, #176]	@ (80091bc <xTaskResumeAll+0x128>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4313      	orrs	r3, r2
 8009110:	4a2a      	ldr	r2, [pc, #168]	@ (80091bc <xTaskResumeAll+0x128>)
 8009112:	6013      	str	r3, [r2, #0]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009118:	4613      	mov	r3, r2
 800911a:	009b      	lsls	r3, r3, #2
 800911c:	4413      	add	r3, r2
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	4a27      	ldr	r2, [pc, #156]	@ (80091c0 <xTaskResumeAll+0x12c>)
 8009122:	441a      	add	r2, r3
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	3304      	adds	r3, #4
 8009128:	4619      	mov	r1, r3
 800912a:	4610      	mov	r0, r2
 800912c:	f7fe fd73 	bl	8007c16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009134:	4b23      	ldr	r3, [pc, #140]	@ (80091c4 <xTaskResumeAll+0x130>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800913a:	429a      	cmp	r2, r3
 800913c:	d302      	bcc.n	8009144 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800913e:	4b22      	ldr	r3, [pc, #136]	@ (80091c8 <xTaskResumeAll+0x134>)
 8009140:	2201      	movs	r2, #1
 8009142:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009144:	4b1c      	ldr	r3, [pc, #112]	@ (80091b8 <xTaskResumeAll+0x124>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1cc      	bne.n	80090e6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d001      	beq.n	8009156 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009152:	f000 fb59 	bl	8009808 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009156:	4b1d      	ldr	r3, [pc, #116]	@ (80091cc <xTaskResumeAll+0x138>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d010      	beq.n	8009184 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009162:	f000 f859 	bl	8009218 <xTaskIncrementTick>
 8009166:	4603      	mov	r3, r0
 8009168:	2b00      	cmp	r3, #0
 800916a:	d002      	beq.n	8009172 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800916c:	4b16      	ldr	r3, [pc, #88]	@ (80091c8 <xTaskResumeAll+0x134>)
 800916e:	2201      	movs	r2, #1
 8009170:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	3b01      	subs	r3, #1
 8009176:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1f1      	bne.n	8009162 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800917e:	4b13      	ldr	r3, [pc, #76]	@ (80091cc <xTaskResumeAll+0x138>)
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009184:	4b10      	ldr	r3, [pc, #64]	@ (80091c8 <xTaskResumeAll+0x134>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d009      	beq.n	80091a0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800918c:	2301      	movs	r3, #1
 800918e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009190:	4b0f      	ldr	r3, [pc, #60]	@ (80091d0 <xTaskResumeAll+0x13c>)
 8009192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009196:	601a      	str	r2, [r3, #0]
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091a0:	f000 feda 	bl	8009f58 <vPortExitCritical>

	return xAlreadyYielded;
 80091a4:	68bb      	ldr	r3, [r7, #8]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	200129dc 	.word	0x200129dc
 80091b4:	200129b4 	.word	0x200129b4
 80091b8:	20012974 	.word	0x20012974
 80091bc:	200129bc 	.word	0x200129bc
 80091c0:	200128b8 	.word	0x200128b8
 80091c4:	200128b4 	.word	0x200128b4
 80091c8:	200129c8 	.word	0x200129c8
 80091cc:	200129c4 	.word	0x200129c4
 80091d0:	e000ed04 	.word	0xe000ed04

080091d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80091da:	4b05      	ldr	r3, [pc, #20]	@ (80091f0 <xTaskGetTickCount+0x1c>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80091e0:	687b      	ldr	r3, [r7, #4]
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	370c      	adds	r7, #12
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	200129b8 	.word	0x200129b8

080091f4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b082      	sub	sp, #8
 80091f8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80091fa:	f000 ff5f 	bl	800a0bc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80091fe:	2300      	movs	r3, #0
 8009200:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009202:	4b04      	ldr	r3, [pc, #16]	@ (8009214 <xTaskGetTickCountFromISR+0x20>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009208:	683b      	ldr	r3, [r7, #0]
}
 800920a:	4618      	mov	r0, r3
 800920c:	3708      	adds	r7, #8
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	200129b8 	.word	0x200129b8

08009218 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b086      	sub	sp, #24
 800921c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800921e:	2300      	movs	r3, #0
 8009220:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009222:	4b50      	ldr	r3, [pc, #320]	@ (8009364 <xTaskIncrementTick+0x14c>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	f040 808b 	bne.w	8009342 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800922c:	4b4e      	ldr	r3, [pc, #312]	@ (8009368 <xTaskIncrementTick+0x150>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3301      	adds	r3, #1
 8009232:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009234:	4a4c      	ldr	r2, [pc, #304]	@ (8009368 <xTaskIncrementTick+0x150>)
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d123      	bne.n	8009288 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8009240:	4b4a      	ldr	r3, [pc, #296]	@ (800936c <xTaskIncrementTick+0x154>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00d      	beq.n	8009266 <xTaskIncrementTick+0x4e>
	__asm volatile
 800924a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924e:	b672      	cpsid	i
 8009250:	f383 8811 	msr	BASEPRI, r3
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	b662      	cpsie	i
 800925e:	603b      	str	r3, [r7, #0]
}
 8009260:	bf00      	nop
 8009262:	bf00      	nop
 8009264:	e7fd      	b.n	8009262 <xTaskIncrementTick+0x4a>
 8009266:	4b41      	ldr	r3, [pc, #260]	@ (800936c <xTaskIncrementTick+0x154>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	60fb      	str	r3, [r7, #12]
 800926c:	4b40      	ldr	r3, [pc, #256]	@ (8009370 <xTaskIncrementTick+0x158>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a3e      	ldr	r2, [pc, #248]	@ (800936c <xTaskIncrementTick+0x154>)
 8009272:	6013      	str	r3, [r2, #0]
 8009274:	4a3e      	ldr	r2, [pc, #248]	@ (8009370 <xTaskIncrementTick+0x158>)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6013      	str	r3, [r2, #0]
 800927a:	4b3e      	ldr	r3, [pc, #248]	@ (8009374 <xTaskIncrementTick+0x15c>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	3301      	adds	r3, #1
 8009280:	4a3c      	ldr	r2, [pc, #240]	@ (8009374 <xTaskIncrementTick+0x15c>)
 8009282:	6013      	str	r3, [r2, #0]
 8009284:	f000 fac0 	bl	8009808 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009288:	4b3b      	ldr	r3, [pc, #236]	@ (8009378 <xTaskIncrementTick+0x160>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	429a      	cmp	r2, r3
 8009290:	d348      	bcc.n	8009324 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009292:	4b36      	ldr	r3, [pc, #216]	@ (800936c <xTaskIncrementTick+0x154>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d104      	bne.n	80092a6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800929c:	4b36      	ldr	r3, [pc, #216]	@ (8009378 <xTaskIncrementTick+0x160>)
 800929e:	f04f 32ff 	mov.w	r2, #4294967295
 80092a2:	601a      	str	r2, [r3, #0]
					break;
 80092a4:	e03e      	b.n	8009324 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a6:	4b31      	ldr	r3, [pc, #196]	@ (800936c <xTaskIncrementTick+0x154>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80092b6:	693a      	ldr	r2, [r7, #16]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d203      	bcs.n	80092c6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80092be:	4a2e      	ldr	r2, [pc, #184]	@ (8009378 <xTaskIncrementTick+0x160>)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80092c4:	e02e      	b.n	8009324 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	3304      	adds	r3, #4
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7fe fd00 	bl	8007cd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d004      	beq.n	80092e2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	3318      	adds	r3, #24
 80092dc:	4618      	mov	r0, r3
 80092de:	f7fe fcf7 	bl	8007cd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e6:	2201      	movs	r2, #1
 80092e8:	409a      	lsls	r2, r3
 80092ea:	4b24      	ldr	r3, [pc, #144]	@ (800937c <xTaskIncrementTick+0x164>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	4a22      	ldr	r2, [pc, #136]	@ (800937c <xTaskIncrementTick+0x164>)
 80092f2:	6013      	str	r3, [r2, #0]
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f8:	4613      	mov	r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	4413      	add	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4a1f      	ldr	r2, [pc, #124]	@ (8009380 <xTaskIncrementTick+0x168>)
 8009302:	441a      	add	r2, r3
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	3304      	adds	r3, #4
 8009308:	4619      	mov	r1, r3
 800930a:	4610      	mov	r0, r2
 800930c:	f7fe fc83 	bl	8007c16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009314:	4b1b      	ldr	r3, [pc, #108]	@ (8009384 <xTaskIncrementTick+0x16c>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931a:	429a      	cmp	r2, r3
 800931c:	d3b9      	bcc.n	8009292 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800931e:	2301      	movs	r3, #1
 8009320:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009322:	e7b6      	b.n	8009292 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009324:	4b17      	ldr	r3, [pc, #92]	@ (8009384 <xTaskIncrementTick+0x16c>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800932a:	4915      	ldr	r1, [pc, #84]	@ (8009380 <xTaskIncrementTick+0x168>)
 800932c:	4613      	mov	r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	4413      	add	r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	440b      	add	r3, r1
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2b01      	cmp	r3, #1
 800933a:	d907      	bls.n	800934c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800933c:	2301      	movs	r3, #1
 800933e:	617b      	str	r3, [r7, #20]
 8009340:	e004      	b.n	800934c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009342:	4b11      	ldr	r3, [pc, #68]	@ (8009388 <xTaskIncrementTick+0x170>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	3301      	adds	r3, #1
 8009348:	4a0f      	ldr	r2, [pc, #60]	@ (8009388 <xTaskIncrementTick+0x170>)
 800934a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800934c:	4b0f      	ldr	r3, [pc, #60]	@ (800938c <xTaskIncrementTick+0x174>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d001      	beq.n	8009358 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8009354:	2301      	movs	r3, #1
 8009356:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009358:	697b      	ldr	r3, [r7, #20]
}
 800935a:	4618      	mov	r0, r3
 800935c:	3718      	adds	r7, #24
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	200129dc 	.word	0x200129dc
 8009368:	200129b8 	.word	0x200129b8
 800936c:	2001296c 	.word	0x2001296c
 8009370:	20012970 	.word	0x20012970
 8009374:	200129cc 	.word	0x200129cc
 8009378:	200129d4 	.word	0x200129d4
 800937c:	200129bc 	.word	0x200129bc
 8009380:	200128b8 	.word	0x200128b8
 8009384:	200128b4 	.word	0x200128b4
 8009388:	200129c4 	.word	0x200129c4
 800938c:	200129c8 	.word	0x200129c8

08009390 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009396:	4b2b      	ldr	r3, [pc, #172]	@ (8009444 <vTaskSwitchContext+0xb4>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d003      	beq.n	80093a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800939e:	4b2a      	ldr	r3, [pc, #168]	@ (8009448 <vTaskSwitchContext+0xb8>)
 80093a0:	2201      	movs	r2, #1
 80093a2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80093a4:	e047      	b.n	8009436 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80093a6:	4b28      	ldr	r3, [pc, #160]	@ (8009448 <vTaskSwitchContext+0xb8>)
 80093a8:	2200      	movs	r2, #0
 80093aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093ac:	4b27      	ldr	r3, [pc, #156]	@ (800944c <vTaskSwitchContext+0xbc>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	fab3 f383 	clz	r3, r3
 80093b8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80093ba:	7afb      	ldrb	r3, [r7, #11]
 80093bc:	f1c3 031f 	rsb	r3, r3, #31
 80093c0:	617b      	str	r3, [r7, #20]
 80093c2:	4923      	ldr	r1, [pc, #140]	@ (8009450 <vTaskSwitchContext+0xc0>)
 80093c4:	697a      	ldr	r2, [r7, #20]
 80093c6:	4613      	mov	r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	4413      	add	r3, r2
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	440b      	add	r3, r1
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10d      	bne.n	80093f2 <vTaskSwitchContext+0x62>
	__asm volatile
 80093d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093da:	b672      	cpsid	i
 80093dc:	f383 8811 	msr	BASEPRI, r3
 80093e0:	f3bf 8f6f 	isb	sy
 80093e4:	f3bf 8f4f 	dsb	sy
 80093e8:	b662      	cpsie	i
 80093ea:	607b      	str	r3, [r7, #4]
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <vTaskSwitchContext+0x5e>
 80093f2:	697a      	ldr	r2, [r7, #20]
 80093f4:	4613      	mov	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4a14      	ldr	r2, [pc, #80]	@ (8009450 <vTaskSwitchContext+0xc0>)
 80093fe:	4413      	add	r3, r2
 8009400:	613b      	str	r3, [r7, #16]
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	685b      	ldr	r3, [r3, #4]
 8009406:	685a      	ldr	r2, [r3, #4]
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	605a      	str	r2, [r3, #4]
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	685a      	ldr	r2, [r3, #4]
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	3308      	adds	r3, #8
 8009414:	429a      	cmp	r2, r3
 8009416:	d104      	bne.n	8009422 <vTaskSwitchContext+0x92>
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	685a      	ldr	r2, [r3, #4]
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	605a      	str	r2, [r3, #4]
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	4a0a      	ldr	r2, [pc, #40]	@ (8009454 <vTaskSwitchContext+0xc4>)
 800942a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800942c:	4b09      	ldr	r3, [pc, #36]	@ (8009454 <vTaskSwitchContext+0xc4>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	334c      	adds	r3, #76	@ 0x4c
 8009432:	4a09      	ldr	r2, [pc, #36]	@ (8009458 <vTaskSwitchContext+0xc8>)
 8009434:	6013      	str	r3, [r2, #0]
}
 8009436:	bf00      	nop
 8009438:	371c      	adds	r7, #28
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr
 8009442:	bf00      	nop
 8009444:	200129dc 	.word	0x200129dc
 8009448:	200129c8 	.word	0x200129c8
 800944c:	200129bc 	.word	0x200129bc
 8009450:	200128b8 	.word	0x200128b8
 8009454:	200128b4 	.word	0x200128b4
 8009458:	2000001c 	.word	0x2000001c

0800945c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10d      	bne.n	8009488 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800946c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009470:	b672      	cpsid	i
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	b662      	cpsie	i
 8009480:	60fb      	str	r3, [r7, #12]
}
 8009482:	bf00      	nop
 8009484:	bf00      	nop
 8009486:	e7fd      	b.n	8009484 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009488:	4b07      	ldr	r3, [pc, #28]	@ (80094a8 <vTaskPlaceOnEventList+0x4c>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3318      	adds	r3, #24
 800948e:	4619      	mov	r1, r3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f7fe fbe4 	bl	8007c5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009496:	2101      	movs	r1, #1
 8009498:	6838      	ldr	r0, [r7, #0]
 800949a:	f000 fbb3 	bl	8009c04 <prvAddCurrentTaskToDelayedList>
}
 800949e:	bf00      	nop
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
 80094a6:	bf00      	nop
 80094a8:	200128b4 	.word	0x200128b4

080094ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b086      	sub	sp, #24
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10d      	bne.n	80094de <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80094c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c6:	b672      	cpsid	i
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	b662      	cpsie	i
 80094d6:	60fb      	str	r3, [r7, #12]
}
 80094d8:	bf00      	nop
 80094da:	bf00      	nop
 80094dc:	e7fd      	b.n	80094da <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	3318      	adds	r3, #24
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fe fbf4 	bl	8007cd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094e8:	4b1d      	ldr	r3, [pc, #116]	@ (8009560 <xTaskRemoveFromEventList+0xb4>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d11c      	bne.n	800952a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	3304      	adds	r3, #4
 80094f4:	4618      	mov	r0, r3
 80094f6:	f7fe fbeb 	bl	8007cd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094fe:	2201      	movs	r2, #1
 8009500:	409a      	lsls	r2, r3
 8009502:	4b18      	ldr	r3, [pc, #96]	@ (8009564 <xTaskRemoveFromEventList+0xb8>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4313      	orrs	r3, r2
 8009508:	4a16      	ldr	r2, [pc, #88]	@ (8009564 <xTaskRemoveFromEventList+0xb8>)
 800950a:	6013      	str	r3, [r2, #0]
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009510:	4613      	mov	r3, r2
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	4413      	add	r3, r2
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	4a13      	ldr	r2, [pc, #76]	@ (8009568 <xTaskRemoveFromEventList+0xbc>)
 800951a:	441a      	add	r2, r3
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	3304      	adds	r3, #4
 8009520:	4619      	mov	r1, r3
 8009522:	4610      	mov	r0, r2
 8009524:	f7fe fb77 	bl	8007c16 <vListInsertEnd>
 8009528:	e005      	b.n	8009536 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	3318      	adds	r3, #24
 800952e:	4619      	mov	r1, r3
 8009530:	480e      	ldr	r0, [pc, #56]	@ (800956c <xTaskRemoveFromEventList+0xc0>)
 8009532:	f7fe fb70 	bl	8007c16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800953a:	4b0d      	ldr	r3, [pc, #52]	@ (8009570 <xTaskRemoveFromEventList+0xc4>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009540:	429a      	cmp	r2, r3
 8009542:	d905      	bls.n	8009550 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009544:	2301      	movs	r3, #1
 8009546:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009548:	4b0a      	ldr	r3, [pc, #40]	@ (8009574 <xTaskRemoveFromEventList+0xc8>)
 800954a:	2201      	movs	r2, #1
 800954c:	601a      	str	r2, [r3, #0]
 800954e:	e001      	b.n	8009554 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009550:	2300      	movs	r3, #0
 8009552:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009554:	697b      	ldr	r3, [r7, #20]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	200129dc 	.word	0x200129dc
 8009564:	200129bc 	.word	0x200129bc
 8009568:	200128b8 	.word	0x200128b8
 800956c:	20012974 	.word	0x20012974
 8009570:	200128b4 	.word	0x200128b4
 8009574:	200129c8 	.word	0x200129c8

08009578 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009580:	4b06      	ldr	r3, [pc, #24]	@ (800959c <vTaskInternalSetTimeOutState+0x24>)
 8009582:	681a      	ldr	r2, [r3, #0]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009588:	4b05      	ldr	r3, [pc, #20]	@ (80095a0 <vTaskInternalSetTimeOutState+0x28>)
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	605a      	str	r2, [r3, #4]
}
 8009590:	bf00      	nop
 8009592:	370c      	adds	r7, #12
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr
 800959c:	200129cc 	.word	0x200129cc
 80095a0:	200129b8 	.word	0x200129b8

080095a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b088      	sub	sp, #32
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d10d      	bne.n	80095d0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80095b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095b8:	b672      	cpsid	i
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	b662      	cpsie	i
 80095c8:	613b      	str	r3, [r7, #16]
}
 80095ca:	bf00      	nop
 80095cc:	bf00      	nop
 80095ce:	e7fd      	b.n	80095cc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d10d      	bne.n	80095f2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80095d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095da:	b672      	cpsid	i
 80095dc:	f383 8811 	msr	BASEPRI, r3
 80095e0:	f3bf 8f6f 	isb	sy
 80095e4:	f3bf 8f4f 	dsb	sy
 80095e8:	b662      	cpsie	i
 80095ea:	60fb      	str	r3, [r7, #12]
}
 80095ec:	bf00      	nop
 80095ee:	bf00      	nop
 80095f0:	e7fd      	b.n	80095ee <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80095f2:	f000 fc7b 	bl	8009eec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80095f6:	4b1d      	ldr	r3, [pc, #116]	@ (800966c <xTaskCheckForTimeOut+0xc8>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	69ba      	ldr	r2, [r7, #24]
 8009602:	1ad3      	subs	r3, r2, r3
 8009604:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960e:	d102      	bne.n	8009616 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009610:	2300      	movs	r3, #0
 8009612:	61fb      	str	r3, [r7, #28]
 8009614:	e023      	b.n	800965e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	4b15      	ldr	r3, [pc, #84]	@ (8009670 <xTaskCheckForTimeOut+0xcc>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	429a      	cmp	r2, r3
 8009620:	d007      	beq.n	8009632 <xTaskCheckForTimeOut+0x8e>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	69ba      	ldr	r2, [r7, #24]
 8009628:	429a      	cmp	r2, r3
 800962a:	d302      	bcc.n	8009632 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800962c:	2301      	movs	r3, #1
 800962e:	61fb      	str	r3, [r7, #28]
 8009630:	e015      	b.n	800965e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	429a      	cmp	r2, r3
 800963a:	d20b      	bcs.n	8009654 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	1ad2      	subs	r2, r2, r3
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f7ff ff95 	bl	8009578 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800964e:	2300      	movs	r3, #0
 8009650:	61fb      	str	r3, [r7, #28]
 8009652:	e004      	b.n	800965e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	2200      	movs	r2, #0
 8009658:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800965a:	2301      	movs	r3, #1
 800965c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800965e:	f000 fc7b 	bl	8009f58 <vPortExitCritical>

	return xReturn;
 8009662:	69fb      	ldr	r3, [r7, #28]
}
 8009664:	4618      	mov	r0, r3
 8009666:	3720      	adds	r7, #32
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}
 800966c:	200129b8 	.word	0x200129b8
 8009670:	200129cc 	.word	0x200129cc

08009674 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009674:	b480      	push	{r7}
 8009676:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009678:	4b03      	ldr	r3, [pc, #12]	@ (8009688 <vTaskMissedYield+0x14>)
 800967a:	2201      	movs	r2, #1
 800967c:	601a      	str	r2, [r3, #0]
}
 800967e:	bf00      	nop
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr
 8009688:	200129c8 	.word	0x200129c8

0800968c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009694:	f000 f852 	bl	800973c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009698:	4b06      	ldr	r3, [pc, #24]	@ (80096b4 <prvIdleTask+0x28>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	2b01      	cmp	r3, #1
 800969e:	d9f9      	bls.n	8009694 <prvIdleTask+0x8>
			{
				taskYIELD();
 80096a0:	4b05      	ldr	r3, [pc, #20]	@ (80096b8 <prvIdleTask+0x2c>)
 80096a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096a6:	601a      	str	r2, [r3, #0]
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80096b0:	e7f0      	b.n	8009694 <prvIdleTask+0x8>
 80096b2:	bf00      	nop
 80096b4:	200128b8 	.word	0x200128b8
 80096b8:	e000ed04 	.word	0xe000ed04

080096bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096c2:	2300      	movs	r3, #0
 80096c4:	607b      	str	r3, [r7, #4]
 80096c6:	e00c      	b.n	80096e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	4613      	mov	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	4413      	add	r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	4a12      	ldr	r2, [pc, #72]	@ (800971c <prvInitialiseTaskLists+0x60>)
 80096d4:	4413      	add	r3, r2
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7fe fa70 	bl	8007bbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3301      	adds	r3, #1
 80096e0:	607b      	str	r3, [r7, #4]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2b06      	cmp	r3, #6
 80096e6:	d9ef      	bls.n	80096c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80096e8:	480d      	ldr	r0, [pc, #52]	@ (8009720 <prvInitialiseTaskLists+0x64>)
 80096ea:	f7fe fa67 	bl	8007bbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80096ee:	480d      	ldr	r0, [pc, #52]	@ (8009724 <prvInitialiseTaskLists+0x68>)
 80096f0:	f7fe fa64 	bl	8007bbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80096f4:	480c      	ldr	r0, [pc, #48]	@ (8009728 <prvInitialiseTaskLists+0x6c>)
 80096f6:	f7fe fa61 	bl	8007bbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80096fa:	480c      	ldr	r0, [pc, #48]	@ (800972c <prvInitialiseTaskLists+0x70>)
 80096fc:	f7fe fa5e 	bl	8007bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009700:	480b      	ldr	r0, [pc, #44]	@ (8009730 <prvInitialiseTaskLists+0x74>)
 8009702:	f7fe fa5b 	bl	8007bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009706:	4b0b      	ldr	r3, [pc, #44]	@ (8009734 <prvInitialiseTaskLists+0x78>)
 8009708:	4a05      	ldr	r2, [pc, #20]	@ (8009720 <prvInitialiseTaskLists+0x64>)
 800970a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800970c:	4b0a      	ldr	r3, [pc, #40]	@ (8009738 <prvInitialiseTaskLists+0x7c>)
 800970e:	4a05      	ldr	r2, [pc, #20]	@ (8009724 <prvInitialiseTaskLists+0x68>)
 8009710:	601a      	str	r2, [r3, #0]
}
 8009712:	bf00      	nop
 8009714:	3708      	adds	r7, #8
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	200128b8 	.word	0x200128b8
 8009720:	20012944 	.word	0x20012944
 8009724:	20012958 	.word	0x20012958
 8009728:	20012974 	.word	0x20012974
 800972c:	20012988 	.word	0x20012988
 8009730:	200129a0 	.word	0x200129a0
 8009734:	2001296c 	.word	0x2001296c
 8009738:	20012970 	.word	0x20012970

0800973c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009742:	e019      	b.n	8009778 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009744:	f000 fbd2 	bl	8009eec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009748:	4b10      	ldr	r3, [pc, #64]	@ (800978c <prvCheckTasksWaitingTermination+0x50>)
 800974a:	68db      	ldr	r3, [r3, #12]
 800974c:	68db      	ldr	r3, [r3, #12]
 800974e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	3304      	adds	r3, #4
 8009754:	4618      	mov	r0, r3
 8009756:	f7fe fabb 	bl	8007cd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800975a:	4b0d      	ldr	r3, [pc, #52]	@ (8009790 <prvCheckTasksWaitingTermination+0x54>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	3b01      	subs	r3, #1
 8009760:	4a0b      	ldr	r2, [pc, #44]	@ (8009790 <prvCheckTasksWaitingTermination+0x54>)
 8009762:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009764:	4b0b      	ldr	r3, [pc, #44]	@ (8009794 <prvCheckTasksWaitingTermination+0x58>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	3b01      	subs	r3, #1
 800976a:	4a0a      	ldr	r2, [pc, #40]	@ (8009794 <prvCheckTasksWaitingTermination+0x58>)
 800976c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800976e:	f000 fbf3 	bl	8009f58 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f810 	bl	8009798 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009778:	4b06      	ldr	r3, [pc, #24]	@ (8009794 <prvCheckTasksWaitingTermination+0x58>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d1e1      	bne.n	8009744 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009780:	bf00      	nop
 8009782:	bf00      	nop
 8009784:	3708      	adds	r7, #8
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	20012988 	.word	0x20012988
 8009790:	200129b4 	.word	0x200129b4
 8009794:	2001299c 	.word	0x2001299c

08009798 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	334c      	adds	r3, #76	@ 0x4c
 80097a4:	4618      	mov	r0, r3
 80097a6:	f001 f92b 	bl	800aa00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d108      	bne.n	80097c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b8:	4618      	mov	r0, r3
 80097ba:	f000 fd93 	bl	800a2e4 <vPortFree>
				vPortFree( pxTCB );
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 fd90 	bl	800a2e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80097c4:	e01b      	b.n	80097fe <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d103      	bne.n	80097d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f000 fd87 	bl	800a2e4 <vPortFree>
	}
 80097d6:	e012      	b.n	80097fe <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80097de:	2b02      	cmp	r3, #2
 80097e0:	d00d      	beq.n	80097fe <prvDeleteTCB+0x66>
	__asm volatile
 80097e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e6:	b672      	cpsid	i
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	b662      	cpsie	i
 80097f6:	60fb      	str	r3, [r7, #12]
}
 80097f8:	bf00      	nop
 80097fa:	bf00      	nop
 80097fc:	e7fd      	b.n	80097fa <prvDeleteTCB+0x62>
	}
 80097fe:	bf00      	nop
 8009800:	3710      	adds	r7, #16
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
	...

08009808 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009808:	b480      	push	{r7}
 800980a:	b083      	sub	sp, #12
 800980c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800980e:	4b0c      	ldr	r3, [pc, #48]	@ (8009840 <prvResetNextTaskUnblockTime+0x38>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d104      	bne.n	8009822 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009818:	4b0a      	ldr	r3, [pc, #40]	@ (8009844 <prvResetNextTaskUnblockTime+0x3c>)
 800981a:	f04f 32ff 	mov.w	r2, #4294967295
 800981e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009820:	e008      	b.n	8009834 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009822:	4b07      	ldr	r3, [pc, #28]	@ (8009840 <prvResetNextTaskUnblockTime+0x38>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	4a04      	ldr	r2, [pc, #16]	@ (8009844 <prvResetNextTaskUnblockTime+0x3c>)
 8009832:	6013      	str	r3, [r2, #0]
}
 8009834:	bf00      	nop
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr
 8009840:	2001296c 	.word	0x2001296c
 8009844:	200129d4 	.word	0x200129d4

08009848 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800984e:	4b0b      	ldr	r3, [pc, #44]	@ (800987c <xTaskGetSchedulerState+0x34>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d102      	bne.n	800985c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009856:	2301      	movs	r3, #1
 8009858:	607b      	str	r3, [r7, #4]
 800985a:	e008      	b.n	800986e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800985c:	4b08      	ldr	r3, [pc, #32]	@ (8009880 <xTaskGetSchedulerState+0x38>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d102      	bne.n	800986a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009864:	2302      	movs	r3, #2
 8009866:	607b      	str	r3, [r7, #4]
 8009868:	e001      	b.n	800986e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800986a:	2300      	movs	r3, #0
 800986c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800986e:	687b      	ldr	r3, [r7, #4]
	}
 8009870:	4618      	mov	r0, r3
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr
 800987c:	200129c0 	.word	0x200129c0
 8009880:	200129dc 	.word	0x200129dc

08009884 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009890:	2300      	movs	r3, #0
 8009892:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d069      	beq.n	800996e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800989e:	4b36      	ldr	r3, [pc, #216]	@ (8009978 <xTaskPriorityInherit+0xf4>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d259      	bcs.n	800995c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	db06      	blt.n	80098be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098b0:	4b31      	ldr	r3, [pc, #196]	@ (8009978 <xTaskPriorityInherit+0xf4>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098b6:	f1c3 0207 	rsb	r2, r3, #7
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	6959      	ldr	r1, [r3, #20]
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c6:	4613      	mov	r3, r2
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	4413      	add	r3, r2
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	4a2b      	ldr	r2, [pc, #172]	@ (800997c <xTaskPriorityInherit+0xf8>)
 80098d0:	4413      	add	r3, r2
 80098d2:	4299      	cmp	r1, r3
 80098d4:	d13a      	bne.n	800994c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	3304      	adds	r3, #4
 80098da:	4618      	mov	r0, r3
 80098dc:	f7fe f9f8 	bl	8007cd0 <uxListRemove>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d115      	bne.n	8009912 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ea:	4924      	ldr	r1, [pc, #144]	@ (800997c <xTaskPriorityInherit+0xf8>)
 80098ec:	4613      	mov	r3, r2
 80098ee:	009b      	lsls	r3, r3, #2
 80098f0:	4413      	add	r3, r2
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	440b      	add	r3, r1
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d10a      	bne.n	8009912 <xTaskPriorityInherit+0x8e>
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009900:	2201      	movs	r2, #1
 8009902:	fa02 f303 	lsl.w	r3, r2, r3
 8009906:	43da      	mvns	r2, r3
 8009908:	4b1d      	ldr	r3, [pc, #116]	@ (8009980 <xTaskPriorityInherit+0xfc>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4013      	ands	r3, r2
 800990e:	4a1c      	ldr	r2, [pc, #112]	@ (8009980 <xTaskPriorityInherit+0xfc>)
 8009910:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009912:	4b19      	ldr	r3, [pc, #100]	@ (8009978 <xTaskPriorityInherit+0xf4>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009920:	2201      	movs	r2, #1
 8009922:	409a      	lsls	r2, r3
 8009924:	4b16      	ldr	r3, [pc, #88]	@ (8009980 <xTaskPriorityInherit+0xfc>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4313      	orrs	r3, r2
 800992a:	4a15      	ldr	r2, [pc, #84]	@ (8009980 <xTaskPriorityInherit+0xfc>)
 800992c:	6013      	str	r3, [r2, #0]
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009932:	4613      	mov	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	4413      	add	r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	4a10      	ldr	r2, [pc, #64]	@ (800997c <xTaskPriorityInherit+0xf8>)
 800993c:	441a      	add	r2, r3
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	3304      	adds	r3, #4
 8009942:	4619      	mov	r1, r3
 8009944:	4610      	mov	r0, r2
 8009946:	f7fe f966 	bl	8007c16 <vListInsertEnd>
 800994a:	e004      	b.n	8009956 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800994c:	4b0a      	ldr	r3, [pc, #40]	@ (8009978 <xTaskPriorityInherit+0xf4>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009956:	2301      	movs	r3, #1
 8009958:	60fb      	str	r3, [r7, #12]
 800995a:	e008      	b.n	800996e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009960:	4b05      	ldr	r3, [pc, #20]	@ (8009978 <xTaskPriorityInherit+0xf4>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009966:	429a      	cmp	r2, r3
 8009968:	d201      	bcs.n	800996e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800996a:	2301      	movs	r3, #1
 800996c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800996e:	68fb      	ldr	r3, [r7, #12]
	}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	200128b4 	.word	0x200128b4
 800997c:	200128b8 	.word	0x200128b8
 8009980:	200129bc 	.word	0x200129bc

08009984 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009990:	2300      	movs	r3, #0
 8009992:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d074      	beq.n	8009a84 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800999a:	4b3d      	ldr	r3, [pc, #244]	@ (8009a90 <xTaskPriorityDisinherit+0x10c>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	693a      	ldr	r2, [r7, #16]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d00d      	beq.n	80099c0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80099a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a8:	b672      	cpsid	i
 80099aa:	f383 8811 	msr	BASEPRI, r3
 80099ae:	f3bf 8f6f 	isb	sy
 80099b2:	f3bf 8f4f 	dsb	sy
 80099b6:	b662      	cpsie	i
 80099b8:	60fb      	str	r3, [r7, #12]
}
 80099ba:	bf00      	nop
 80099bc:	bf00      	nop
 80099be:	e7fd      	b.n	80099bc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d10d      	bne.n	80099e4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099cc:	b672      	cpsid	i
 80099ce:	f383 8811 	msr	BASEPRI, r3
 80099d2:	f3bf 8f6f 	isb	sy
 80099d6:	f3bf 8f4f 	dsb	sy
 80099da:	b662      	cpsie	i
 80099dc:	60bb      	str	r3, [r7, #8]
}
 80099de:	bf00      	nop
 80099e0:	bf00      	nop
 80099e2:	e7fd      	b.n	80099e0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099e8:	1e5a      	subs	r2, r3, #1
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d044      	beq.n	8009a84 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d140      	bne.n	8009a84 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	3304      	adds	r3, #4
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7fe f962 	bl	8007cd0 <uxListRemove>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d115      	bne.n	8009a3e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a16:	491f      	ldr	r1, [pc, #124]	@ (8009a94 <xTaskPriorityDisinherit+0x110>)
 8009a18:	4613      	mov	r3, r2
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	4413      	add	r3, r2
 8009a1e:	009b      	lsls	r3, r3, #2
 8009a20:	440b      	add	r3, r1
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d10a      	bne.n	8009a3e <xTaskPriorityDisinherit+0xba>
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8009a32:	43da      	mvns	r2, r3
 8009a34:	4b18      	ldr	r3, [pc, #96]	@ (8009a98 <xTaskPriorityDisinherit+0x114>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4013      	ands	r3, r2
 8009a3a:	4a17      	ldr	r2, [pc, #92]	@ (8009a98 <xTaskPriorityDisinherit+0x114>)
 8009a3c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a4a:	f1c3 0207 	rsb	r2, r3, #7
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a56:	2201      	movs	r2, #1
 8009a58:	409a      	lsls	r2, r3
 8009a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8009a98 <xTaskPriorityDisinherit+0x114>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	4a0d      	ldr	r2, [pc, #52]	@ (8009a98 <xTaskPriorityDisinherit+0x114>)
 8009a62:	6013      	str	r3, [r2, #0]
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a68:	4613      	mov	r3, r2
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	4413      	add	r3, r2
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	4a08      	ldr	r2, [pc, #32]	@ (8009a94 <xTaskPriorityDisinherit+0x110>)
 8009a72:	441a      	add	r2, r3
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	3304      	adds	r3, #4
 8009a78:	4619      	mov	r1, r3
 8009a7a:	4610      	mov	r0, r2
 8009a7c:	f7fe f8cb 	bl	8007c16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a80:	2301      	movs	r3, #1
 8009a82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a84:	697b      	ldr	r3, [r7, #20]
	}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3718      	adds	r7, #24
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	200128b4 	.word	0x200128b4
 8009a94:	200128b8 	.word	0x200128b8
 8009a98:	200129bc 	.word	0x200129bc

08009a9c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b088      	sub	sp, #32
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
 8009aa4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 8089 	beq.w	8009bc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d10d      	bne.n	8009ada <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8009abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac2:	b672      	cpsid	i
 8009ac4:	f383 8811 	msr	BASEPRI, r3
 8009ac8:	f3bf 8f6f 	isb	sy
 8009acc:	f3bf 8f4f 	dsb	sy
 8009ad0:	b662      	cpsie	i
 8009ad2:	60fb      	str	r3, [r7, #12]
}
 8009ad4:	bf00      	nop
 8009ad6:	bf00      	nop
 8009ad8:	e7fd      	b.n	8009ad6 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d902      	bls.n	8009aea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	61fb      	str	r3, [r7, #28]
 8009ae8:	e002      	b.n	8009af0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009aee:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af4:	69fa      	ldr	r2, [r7, #28]
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d066      	beq.n	8009bc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d161      	bne.n	8009bc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009b04:	4b32      	ldr	r3, [pc, #200]	@ (8009bd0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	69ba      	ldr	r2, [r7, #24]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d10d      	bne.n	8009b2a <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8009b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b12:	b672      	cpsid	i
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	b662      	cpsie	i
 8009b22:	60bb      	str	r3, [r7, #8]
}
 8009b24:	bf00      	nop
 8009b26:	bf00      	nop
 8009b28:	e7fd      	b.n	8009b26 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b2e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	69fa      	ldr	r2, [r7, #28]
 8009b34:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	699b      	ldr	r3, [r3, #24]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	db04      	blt.n	8009b48 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	f1c3 0207 	rsb	r2, r3, #7
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	6959      	ldr	r1, [r3, #20]
 8009b4c:	693a      	ldr	r2, [r7, #16]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4413      	add	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	4a1f      	ldr	r2, [pc, #124]	@ (8009bd4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009b58:	4413      	add	r3, r2
 8009b5a:	4299      	cmp	r1, r3
 8009b5c:	d134      	bne.n	8009bc8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b5e:	69bb      	ldr	r3, [r7, #24]
 8009b60:	3304      	adds	r3, #4
 8009b62:	4618      	mov	r0, r3
 8009b64:	f7fe f8b4 	bl	8007cd0 <uxListRemove>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d115      	bne.n	8009b9a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009b6e:	69bb      	ldr	r3, [r7, #24]
 8009b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b72:	4918      	ldr	r1, [pc, #96]	@ (8009bd4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009b74:	4613      	mov	r3, r2
 8009b76:	009b      	lsls	r3, r3, #2
 8009b78:	4413      	add	r3, r2
 8009b7a:	009b      	lsls	r3, r3, #2
 8009b7c:	440b      	add	r3, r1
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d10a      	bne.n	8009b9a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b88:	2201      	movs	r2, #1
 8009b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8009b8e:	43da      	mvns	r2, r3
 8009b90:	4b11      	ldr	r3, [pc, #68]	@ (8009bd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4013      	ands	r3, r2
 8009b96:	4a10      	ldr	r2, [pc, #64]	@ (8009bd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009b98:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	409a      	lsls	r2, r3
 8009ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8009bd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	4a0b      	ldr	r2, [pc, #44]	@ (8009bd8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009baa:	6013      	str	r3, [r2, #0]
 8009bac:	69bb      	ldr	r3, [r7, #24]
 8009bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bb0:	4613      	mov	r3, r2
 8009bb2:	009b      	lsls	r3, r3, #2
 8009bb4:	4413      	add	r3, r2
 8009bb6:	009b      	lsls	r3, r3, #2
 8009bb8:	4a06      	ldr	r2, [pc, #24]	@ (8009bd4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009bba:	441a      	add	r2, r3
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	4610      	mov	r0, r2
 8009bc4:	f7fe f827 	bl	8007c16 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009bc8:	bf00      	nop
 8009bca:	3720      	adds	r7, #32
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	200128b4 	.word	0x200128b4
 8009bd4:	200128b8 	.word	0x200128b8
 8009bd8:	200129bc 	.word	0x200129bc

08009bdc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009bdc:	b480      	push	{r7}
 8009bde:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009be0:	4b07      	ldr	r3, [pc, #28]	@ (8009c00 <pvTaskIncrementMutexHeldCount+0x24>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d004      	beq.n	8009bf2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009be8:	4b05      	ldr	r3, [pc, #20]	@ (8009c00 <pvTaskIncrementMutexHeldCount+0x24>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009bee:	3201      	adds	r2, #1
 8009bf0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009bf2:	4b03      	ldr	r3, [pc, #12]	@ (8009c00 <pvTaskIncrementMutexHeldCount+0x24>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
	}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr
 8009c00:	200128b4 	.word	0x200128b4

08009c04 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c0e:	4b29      	ldr	r3, [pc, #164]	@ (8009cb4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c14:	4b28      	ldr	r3, [pc, #160]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3304      	adds	r3, #4
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f7fe f858 	bl	8007cd0 <uxListRemove>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d10b      	bne.n	8009c3e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009c26:	4b24      	ldr	r3, [pc, #144]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8009c32:	43da      	mvns	r2, r3
 8009c34:	4b21      	ldr	r3, [pc, #132]	@ (8009cbc <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4013      	ands	r3, r2
 8009c3a:	4a20      	ldr	r2, [pc, #128]	@ (8009cbc <prvAddCurrentTaskToDelayedList+0xb8>)
 8009c3c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c44:	d10a      	bne.n	8009c5c <prvAddCurrentTaskToDelayedList+0x58>
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d007      	beq.n	8009c5c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	3304      	adds	r3, #4
 8009c52:	4619      	mov	r1, r3
 8009c54:	481a      	ldr	r0, [pc, #104]	@ (8009cc0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009c56:	f7fd ffde 	bl	8007c16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c5a:	e026      	b.n	8009caa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4413      	add	r3, r2
 8009c62:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c64:	4b14      	ldr	r3, [pc, #80]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c6c:	68ba      	ldr	r2, [r7, #8]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d209      	bcs.n	8009c88 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c74:	4b13      	ldr	r3, [pc, #76]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	4b0f      	ldr	r3, [pc, #60]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3304      	adds	r3, #4
 8009c7e:	4619      	mov	r1, r3
 8009c80:	4610      	mov	r0, r2
 8009c82:	f7fd ffec 	bl	8007c5e <vListInsert>
}
 8009c86:	e010      	b.n	8009caa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c88:	4b0f      	ldr	r3, [pc, #60]	@ (8009cc8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8009cb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	3304      	adds	r3, #4
 8009c92:	4619      	mov	r1, r3
 8009c94:	4610      	mov	r0, r2
 8009c96:	f7fd ffe2 	bl	8007c5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	68ba      	ldr	r2, [r7, #8]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d202      	bcs.n	8009caa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009ca4:	4a09      	ldr	r2, [pc, #36]	@ (8009ccc <prvAddCurrentTaskToDelayedList+0xc8>)
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	6013      	str	r3, [r2, #0]
}
 8009caa:	bf00      	nop
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	200129b8 	.word	0x200129b8
 8009cb8:	200128b4 	.word	0x200128b4
 8009cbc:	200129bc 	.word	0x200129bc
 8009cc0:	200129a0 	.word	0x200129a0
 8009cc4:	20012970 	.word	0x20012970
 8009cc8:	2001296c 	.word	0x2001296c
 8009ccc:	200129d4 	.word	0x200129d4

08009cd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b085      	sub	sp, #20
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	3b04      	subs	r3, #4
 8009ce0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ce8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	3b04      	subs	r3, #4
 8009cee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	f023 0201 	bic.w	r2, r3, #1
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	3b04      	subs	r3, #4
 8009cfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d00:	4a0c      	ldr	r2, [pc, #48]	@ (8009d34 <pxPortInitialiseStack+0x64>)
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	3b14      	subs	r3, #20
 8009d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	3b04      	subs	r3, #4
 8009d16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f06f 0202 	mvn.w	r2, #2
 8009d1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	3b20      	subs	r3, #32
 8009d24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d26:	68fb      	ldr	r3, [r7, #12]
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3714      	adds	r7, #20
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr
 8009d34:	08009d39 	.word	0x08009d39

08009d38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b085      	sub	sp, #20
 8009d3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d42:	4b15      	ldr	r3, [pc, #84]	@ (8009d98 <prvTaskExitError+0x60>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d4a:	d00d      	beq.n	8009d68 <prvTaskExitError+0x30>
	__asm volatile
 8009d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d50:	b672      	cpsid	i
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	b662      	cpsie	i
 8009d60:	60fb      	str	r3, [r7, #12]
}
 8009d62:	bf00      	nop
 8009d64:	bf00      	nop
 8009d66:	e7fd      	b.n	8009d64 <prvTaskExitError+0x2c>
	__asm volatile
 8009d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d6c:	b672      	cpsid	i
 8009d6e:	f383 8811 	msr	BASEPRI, r3
 8009d72:	f3bf 8f6f 	isb	sy
 8009d76:	f3bf 8f4f 	dsb	sy
 8009d7a:	b662      	cpsie	i
 8009d7c:	60bb      	str	r3, [r7, #8]
}
 8009d7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d80:	bf00      	nop
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d0fc      	beq.n	8009d82 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d88:	bf00      	nop
 8009d8a:	bf00      	nop
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr
 8009d96:	bf00      	nop
 8009d98:	2000000c 	.word	0x2000000c
 8009d9c:	00000000 	.word	0x00000000

08009da0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009da0:	4b07      	ldr	r3, [pc, #28]	@ (8009dc0 <pxCurrentTCBConst2>)
 8009da2:	6819      	ldr	r1, [r3, #0]
 8009da4:	6808      	ldr	r0, [r1, #0]
 8009da6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009daa:	f380 8809 	msr	PSP, r0
 8009dae:	f3bf 8f6f 	isb	sy
 8009db2:	f04f 0000 	mov.w	r0, #0
 8009db6:	f380 8811 	msr	BASEPRI, r0
 8009dba:	4770      	bx	lr
 8009dbc:	f3af 8000 	nop.w

08009dc0 <pxCurrentTCBConst2>:
 8009dc0:	200128b4 	.word	0x200128b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009dc4:	bf00      	nop
 8009dc6:	bf00      	nop

08009dc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009dc8:	4808      	ldr	r0, [pc, #32]	@ (8009dec <prvPortStartFirstTask+0x24>)
 8009dca:	6800      	ldr	r0, [r0, #0]
 8009dcc:	6800      	ldr	r0, [r0, #0]
 8009dce:	f380 8808 	msr	MSP, r0
 8009dd2:	f04f 0000 	mov.w	r0, #0
 8009dd6:	f380 8814 	msr	CONTROL, r0
 8009dda:	b662      	cpsie	i
 8009ddc:	b661      	cpsie	f
 8009dde:	f3bf 8f4f 	dsb	sy
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	df00      	svc	0
 8009de8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009dea:	bf00      	nop
 8009dec:	e000ed08 	.word	0xe000ed08

08009df0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009df6:	4b37      	ldr	r3, [pc, #220]	@ (8009ed4 <xPortStartScheduler+0xe4>)
 8009df8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	22ff      	movs	r2, #255	@ 0xff
 8009e06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	b2db      	uxtb	r3, r3
 8009e0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e10:	78fb      	ldrb	r3, [r7, #3]
 8009e12:	b2db      	uxtb	r3, r3
 8009e14:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009e18:	b2da      	uxtb	r2, r3
 8009e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8009ed8 <xPortStartScheduler+0xe8>)
 8009e1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e20:	2207      	movs	r2, #7
 8009e22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e24:	e009      	b.n	8009e3a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009e26:	4b2d      	ldr	r3, [pc, #180]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	3b01      	subs	r3, #1
 8009e2c:	4a2b      	ldr	r2, [pc, #172]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e30:	78fb      	ldrb	r3, [r7, #3]
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	005b      	lsls	r3, r3, #1
 8009e36:	b2db      	uxtb	r3, r3
 8009e38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e3a:	78fb      	ldrb	r3, [r7, #3]
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e42:	2b80      	cmp	r3, #128	@ 0x80
 8009e44:	d0ef      	beq.n	8009e26 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e46:	4b25      	ldr	r3, [pc, #148]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f1c3 0307 	rsb	r3, r3, #7
 8009e4e:	2b04      	cmp	r3, #4
 8009e50:	d00d      	beq.n	8009e6e <xPortStartScheduler+0x7e>
	__asm volatile
 8009e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e56:	b672      	cpsid	i
 8009e58:	f383 8811 	msr	BASEPRI, r3
 8009e5c:	f3bf 8f6f 	isb	sy
 8009e60:	f3bf 8f4f 	dsb	sy
 8009e64:	b662      	cpsie	i
 8009e66:	60bb      	str	r3, [r7, #8]
}
 8009e68:	bf00      	nop
 8009e6a:	bf00      	nop
 8009e6c:	e7fd      	b.n	8009e6a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	021b      	lsls	r3, r3, #8
 8009e74:	4a19      	ldr	r2, [pc, #100]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e78:	4b18      	ldr	r3, [pc, #96]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e80:	4a16      	ldr	r2, [pc, #88]	@ (8009edc <xPortStartScheduler+0xec>)
 8009e82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	b2da      	uxtb	r2, r3
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e8c:	4b14      	ldr	r3, [pc, #80]	@ (8009ee0 <xPortStartScheduler+0xf0>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a13      	ldr	r2, [pc, #76]	@ (8009ee0 <xPortStartScheduler+0xf0>)
 8009e92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009e96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e98:	4b11      	ldr	r3, [pc, #68]	@ (8009ee0 <xPortStartScheduler+0xf0>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	4a10      	ldr	r2, [pc, #64]	@ (8009ee0 <xPortStartScheduler+0xf0>)
 8009e9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009ea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009ea4:	f000 f8dc 	bl	800a060 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8009ee4 <xPortStartScheduler+0xf4>)
 8009eaa:	2200      	movs	r2, #0
 8009eac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009eae:	f000 f8fb 	bl	800a0a8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ee8 <xPortStartScheduler+0xf8>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8009ee8 <xPortStartScheduler+0xf8>)
 8009eb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009ebc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009ebe:	f7ff ff83 	bl	8009dc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ec2:	f7ff fa65 	bl	8009390 <vTaskSwitchContext>
	prvTaskExitError();
 8009ec6:	f7ff ff37 	bl	8009d38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	e000e400 	.word	0xe000e400
 8009ed8:	200129e0 	.word	0x200129e0
 8009edc:	200129e4 	.word	0x200129e4
 8009ee0:	e000ed20 	.word	0xe000ed20
 8009ee4:	2000000c 	.word	0x2000000c
 8009ee8:	e000ef34 	.word	0xe000ef34

08009eec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009eec:	b480      	push	{r7}
 8009eee:	b083      	sub	sp, #12
 8009ef0:	af00      	add	r7, sp, #0
	__asm volatile
 8009ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef6:	b672      	cpsid	i
 8009ef8:	f383 8811 	msr	BASEPRI, r3
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	b662      	cpsie	i
 8009f06:	607b      	str	r3, [r7, #4]
}
 8009f08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009f0a:	4b11      	ldr	r3, [pc, #68]	@ (8009f50 <vPortEnterCritical+0x64>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	3301      	adds	r3, #1
 8009f10:	4a0f      	ldr	r2, [pc, #60]	@ (8009f50 <vPortEnterCritical+0x64>)
 8009f12:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009f14:	4b0e      	ldr	r3, [pc, #56]	@ (8009f50 <vPortEnterCritical+0x64>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d112      	bne.n	8009f42 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8009f54 <vPortEnterCritical+0x68>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d00d      	beq.n	8009f42 <vPortEnterCritical+0x56>
	__asm volatile
 8009f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2a:	b672      	cpsid	i
 8009f2c:	f383 8811 	msr	BASEPRI, r3
 8009f30:	f3bf 8f6f 	isb	sy
 8009f34:	f3bf 8f4f 	dsb	sy
 8009f38:	b662      	cpsie	i
 8009f3a:	603b      	str	r3, [r7, #0]
}
 8009f3c:	bf00      	nop
 8009f3e:	bf00      	nop
 8009f40:	e7fd      	b.n	8009f3e <vPortEnterCritical+0x52>
	}
}
 8009f42:	bf00      	nop
 8009f44:	370c      	adds	r7, #12
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	2000000c 	.word	0x2000000c
 8009f54:	e000ed04 	.word	0xe000ed04

08009f58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009f5e:	4b13      	ldr	r3, [pc, #76]	@ (8009fac <vPortExitCritical+0x54>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d10d      	bne.n	8009f82 <vPortExitCritical+0x2a>
	__asm volatile
 8009f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f6a:	b672      	cpsid	i
 8009f6c:	f383 8811 	msr	BASEPRI, r3
 8009f70:	f3bf 8f6f 	isb	sy
 8009f74:	f3bf 8f4f 	dsb	sy
 8009f78:	b662      	cpsie	i
 8009f7a:	607b      	str	r3, [r7, #4]
}
 8009f7c:	bf00      	nop
 8009f7e:	bf00      	nop
 8009f80:	e7fd      	b.n	8009f7e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8009f82:	4b0a      	ldr	r3, [pc, #40]	@ (8009fac <vPortExitCritical+0x54>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3b01      	subs	r3, #1
 8009f88:	4a08      	ldr	r2, [pc, #32]	@ (8009fac <vPortExitCritical+0x54>)
 8009f8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f8c:	4b07      	ldr	r3, [pc, #28]	@ (8009fac <vPortExitCritical+0x54>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d105      	bne.n	8009fa0 <vPortExitCritical+0x48>
 8009f94:	2300      	movs	r3, #0
 8009f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	f383 8811 	msr	BASEPRI, r3
}
 8009f9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009fa0:	bf00      	nop
 8009fa2:	370c      	adds	r7, #12
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr
 8009fac:	2000000c 	.word	0x2000000c

08009fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009fb0:	f3ef 8009 	mrs	r0, PSP
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	4b15      	ldr	r3, [pc, #84]	@ (800a010 <pxCurrentTCBConst>)
 8009fba:	681a      	ldr	r2, [r3, #0]
 8009fbc:	f01e 0f10 	tst.w	lr, #16
 8009fc0:	bf08      	it	eq
 8009fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fca:	6010      	str	r0, [r2, #0]
 8009fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009fd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009fd4:	b672      	cpsid	i
 8009fd6:	f380 8811 	msr	BASEPRI, r0
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	f3bf 8f6f 	isb	sy
 8009fe2:	b662      	cpsie	i
 8009fe4:	f7ff f9d4 	bl	8009390 <vTaskSwitchContext>
 8009fe8:	f04f 0000 	mov.w	r0, #0
 8009fec:	f380 8811 	msr	BASEPRI, r0
 8009ff0:	bc09      	pop	{r0, r3}
 8009ff2:	6819      	ldr	r1, [r3, #0]
 8009ff4:	6808      	ldr	r0, [r1, #0]
 8009ff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffa:	f01e 0f10 	tst.w	lr, #16
 8009ffe:	bf08      	it	eq
 800a000:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a004:	f380 8809 	msr	PSP, r0
 800a008:	f3bf 8f6f 	isb	sy
 800a00c:	4770      	bx	lr
 800a00e:	bf00      	nop

0800a010 <pxCurrentTCBConst>:
 800a010:	200128b4 	.word	0x200128b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a014:	bf00      	nop
 800a016:	bf00      	nop

0800a018 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b082      	sub	sp, #8
 800a01c:	af00      	add	r7, sp, #0
	__asm volatile
 800a01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a022:	b672      	cpsid	i
 800a024:	f383 8811 	msr	BASEPRI, r3
 800a028:	f3bf 8f6f 	isb	sy
 800a02c:	f3bf 8f4f 	dsb	sy
 800a030:	b662      	cpsie	i
 800a032:	607b      	str	r3, [r7, #4]
}
 800a034:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a036:	f7ff f8ef 	bl	8009218 <xTaskIncrementTick>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d003      	beq.n	800a048 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a040:	4b06      	ldr	r3, [pc, #24]	@ (800a05c <SysTick_Handler+0x44>)
 800a042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a046:	601a      	str	r2, [r3, #0]
 800a048:	2300      	movs	r3, #0
 800a04a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	f383 8811 	msr	BASEPRI, r3
}
 800a052:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a054:	bf00      	nop
 800a056:	3708      	adds	r7, #8
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}
 800a05c:	e000ed04 	.word	0xe000ed04

0800a060 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a060:	b480      	push	{r7}
 800a062:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a064:	4b0b      	ldr	r3, [pc, #44]	@ (800a094 <vPortSetupTimerInterrupt+0x34>)
 800a066:	2200      	movs	r2, #0
 800a068:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a06a:	4b0b      	ldr	r3, [pc, #44]	@ (800a098 <vPortSetupTimerInterrupt+0x38>)
 800a06c:	2200      	movs	r2, #0
 800a06e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a070:	4b0a      	ldr	r3, [pc, #40]	@ (800a09c <vPortSetupTimerInterrupt+0x3c>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a0a      	ldr	r2, [pc, #40]	@ (800a0a0 <vPortSetupTimerInterrupt+0x40>)
 800a076:	fba2 2303 	umull	r2, r3, r2, r3
 800a07a:	099b      	lsrs	r3, r3, #6
 800a07c:	4a09      	ldr	r2, [pc, #36]	@ (800a0a4 <vPortSetupTimerInterrupt+0x44>)
 800a07e:	3b01      	subs	r3, #1
 800a080:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a082:	4b04      	ldr	r3, [pc, #16]	@ (800a094 <vPortSetupTimerInterrupt+0x34>)
 800a084:	2207      	movs	r2, #7
 800a086:	601a      	str	r2, [r3, #0]
}
 800a088:	bf00      	nop
 800a08a:	46bd      	mov	sp, r7
 800a08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a090:	4770      	bx	lr
 800a092:	bf00      	nop
 800a094:	e000e010 	.word	0xe000e010
 800a098:	e000e018 	.word	0xe000e018
 800a09c:	20000000 	.word	0x20000000
 800a0a0:	10624dd3 	.word	0x10624dd3
 800a0a4:	e000e014 	.word	0xe000e014

0800a0a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a0a8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a0b8 <vPortEnableVFP+0x10>
 800a0ac:	6801      	ldr	r1, [r0, #0]
 800a0ae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a0b2:	6001      	str	r1, [r0, #0]
 800a0b4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a0b6:	bf00      	nop
 800a0b8:	e000ed88 	.word	0xe000ed88

0800a0bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a0bc:	b480      	push	{r7}
 800a0be:	b085      	sub	sp, #20
 800a0c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a0c2:	f3ef 8305 	mrs	r3, IPSR
 800a0c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2b0f      	cmp	r3, #15
 800a0cc:	d917      	bls.n	800a0fe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a0ce:	4a1a      	ldr	r2, [pc, #104]	@ (800a138 <vPortValidateInterruptPriority+0x7c>)
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	4413      	add	r3, r2
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a0d8:	4b18      	ldr	r3, [pc, #96]	@ (800a13c <vPortValidateInterruptPriority+0x80>)
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	7afa      	ldrb	r2, [r7, #11]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d20d      	bcs.n	800a0fe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800a0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e6:	b672      	cpsid	i
 800a0e8:	f383 8811 	msr	BASEPRI, r3
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	f3bf 8f4f 	dsb	sy
 800a0f4:	b662      	cpsie	i
 800a0f6:	607b      	str	r3, [r7, #4]
}
 800a0f8:	bf00      	nop
 800a0fa:	bf00      	nop
 800a0fc:	e7fd      	b.n	800a0fa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a0fe:	4b10      	ldr	r3, [pc, #64]	@ (800a140 <vPortValidateInterruptPriority+0x84>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a106:	4b0f      	ldr	r3, [pc, #60]	@ (800a144 <vPortValidateInterruptPriority+0x88>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d90d      	bls.n	800a12a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800a10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a112:	b672      	cpsid	i
 800a114:	f383 8811 	msr	BASEPRI, r3
 800a118:	f3bf 8f6f 	isb	sy
 800a11c:	f3bf 8f4f 	dsb	sy
 800a120:	b662      	cpsie	i
 800a122:	603b      	str	r3, [r7, #0]
}
 800a124:	bf00      	nop
 800a126:	bf00      	nop
 800a128:	e7fd      	b.n	800a126 <vPortValidateInterruptPriority+0x6a>
	}
 800a12a:	bf00      	nop
 800a12c:	3714      	adds	r7, #20
 800a12e:	46bd      	mov	sp, r7
 800a130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a134:	4770      	bx	lr
 800a136:	bf00      	nop
 800a138:	e000e3f0 	.word	0xe000e3f0
 800a13c:	200129e0 	.word	0x200129e0
 800a140:	e000ed0c 	.word	0xe000ed0c
 800a144:	200129e4 	.word	0x200129e4

0800a148 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b08a      	sub	sp, #40	@ 0x28
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a150:	2300      	movs	r3, #0
 800a152:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a154:	f7fe ff90 	bl	8009078 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a158:	4b5d      	ldr	r3, [pc, #372]	@ (800a2d0 <pvPortMalloc+0x188>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d101      	bne.n	800a164 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a160:	f000 f920 	bl	800a3a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a164:	4b5b      	ldr	r3, [pc, #364]	@ (800a2d4 <pvPortMalloc+0x18c>)
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4013      	ands	r3, r2
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	f040 8094 	bne.w	800a29a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d020      	beq.n	800a1ba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800a178:	2208      	movs	r2, #8
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4413      	add	r3, r2
 800a17e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f003 0307 	and.w	r3, r3, #7
 800a186:	2b00      	cmp	r3, #0
 800a188:	d017      	beq.n	800a1ba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f023 0307 	bic.w	r3, r3, #7
 800a190:	3308      	adds	r3, #8
 800a192:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f003 0307 	and.w	r3, r3, #7
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00d      	beq.n	800a1ba <pvPortMalloc+0x72>
	__asm volatile
 800a19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a2:	b672      	cpsid	i
 800a1a4:	f383 8811 	msr	BASEPRI, r3
 800a1a8:	f3bf 8f6f 	isb	sy
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	b662      	cpsie	i
 800a1b2:	617b      	str	r3, [r7, #20]
}
 800a1b4:	bf00      	nop
 800a1b6:	bf00      	nop
 800a1b8:	e7fd      	b.n	800a1b6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d06c      	beq.n	800a29a <pvPortMalloc+0x152>
 800a1c0:	4b45      	ldr	r3, [pc, #276]	@ (800a2d8 <pvPortMalloc+0x190>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d867      	bhi.n	800a29a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a1ca:	4b44      	ldr	r3, [pc, #272]	@ (800a2dc <pvPortMalloc+0x194>)
 800a1cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a1ce:	4b43      	ldr	r3, [pc, #268]	@ (800a2dc <pvPortMalloc+0x194>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1d4:	e004      	b.n	800a1e0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d903      	bls.n	800a1f2 <pvPortMalloc+0xaa>
 800a1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d1f1      	bne.n	800a1d6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a1f2:	4b37      	ldr	r3, [pc, #220]	@ (800a2d0 <pvPortMalloc+0x188>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d04e      	beq.n	800a29a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2208      	movs	r2, #8
 800a202:	4413      	add	r3, r2
 800a204:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	6a3b      	ldr	r3, [r7, #32]
 800a20c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	1ad2      	subs	r2, r2, r3
 800a216:	2308      	movs	r3, #8
 800a218:	005b      	lsls	r3, r3, #1
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d922      	bls.n	800a264 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a21e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	4413      	add	r3, r2
 800a224:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	f003 0307 	and.w	r3, r3, #7
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d00d      	beq.n	800a24c <pvPortMalloc+0x104>
	__asm volatile
 800a230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a234:	b672      	cpsid	i
 800a236:	f383 8811 	msr	BASEPRI, r3
 800a23a:	f3bf 8f6f 	isb	sy
 800a23e:	f3bf 8f4f 	dsb	sy
 800a242:	b662      	cpsie	i
 800a244:	613b      	str	r3, [r7, #16]
}
 800a246:	bf00      	nop
 800a248:	bf00      	nop
 800a24a:	e7fd      	b.n	800a248 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24e:	685a      	ldr	r2, [r3, #4]
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	1ad2      	subs	r2, r2, r3
 800a254:	69bb      	ldr	r3, [r7, #24]
 800a256:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25a:	687a      	ldr	r2, [r7, #4]
 800a25c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a25e:	69b8      	ldr	r0, [r7, #24]
 800a260:	f000 f902 	bl	800a468 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a264:	4b1c      	ldr	r3, [pc, #112]	@ (800a2d8 <pvPortMalloc+0x190>)
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	1ad3      	subs	r3, r2, r3
 800a26e:	4a1a      	ldr	r2, [pc, #104]	@ (800a2d8 <pvPortMalloc+0x190>)
 800a270:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a272:	4b19      	ldr	r3, [pc, #100]	@ (800a2d8 <pvPortMalloc+0x190>)
 800a274:	681a      	ldr	r2, [r3, #0]
 800a276:	4b1a      	ldr	r3, [pc, #104]	@ (800a2e0 <pvPortMalloc+0x198>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d203      	bcs.n	800a286 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a27e:	4b16      	ldr	r3, [pc, #88]	@ (800a2d8 <pvPortMalloc+0x190>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a17      	ldr	r2, [pc, #92]	@ (800a2e0 <pvPortMalloc+0x198>)
 800a284:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a288:	685a      	ldr	r2, [r3, #4]
 800a28a:	4b12      	ldr	r3, [pc, #72]	@ (800a2d4 <pvPortMalloc+0x18c>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	431a      	orrs	r2, r3
 800a290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a292:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	2200      	movs	r2, #0
 800a298:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a29a:	f7fe fefb 	bl	8009094 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a29e:	69fb      	ldr	r3, [r7, #28]
 800a2a0:	f003 0307 	and.w	r3, r3, #7
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00d      	beq.n	800a2c4 <pvPortMalloc+0x17c>
	__asm volatile
 800a2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ac:	b672      	cpsid	i
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	b662      	cpsie	i
 800a2bc:	60fb      	str	r3, [r7, #12]
}
 800a2be:	bf00      	nop
 800a2c0:	bf00      	nop
 800a2c2:	e7fd      	b.n	800a2c0 <pvPortMalloc+0x178>
	return pvReturn;
 800a2c4:	69fb      	ldr	r3, [r7, #28]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3728      	adds	r7, #40	@ 0x28
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	20013d78 	.word	0x20013d78
 800a2d4:	20013d84 	.word	0x20013d84
 800a2d8:	20013d7c 	.word	0x20013d7c
 800a2dc:	20013d70 	.word	0x20013d70
 800a2e0:	20013d80 	.word	0x20013d80

0800a2e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b086      	sub	sp, #24
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d04e      	beq.n	800a394 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a2f6:	2308      	movs	r3, #8
 800a2f8:	425b      	negs	r3, r3
 800a2fa:	697a      	ldr	r2, [r7, #20]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	685a      	ldr	r2, [r3, #4]
 800a308:	4b24      	ldr	r3, [pc, #144]	@ (800a39c <vPortFree+0xb8>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4013      	ands	r3, r2
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10d      	bne.n	800a32e <vPortFree+0x4a>
	__asm volatile
 800a312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a316:	b672      	cpsid	i
 800a318:	f383 8811 	msr	BASEPRI, r3
 800a31c:	f3bf 8f6f 	isb	sy
 800a320:	f3bf 8f4f 	dsb	sy
 800a324:	b662      	cpsie	i
 800a326:	60fb      	str	r3, [r7, #12]
}
 800a328:	bf00      	nop
 800a32a:	bf00      	nop
 800a32c:	e7fd      	b.n	800a32a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d00d      	beq.n	800a352 <vPortFree+0x6e>
	__asm volatile
 800a336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a33a:	b672      	cpsid	i
 800a33c:	f383 8811 	msr	BASEPRI, r3
 800a340:	f3bf 8f6f 	isb	sy
 800a344:	f3bf 8f4f 	dsb	sy
 800a348:	b662      	cpsie	i
 800a34a:	60bb      	str	r3, [r7, #8]
}
 800a34c:	bf00      	nop
 800a34e:	bf00      	nop
 800a350:	e7fd      	b.n	800a34e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	685a      	ldr	r2, [r3, #4]
 800a356:	4b11      	ldr	r3, [pc, #68]	@ (800a39c <vPortFree+0xb8>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4013      	ands	r3, r2
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d019      	beq.n	800a394 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a360:	693b      	ldr	r3, [r7, #16]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d115      	bne.n	800a394 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	4b0b      	ldr	r3, [pc, #44]	@ (800a39c <vPortFree+0xb8>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	43db      	mvns	r3, r3
 800a372:	401a      	ands	r2, r3
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a378:	f7fe fe7e 	bl	8009078 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	685a      	ldr	r2, [r3, #4]
 800a380:	4b07      	ldr	r3, [pc, #28]	@ (800a3a0 <vPortFree+0xbc>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4413      	add	r3, r2
 800a386:	4a06      	ldr	r2, [pc, #24]	@ (800a3a0 <vPortFree+0xbc>)
 800a388:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a38a:	6938      	ldr	r0, [r7, #16]
 800a38c:	f000 f86c 	bl	800a468 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a390:	f7fe fe80 	bl	8009094 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a394:	bf00      	nop
 800a396:	3718      	adds	r7, #24
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	20013d84 	.word	0x20013d84
 800a3a0:	20013d7c 	.word	0x20013d7c

0800a3a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a3aa:	f241 3388 	movw	r3, #5000	@ 0x1388
 800a3ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a3b0:	4b27      	ldr	r3, [pc, #156]	@ (800a450 <prvHeapInit+0xac>)
 800a3b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f003 0307 	and.w	r3, r3, #7
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00c      	beq.n	800a3d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	3307      	adds	r3, #7
 800a3c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f023 0307 	bic.w	r3, r3, #7
 800a3ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	1ad3      	subs	r3, r2, r3
 800a3d2:	4a1f      	ldr	r2, [pc, #124]	@ (800a450 <prvHeapInit+0xac>)
 800a3d4:	4413      	add	r3, r2
 800a3d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a3dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a454 <prvHeapInit+0xb0>)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a3e2:	4b1c      	ldr	r3, [pc, #112]	@ (800a454 <prvHeapInit+0xb0>)
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	68ba      	ldr	r2, [r7, #8]
 800a3ec:	4413      	add	r3, r2
 800a3ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a3f0:	2208      	movs	r2, #8
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	1a9b      	subs	r3, r3, r2
 800a3f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f023 0307 	bic.w	r3, r3, #7
 800a3fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	4a15      	ldr	r2, [pc, #84]	@ (800a458 <prvHeapInit+0xb4>)
 800a404:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a406:	4b14      	ldr	r3, [pc, #80]	@ (800a458 <prvHeapInit+0xb4>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	2200      	movs	r2, #0
 800a40c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a40e:	4b12      	ldr	r3, [pc, #72]	@ (800a458 <prvHeapInit+0xb4>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	2200      	movs	r2, #0
 800a414:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	68fa      	ldr	r2, [r7, #12]
 800a41e:	1ad2      	subs	r2, r2, r3
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a424:	4b0c      	ldr	r3, [pc, #48]	@ (800a458 <prvHeapInit+0xb4>)
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	4a0a      	ldr	r2, [pc, #40]	@ (800a45c <prvHeapInit+0xb8>)
 800a432:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	4a09      	ldr	r2, [pc, #36]	@ (800a460 <prvHeapInit+0xbc>)
 800a43a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a43c:	4b09      	ldr	r3, [pc, #36]	@ (800a464 <prvHeapInit+0xc0>)
 800a43e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a442:	601a      	str	r2, [r3, #0]
}
 800a444:	bf00      	nop
 800a446:	3714      	adds	r7, #20
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	200129e8 	.word	0x200129e8
 800a454:	20013d70 	.word	0x20013d70
 800a458:	20013d78 	.word	0x20013d78
 800a45c:	20013d80 	.word	0x20013d80
 800a460:	20013d7c 	.word	0x20013d7c
 800a464:	20013d84 	.word	0x20013d84

0800a468 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a468:	b480      	push	{r7}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a470:	4b28      	ldr	r3, [pc, #160]	@ (800a514 <prvInsertBlockIntoFreeList+0xac>)
 800a472:	60fb      	str	r3, [r7, #12]
 800a474:	e002      	b.n	800a47c <prvInsertBlockIntoFreeList+0x14>
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	60fb      	str	r3, [r7, #12]
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	687a      	ldr	r2, [r7, #4]
 800a482:	429a      	cmp	r2, r3
 800a484:	d8f7      	bhi.n	800a476 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	68ba      	ldr	r2, [r7, #8]
 800a490:	4413      	add	r3, r2
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	429a      	cmp	r2, r3
 800a496:	d108      	bne.n	800a4aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	685a      	ldr	r2, [r3, #4]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	441a      	add	r2, r3
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	68ba      	ldr	r2, [r7, #8]
 800a4b4:	441a      	add	r2, r3
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d118      	bne.n	800a4f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	4b15      	ldr	r3, [pc, #84]	@ (800a518 <prvInsertBlockIntoFreeList+0xb0>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	429a      	cmp	r2, r3
 800a4c8:	d00d      	beq.n	800a4e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	685a      	ldr	r2, [r3, #4]
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	441a      	add	r2, r3
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	601a      	str	r2, [r3, #0]
 800a4e4:	e008      	b.n	800a4f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a4e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a518 <prvInsertBlockIntoFreeList+0xb0>)
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	601a      	str	r2, [r3, #0]
 800a4ee:	e003      	b.n	800a4f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a4f8:	68fa      	ldr	r2, [r7, #12]
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	429a      	cmp	r2, r3
 800a4fe:	d002      	beq.n	800a506 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a506:	bf00      	nop
 800a508:	3714      	adds	r7, #20
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	20013d70 	.word	0x20013d70
 800a518:	20013d78 	.word	0x20013d78

0800a51c <sbrk_aligned>:
 800a51c:	b570      	push	{r4, r5, r6, lr}
 800a51e:	4e0f      	ldr	r6, [pc, #60]	@ (800a55c <sbrk_aligned+0x40>)
 800a520:	460c      	mov	r4, r1
 800a522:	6831      	ldr	r1, [r6, #0]
 800a524:	4605      	mov	r5, r0
 800a526:	b911      	cbnz	r1, 800a52e <sbrk_aligned+0x12>
 800a528:	f000 faec 	bl	800ab04 <_sbrk_r>
 800a52c:	6030      	str	r0, [r6, #0]
 800a52e:	4621      	mov	r1, r4
 800a530:	4628      	mov	r0, r5
 800a532:	f000 fae7 	bl	800ab04 <_sbrk_r>
 800a536:	1c43      	adds	r3, r0, #1
 800a538:	d103      	bne.n	800a542 <sbrk_aligned+0x26>
 800a53a:	f04f 34ff 	mov.w	r4, #4294967295
 800a53e:	4620      	mov	r0, r4
 800a540:	bd70      	pop	{r4, r5, r6, pc}
 800a542:	1cc4      	adds	r4, r0, #3
 800a544:	f024 0403 	bic.w	r4, r4, #3
 800a548:	42a0      	cmp	r0, r4
 800a54a:	d0f8      	beq.n	800a53e <sbrk_aligned+0x22>
 800a54c:	1a21      	subs	r1, r4, r0
 800a54e:	4628      	mov	r0, r5
 800a550:	f000 fad8 	bl	800ab04 <_sbrk_r>
 800a554:	3001      	adds	r0, #1
 800a556:	d1f2      	bne.n	800a53e <sbrk_aligned+0x22>
 800a558:	e7ef      	b.n	800a53a <sbrk_aligned+0x1e>
 800a55a:	bf00      	nop
 800a55c:	20013d88 	.word	0x20013d88

0800a560 <_malloc_r>:
 800a560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a564:	1ccd      	adds	r5, r1, #3
 800a566:	f025 0503 	bic.w	r5, r5, #3
 800a56a:	3508      	adds	r5, #8
 800a56c:	2d0c      	cmp	r5, #12
 800a56e:	bf38      	it	cc
 800a570:	250c      	movcc	r5, #12
 800a572:	2d00      	cmp	r5, #0
 800a574:	4606      	mov	r6, r0
 800a576:	db01      	blt.n	800a57c <_malloc_r+0x1c>
 800a578:	42a9      	cmp	r1, r5
 800a57a:	d904      	bls.n	800a586 <_malloc_r+0x26>
 800a57c:	230c      	movs	r3, #12
 800a57e:	6033      	str	r3, [r6, #0]
 800a580:	2000      	movs	r0, #0
 800a582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a586:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a65c <_malloc_r+0xfc>
 800a58a:	f000 f869 	bl	800a660 <__malloc_lock>
 800a58e:	f8d8 3000 	ldr.w	r3, [r8]
 800a592:	461c      	mov	r4, r3
 800a594:	bb44      	cbnz	r4, 800a5e8 <_malloc_r+0x88>
 800a596:	4629      	mov	r1, r5
 800a598:	4630      	mov	r0, r6
 800a59a:	f7ff ffbf 	bl	800a51c <sbrk_aligned>
 800a59e:	1c43      	adds	r3, r0, #1
 800a5a0:	4604      	mov	r4, r0
 800a5a2:	d158      	bne.n	800a656 <_malloc_r+0xf6>
 800a5a4:	f8d8 4000 	ldr.w	r4, [r8]
 800a5a8:	4627      	mov	r7, r4
 800a5aa:	2f00      	cmp	r7, #0
 800a5ac:	d143      	bne.n	800a636 <_malloc_r+0xd6>
 800a5ae:	2c00      	cmp	r4, #0
 800a5b0:	d04b      	beq.n	800a64a <_malloc_r+0xea>
 800a5b2:	6823      	ldr	r3, [r4, #0]
 800a5b4:	4639      	mov	r1, r7
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	eb04 0903 	add.w	r9, r4, r3
 800a5bc:	f000 faa2 	bl	800ab04 <_sbrk_r>
 800a5c0:	4581      	cmp	r9, r0
 800a5c2:	d142      	bne.n	800a64a <_malloc_r+0xea>
 800a5c4:	6821      	ldr	r1, [r4, #0]
 800a5c6:	1a6d      	subs	r5, r5, r1
 800a5c8:	4629      	mov	r1, r5
 800a5ca:	4630      	mov	r0, r6
 800a5cc:	f7ff ffa6 	bl	800a51c <sbrk_aligned>
 800a5d0:	3001      	adds	r0, #1
 800a5d2:	d03a      	beq.n	800a64a <_malloc_r+0xea>
 800a5d4:	6823      	ldr	r3, [r4, #0]
 800a5d6:	442b      	add	r3, r5
 800a5d8:	6023      	str	r3, [r4, #0]
 800a5da:	f8d8 3000 	ldr.w	r3, [r8]
 800a5de:	685a      	ldr	r2, [r3, #4]
 800a5e0:	bb62      	cbnz	r2, 800a63c <_malloc_r+0xdc>
 800a5e2:	f8c8 7000 	str.w	r7, [r8]
 800a5e6:	e00f      	b.n	800a608 <_malloc_r+0xa8>
 800a5e8:	6822      	ldr	r2, [r4, #0]
 800a5ea:	1b52      	subs	r2, r2, r5
 800a5ec:	d420      	bmi.n	800a630 <_malloc_r+0xd0>
 800a5ee:	2a0b      	cmp	r2, #11
 800a5f0:	d917      	bls.n	800a622 <_malloc_r+0xc2>
 800a5f2:	1961      	adds	r1, r4, r5
 800a5f4:	42a3      	cmp	r3, r4
 800a5f6:	6025      	str	r5, [r4, #0]
 800a5f8:	bf18      	it	ne
 800a5fa:	6059      	strne	r1, [r3, #4]
 800a5fc:	6863      	ldr	r3, [r4, #4]
 800a5fe:	bf08      	it	eq
 800a600:	f8c8 1000 	streq.w	r1, [r8]
 800a604:	5162      	str	r2, [r4, r5]
 800a606:	604b      	str	r3, [r1, #4]
 800a608:	4630      	mov	r0, r6
 800a60a:	f000 f82f 	bl	800a66c <__malloc_unlock>
 800a60e:	f104 000b 	add.w	r0, r4, #11
 800a612:	1d23      	adds	r3, r4, #4
 800a614:	f020 0007 	bic.w	r0, r0, #7
 800a618:	1ac2      	subs	r2, r0, r3
 800a61a:	bf1c      	itt	ne
 800a61c:	1a1b      	subne	r3, r3, r0
 800a61e:	50a3      	strne	r3, [r4, r2]
 800a620:	e7af      	b.n	800a582 <_malloc_r+0x22>
 800a622:	6862      	ldr	r2, [r4, #4]
 800a624:	42a3      	cmp	r3, r4
 800a626:	bf0c      	ite	eq
 800a628:	f8c8 2000 	streq.w	r2, [r8]
 800a62c:	605a      	strne	r2, [r3, #4]
 800a62e:	e7eb      	b.n	800a608 <_malloc_r+0xa8>
 800a630:	4623      	mov	r3, r4
 800a632:	6864      	ldr	r4, [r4, #4]
 800a634:	e7ae      	b.n	800a594 <_malloc_r+0x34>
 800a636:	463c      	mov	r4, r7
 800a638:	687f      	ldr	r7, [r7, #4]
 800a63a:	e7b6      	b.n	800a5aa <_malloc_r+0x4a>
 800a63c:	461a      	mov	r2, r3
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	42a3      	cmp	r3, r4
 800a642:	d1fb      	bne.n	800a63c <_malloc_r+0xdc>
 800a644:	2300      	movs	r3, #0
 800a646:	6053      	str	r3, [r2, #4]
 800a648:	e7de      	b.n	800a608 <_malloc_r+0xa8>
 800a64a:	230c      	movs	r3, #12
 800a64c:	6033      	str	r3, [r6, #0]
 800a64e:	4630      	mov	r0, r6
 800a650:	f000 f80c 	bl	800a66c <__malloc_unlock>
 800a654:	e794      	b.n	800a580 <_malloc_r+0x20>
 800a656:	6005      	str	r5, [r0, #0]
 800a658:	e7d6      	b.n	800a608 <_malloc_r+0xa8>
 800a65a:	bf00      	nop
 800a65c:	20013d8c 	.word	0x20013d8c

0800a660 <__malloc_lock>:
 800a660:	4801      	ldr	r0, [pc, #4]	@ (800a668 <__malloc_lock+0x8>)
 800a662:	f000 ba9c 	b.w	800ab9e <__retarget_lock_acquire_recursive>
 800a666:	bf00      	nop
 800a668:	20013ed0 	.word	0x20013ed0

0800a66c <__malloc_unlock>:
 800a66c:	4801      	ldr	r0, [pc, #4]	@ (800a674 <__malloc_unlock+0x8>)
 800a66e:	f000 ba97 	b.w	800aba0 <__retarget_lock_release_recursive>
 800a672:	bf00      	nop
 800a674:	20013ed0 	.word	0x20013ed0

0800a678 <std>:
 800a678:	2300      	movs	r3, #0
 800a67a:	b510      	push	{r4, lr}
 800a67c:	4604      	mov	r4, r0
 800a67e:	e9c0 3300 	strd	r3, r3, [r0]
 800a682:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a686:	6083      	str	r3, [r0, #8]
 800a688:	8181      	strh	r1, [r0, #12]
 800a68a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a68c:	81c2      	strh	r2, [r0, #14]
 800a68e:	6183      	str	r3, [r0, #24]
 800a690:	4619      	mov	r1, r3
 800a692:	2208      	movs	r2, #8
 800a694:	305c      	adds	r0, #92	@ 0x5c
 800a696:	f000 f99b 	bl	800a9d0 <memset>
 800a69a:	4b0d      	ldr	r3, [pc, #52]	@ (800a6d0 <std+0x58>)
 800a69c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a69e:	4b0d      	ldr	r3, [pc, #52]	@ (800a6d4 <std+0x5c>)
 800a6a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a6a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a6d8 <std+0x60>)
 800a6a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a6a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a6dc <std+0x64>)
 800a6a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a6aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a6e0 <std+0x68>)
 800a6ac:	6224      	str	r4, [r4, #32]
 800a6ae:	429c      	cmp	r4, r3
 800a6b0:	d006      	beq.n	800a6c0 <std+0x48>
 800a6b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a6b6:	4294      	cmp	r4, r2
 800a6b8:	d002      	beq.n	800a6c0 <std+0x48>
 800a6ba:	33d0      	adds	r3, #208	@ 0xd0
 800a6bc:	429c      	cmp	r4, r3
 800a6be:	d105      	bne.n	800a6cc <std+0x54>
 800a6c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a6c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6c8:	f000 ba68 	b.w	800ab9c <__retarget_lock_init_recursive>
 800a6cc:	bd10      	pop	{r4, pc}
 800a6ce:	bf00      	nop
 800a6d0:	0800a821 	.word	0x0800a821
 800a6d4:	0800a843 	.word	0x0800a843
 800a6d8:	0800a87b 	.word	0x0800a87b
 800a6dc:	0800a89f 	.word	0x0800a89f
 800a6e0:	20013d90 	.word	0x20013d90

0800a6e4 <stdio_exit_handler>:
 800a6e4:	4a02      	ldr	r2, [pc, #8]	@ (800a6f0 <stdio_exit_handler+0xc>)
 800a6e6:	4903      	ldr	r1, [pc, #12]	@ (800a6f4 <stdio_exit_handler+0x10>)
 800a6e8:	4803      	ldr	r0, [pc, #12]	@ (800a6f8 <stdio_exit_handler+0x14>)
 800a6ea:	f000 b869 	b.w	800a7c0 <_fwalk_sglue>
 800a6ee:	bf00      	nop
 800a6f0:	20000010 	.word	0x20000010
 800a6f4:	0800b2f9 	.word	0x0800b2f9
 800a6f8:	20000020 	.word	0x20000020

0800a6fc <cleanup_stdio>:
 800a6fc:	6841      	ldr	r1, [r0, #4]
 800a6fe:	4b0c      	ldr	r3, [pc, #48]	@ (800a730 <cleanup_stdio+0x34>)
 800a700:	4299      	cmp	r1, r3
 800a702:	b510      	push	{r4, lr}
 800a704:	4604      	mov	r4, r0
 800a706:	d001      	beq.n	800a70c <cleanup_stdio+0x10>
 800a708:	f000 fdf6 	bl	800b2f8 <_fflush_r>
 800a70c:	68a1      	ldr	r1, [r4, #8]
 800a70e:	4b09      	ldr	r3, [pc, #36]	@ (800a734 <cleanup_stdio+0x38>)
 800a710:	4299      	cmp	r1, r3
 800a712:	d002      	beq.n	800a71a <cleanup_stdio+0x1e>
 800a714:	4620      	mov	r0, r4
 800a716:	f000 fdef 	bl	800b2f8 <_fflush_r>
 800a71a:	68e1      	ldr	r1, [r4, #12]
 800a71c:	4b06      	ldr	r3, [pc, #24]	@ (800a738 <cleanup_stdio+0x3c>)
 800a71e:	4299      	cmp	r1, r3
 800a720:	d004      	beq.n	800a72c <cleanup_stdio+0x30>
 800a722:	4620      	mov	r0, r4
 800a724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a728:	f000 bde6 	b.w	800b2f8 <_fflush_r>
 800a72c:	bd10      	pop	{r4, pc}
 800a72e:	bf00      	nop
 800a730:	20013d90 	.word	0x20013d90
 800a734:	20013df8 	.word	0x20013df8
 800a738:	20013e60 	.word	0x20013e60

0800a73c <global_stdio_init.part.0>:
 800a73c:	b510      	push	{r4, lr}
 800a73e:	4b0b      	ldr	r3, [pc, #44]	@ (800a76c <global_stdio_init.part.0+0x30>)
 800a740:	4c0b      	ldr	r4, [pc, #44]	@ (800a770 <global_stdio_init.part.0+0x34>)
 800a742:	4a0c      	ldr	r2, [pc, #48]	@ (800a774 <global_stdio_init.part.0+0x38>)
 800a744:	601a      	str	r2, [r3, #0]
 800a746:	4620      	mov	r0, r4
 800a748:	2200      	movs	r2, #0
 800a74a:	2104      	movs	r1, #4
 800a74c:	f7ff ff94 	bl	800a678 <std>
 800a750:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a754:	2201      	movs	r2, #1
 800a756:	2109      	movs	r1, #9
 800a758:	f7ff ff8e 	bl	800a678 <std>
 800a75c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a760:	2202      	movs	r2, #2
 800a762:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a766:	2112      	movs	r1, #18
 800a768:	f7ff bf86 	b.w	800a678 <std>
 800a76c:	20013ec8 	.word	0x20013ec8
 800a770:	20013d90 	.word	0x20013d90
 800a774:	0800a6e5 	.word	0x0800a6e5

0800a778 <__sfp_lock_acquire>:
 800a778:	4801      	ldr	r0, [pc, #4]	@ (800a780 <__sfp_lock_acquire+0x8>)
 800a77a:	f000 ba10 	b.w	800ab9e <__retarget_lock_acquire_recursive>
 800a77e:	bf00      	nop
 800a780:	20013ed1 	.word	0x20013ed1

0800a784 <__sfp_lock_release>:
 800a784:	4801      	ldr	r0, [pc, #4]	@ (800a78c <__sfp_lock_release+0x8>)
 800a786:	f000 ba0b 	b.w	800aba0 <__retarget_lock_release_recursive>
 800a78a:	bf00      	nop
 800a78c:	20013ed1 	.word	0x20013ed1

0800a790 <__sinit>:
 800a790:	b510      	push	{r4, lr}
 800a792:	4604      	mov	r4, r0
 800a794:	f7ff fff0 	bl	800a778 <__sfp_lock_acquire>
 800a798:	6a23      	ldr	r3, [r4, #32]
 800a79a:	b11b      	cbz	r3, 800a7a4 <__sinit+0x14>
 800a79c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7a0:	f7ff bff0 	b.w	800a784 <__sfp_lock_release>
 800a7a4:	4b04      	ldr	r3, [pc, #16]	@ (800a7b8 <__sinit+0x28>)
 800a7a6:	6223      	str	r3, [r4, #32]
 800a7a8:	4b04      	ldr	r3, [pc, #16]	@ (800a7bc <__sinit+0x2c>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d1f5      	bne.n	800a79c <__sinit+0xc>
 800a7b0:	f7ff ffc4 	bl	800a73c <global_stdio_init.part.0>
 800a7b4:	e7f2      	b.n	800a79c <__sinit+0xc>
 800a7b6:	bf00      	nop
 800a7b8:	0800a6fd 	.word	0x0800a6fd
 800a7bc:	20013ec8 	.word	0x20013ec8

0800a7c0 <_fwalk_sglue>:
 800a7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7c4:	4607      	mov	r7, r0
 800a7c6:	4688      	mov	r8, r1
 800a7c8:	4614      	mov	r4, r2
 800a7ca:	2600      	movs	r6, #0
 800a7cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a7d0:	f1b9 0901 	subs.w	r9, r9, #1
 800a7d4:	d505      	bpl.n	800a7e2 <_fwalk_sglue+0x22>
 800a7d6:	6824      	ldr	r4, [r4, #0]
 800a7d8:	2c00      	cmp	r4, #0
 800a7da:	d1f7      	bne.n	800a7cc <_fwalk_sglue+0xc>
 800a7dc:	4630      	mov	r0, r6
 800a7de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7e2:	89ab      	ldrh	r3, [r5, #12]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d907      	bls.n	800a7f8 <_fwalk_sglue+0x38>
 800a7e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	d003      	beq.n	800a7f8 <_fwalk_sglue+0x38>
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	4638      	mov	r0, r7
 800a7f4:	47c0      	blx	r8
 800a7f6:	4306      	orrs	r6, r0
 800a7f8:	3568      	adds	r5, #104	@ 0x68
 800a7fa:	e7e9      	b.n	800a7d0 <_fwalk_sglue+0x10>

0800a7fc <iprintf>:
 800a7fc:	b40f      	push	{r0, r1, r2, r3}
 800a7fe:	b507      	push	{r0, r1, r2, lr}
 800a800:	4906      	ldr	r1, [pc, #24]	@ (800a81c <iprintf+0x20>)
 800a802:	ab04      	add	r3, sp, #16
 800a804:	6808      	ldr	r0, [r1, #0]
 800a806:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80a:	6881      	ldr	r1, [r0, #8]
 800a80c:	9301      	str	r3, [sp, #4]
 800a80e:	f000 fa4b 	bl	800aca8 <_vfiprintf_r>
 800a812:	b003      	add	sp, #12
 800a814:	f85d eb04 	ldr.w	lr, [sp], #4
 800a818:	b004      	add	sp, #16
 800a81a:	4770      	bx	lr
 800a81c:	2000001c 	.word	0x2000001c

0800a820 <__sread>:
 800a820:	b510      	push	{r4, lr}
 800a822:	460c      	mov	r4, r1
 800a824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a828:	f000 f95a 	bl	800aae0 <_read_r>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	bfab      	itete	ge
 800a830:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a832:	89a3      	ldrhlt	r3, [r4, #12]
 800a834:	181b      	addge	r3, r3, r0
 800a836:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a83a:	bfac      	ite	ge
 800a83c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a83e:	81a3      	strhlt	r3, [r4, #12]
 800a840:	bd10      	pop	{r4, pc}

0800a842 <__swrite>:
 800a842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a846:	461f      	mov	r7, r3
 800a848:	898b      	ldrh	r3, [r1, #12]
 800a84a:	05db      	lsls	r3, r3, #23
 800a84c:	4605      	mov	r5, r0
 800a84e:	460c      	mov	r4, r1
 800a850:	4616      	mov	r6, r2
 800a852:	d505      	bpl.n	800a860 <__swrite+0x1e>
 800a854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a858:	2302      	movs	r3, #2
 800a85a:	2200      	movs	r2, #0
 800a85c:	f000 f92e 	bl	800aabc <_lseek_r>
 800a860:	89a3      	ldrh	r3, [r4, #12]
 800a862:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a866:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a86a:	81a3      	strh	r3, [r4, #12]
 800a86c:	4632      	mov	r2, r6
 800a86e:	463b      	mov	r3, r7
 800a870:	4628      	mov	r0, r5
 800a872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a876:	f000 b955 	b.w	800ab24 <_write_r>

0800a87a <__sseek>:
 800a87a:	b510      	push	{r4, lr}
 800a87c:	460c      	mov	r4, r1
 800a87e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a882:	f000 f91b 	bl	800aabc <_lseek_r>
 800a886:	1c43      	adds	r3, r0, #1
 800a888:	89a3      	ldrh	r3, [r4, #12]
 800a88a:	bf15      	itete	ne
 800a88c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a88e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a892:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a896:	81a3      	strheq	r3, [r4, #12]
 800a898:	bf18      	it	ne
 800a89a:	81a3      	strhne	r3, [r4, #12]
 800a89c:	bd10      	pop	{r4, pc}

0800a89e <__sclose>:
 800a89e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8a2:	f000 b89d 	b.w	800a9e0 <_close_r>

0800a8a6 <__swbuf_r>:
 800a8a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a8:	460e      	mov	r6, r1
 800a8aa:	4614      	mov	r4, r2
 800a8ac:	4605      	mov	r5, r0
 800a8ae:	b118      	cbz	r0, 800a8b8 <__swbuf_r+0x12>
 800a8b0:	6a03      	ldr	r3, [r0, #32]
 800a8b2:	b90b      	cbnz	r3, 800a8b8 <__swbuf_r+0x12>
 800a8b4:	f7ff ff6c 	bl	800a790 <__sinit>
 800a8b8:	69a3      	ldr	r3, [r4, #24]
 800a8ba:	60a3      	str	r3, [r4, #8]
 800a8bc:	89a3      	ldrh	r3, [r4, #12]
 800a8be:	071a      	lsls	r2, r3, #28
 800a8c0:	d501      	bpl.n	800a8c6 <__swbuf_r+0x20>
 800a8c2:	6923      	ldr	r3, [r4, #16]
 800a8c4:	b943      	cbnz	r3, 800a8d8 <__swbuf_r+0x32>
 800a8c6:	4621      	mov	r1, r4
 800a8c8:	4628      	mov	r0, r5
 800a8ca:	f000 f82b 	bl	800a924 <__swsetup_r>
 800a8ce:	b118      	cbz	r0, 800a8d8 <__swbuf_r+0x32>
 800a8d0:	f04f 37ff 	mov.w	r7, #4294967295
 800a8d4:	4638      	mov	r0, r7
 800a8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8d8:	6823      	ldr	r3, [r4, #0]
 800a8da:	6922      	ldr	r2, [r4, #16]
 800a8dc:	1a98      	subs	r0, r3, r2
 800a8de:	6963      	ldr	r3, [r4, #20]
 800a8e0:	b2f6      	uxtb	r6, r6
 800a8e2:	4283      	cmp	r3, r0
 800a8e4:	4637      	mov	r7, r6
 800a8e6:	dc05      	bgt.n	800a8f4 <__swbuf_r+0x4e>
 800a8e8:	4621      	mov	r1, r4
 800a8ea:	4628      	mov	r0, r5
 800a8ec:	f000 fd04 	bl	800b2f8 <_fflush_r>
 800a8f0:	2800      	cmp	r0, #0
 800a8f2:	d1ed      	bne.n	800a8d0 <__swbuf_r+0x2a>
 800a8f4:	68a3      	ldr	r3, [r4, #8]
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	60a3      	str	r3, [r4, #8]
 800a8fa:	6823      	ldr	r3, [r4, #0]
 800a8fc:	1c5a      	adds	r2, r3, #1
 800a8fe:	6022      	str	r2, [r4, #0]
 800a900:	701e      	strb	r6, [r3, #0]
 800a902:	6962      	ldr	r2, [r4, #20]
 800a904:	1c43      	adds	r3, r0, #1
 800a906:	429a      	cmp	r2, r3
 800a908:	d004      	beq.n	800a914 <__swbuf_r+0x6e>
 800a90a:	89a3      	ldrh	r3, [r4, #12]
 800a90c:	07db      	lsls	r3, r3, #31
 800a90e:	d5e1      	bpl.n	800a8d4 <__swbuf_r+0x2e>
 800a910:	2e0a      	cmp	r6, #10
 800a912:	d1df      	bne.n	800a8d4 <__swbuf_r+0x2e>
 800a914:	4621      	mov	r1, r4
 800a916:	4628      	mov	r0, r5
 800a918:	f000 fcee 	bl	800b2f8 <_fflush_r>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	d0d9      	beq.n	800a8d4 <__swbuf_r+0x2e>
 800a920:	e7d6      	b.n	800a8d0 <__swbuf_r+0x2a>
	...

0800a924 <__swsetup_r>:
 800a924:	b538      	push	{r3, r4, r5, lr}
 800a926:	4b29      	ldr	r3, [pc, #164]	@ (800a9cc <__swsetup_r+0xa8>)
 800a928:	4605      	mov	r5, r0
 800a92a:	6818      	ldr	r0, [r3, #0]
 800a92c:	460c      	mov	r4, r1
 800a92e:	b118      	cbz	r0, 800a938 <__swsetup_r+0x14>
 800a930:	6a03      	ldr	r3, [r0, #32]
 800a932:	b90b      	cbnz	r3, 800a938 <__swsetup_r+0x14>
 800a934:	f7ff ff2c 	bl	800a790 <__sinit>
 800a938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a93c:	0719      	lsls	r1, r3, #28
 800a93e:	d422      	bmi.n	800a986 <__swsetup_r+0x62>
 800a940:	06da      	lsls	r2, r3, #27
 800a942:	d407      	bmi.n	800a954 <__swsetup_r+0x30>
 800a944:	2209      	movs	r2, #9
 800a946:	602a      	str	r2, [r5, #0]
 800a948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a94c:	81a3      	strh	r3, [r4, #12]
 800a94e:	f04f 30ff 	mov.w	r0, #4294967295
 800a952:	e033      	b.n	800a9bc <__swsetup_r+0x98>
 800a954:	0758      	lsls	r0, r3, #29
 800a956:	d512      	bpl.n	800a97e <__swsetup_r+0x5a>
 800a958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a95a:	b141      	cbz	r1, 800a96e <__swsetup_r+0x4a>
 800a95c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a960:	4299      	cmp	r1, r3
 800a962:	d002      	beq.n	800a96a <__swsetup_r+0x46>
 800a964:	4628      	mov	r0, r5
 800a966:	f000 f92b 	bl	800abc0 <_free_r>
 800a96a:	2300      	movs	r3, #0
 800a96c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a96e:	89a3      	ldrh	r3, [r4, #12]
 800a970:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a974:	81a3      	strh	r3, [r4, #12]
 800a976:	2300      	movs	r3, #0
 800a978:	6063      	str	r3, [r4, #4]
 800a97a:	6923      	ldr	r3, [r4, #16]
 800a97c:	6023      	str	r3, [r4, #0]
 800a97e:	89a3      	ldrh	r3, [r4, #12]
 800a980:	f043 0308 	orr.w	r3, r3, #8
 800a984:	81a3      	strh	r3, [r4, #12]
 800a986:	6923      	ldr	r3, [r4, #16]
 800a988:	b94b      	cbnz	r3, 800a99e <__swsetup_r+0x7a>
 800a98a:	89a3      	ldrh	r3, [r4, #12]
 800a98c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a994:	d003      	beq.n	800a99e <__swsetup_r+0x7a>
 800a996:	4621      	mov	r1, r4
 800a998:	4628      	mov	r0, r5
 800a99a:	f000 fcfb 	bl	800b394 <__smakebuf_r>
 800a99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9a2:	f013 0201 	ands.w	r2, r3, #1
 800a9a6:	d00a      	beq.n	800a9be <__swsetup_r+0x9a>
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	60a2      	str	r2, [r4, #8]
 800a9ac:	6962      	ldr	r2, [r4, #20]
 800a9ae:	4252      	negs	r2, r2
 800a9b0:	61a2      	str	r2, [r4, #24]
 800a9b2:	6922      	ldr	r2, [r4, #16]
 800a9b4:	b942      	cbnz	r2, 800a9c8 <__swsetup_r+0xa4>
 800a9b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a9ba:	d1c5      	bne.n	800a948 <__swsetup_r+0x24>
 800a9bc:	bd38      	pop	{r3, r4, r5, pc}
 800a9be:	0799      	lsls	r1, r3, #30
 800a9c0:	bf58      	it	pl
 800a9c2:	6962      	ldrpl	r2, [r4, #20]
 800a9c4:	60a2      	str	r2, [r4, #8]
 800a9c6:	e7f4      	b.n	800a9b2 <__swsetup_r+0x8e>
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	e7f7      	b.n	800a9bc <__swsetup_r+0x98>
 800a9cc:	2000001c 	.word	0x2000001c

0800a9d0 <memset>:
 800a9d0:	4402      	add	r2, r0
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d100      	bne.n	800a9da <memset+0xa>
 800a9d8:	4770      	bx	lr
 800a9da:	f803 1b01 	strb.w	r1, [r3], #1
 800a9de:	e7f9      	b.n	800a9d4 <memset+0x4>

0800a9e0 <_close_r>:
 800a9e0:	b538      	push	{r3, r4, r5, lr}
 800a9e2:	4d06      	ldr	r5, [pc, #24]	@ (800a9fc <_close_r+0x1c>)
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	4604      	mov	r4, r0
 800a9e8:	4608      	mov	r0, r1
 800a9ea:	602b      	str	r3, [r5, #0]
 800a9ec:	f7f6 fd67 	bl	80014be <_close>
 800a9f0:	1c43      	adds	r3, r0, #1
 800a9f2:	d102      	bne.n	800a9fa <_close_r+0x1a>
 800a9f4:	682b      	ldr	r3, [r5, #0]
 800a9f6:	b103      	cbz	r3, 800a9fa <_close_r+0x1a>
 800a9f8:	6023      	str	r3, [r4, #0]
 800a9fa:	bd38      	pop	{r3, r4, r5, pc}
 800a9fc:	20013ecc 	.word	0x20013ecc

0800aa00 <_reclaim_reent>:
 800aa00:	4b2d      	ldr	r3, [pc, #180]	@ (800aab8 <_reclaim_reent+0xb8>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4283      	cmp	r3, r0
 800aa06:	b570      	push	{r4, r5, r6, lr}
 800aa08:	4604      	mov	r4, r0
 800aa0a:	d053      	beq.n	800aab4 <_reclaim_reent+0xb4>
 800aa0c:	69c3      	ldr	r3, [r0, #28]
 800aa0e:	b31b      	cbz	r3, 800aa58 <_reclaim_reent+0x58>
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	b163      	cbz	r3, 800aa2e <_reclaim_reent+0x2e>
 800aa14:	2500      	movs	r5, #0
 800aa16:	69e3      	ldr	r3, [r4, #28]
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	5959      	ldr	r1, [r3, r5]
 800aa1c:	b9b1      	cbnz	r1, 800aa4c <_reclaim_reent+0x4c>
 800aa1e:	3504      	adds	r5, #4
 800aa20:	2d80      	cmp	r5, #128	@ 0x80
 800aa22:	d1f8      	bne.n	800aa16 <_reclaim_reent+0x16>
 800aa24:	69e3      	ldr	r3, [r4, #28]
 800aa26:	4620      	mov	r0, r4
 800aa28:	68d9      	ldr	r1, [r3, #12]
 800aa2a:	f000 f8c9 	bl	800abc0 <_free_r>
 800aa2e:	69e3      	ldr	r3, [r4, #28]
 800aa30:	6819      	ldr	r1, [r3, #0]
 800aa32:	b111      	cbz	r1, 800aa3a <_reclaim_reent+0x3a>
 800aa34:	4620      	mov	r0, r4
 800aa36:	f000 f8c3 	bl	800abc0 <_free_r>
 800aa3a:	69e3      	ldr	r3, [r4, #28]
 800aa3c:	689d      	ldr	r5, [r3, #8]
 800aa3e:	b15d      	cbz	r5, 800aa58 <_reclaim_reent+0x58>
 800aa40:	4629      	mov	r1, r5
 800aa42:	4620      	mov	r0, r4
 800aa44:	682d      	ldr	r5, [r5, #0]
 800aa46:	f000 f8bb 	bl	800abc0 <_free_r>
 800aa4a:	e7f8      	b.n	800aa3e <_reclaim_reent+0x3e>
 800aa4c:	680e      	ldr	r6, [r1, #0]
 800aa4e:	4620      	mov	r0, r4
 800aa50:	f000 f8b6 	bl	800abc0 <_free_r>
 800aa54:	4631      	mov	r1, r6
 800aa56:	e7e1      	b.n	800aa1c <_reclaim_reent+0x1c>
 800aa58:	6961      	ldr	r1, [r4, #20]
 800aa5a:	b111      	cbz	r1, 800aa62 <_reclaim_reent+0x62>
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	f000 f8af 	bl	800abc0 <_free_r>
 800aa62:	69e1      	ldr	r1, [r4, #28]
 800aa64:	b111      	cbz	r1, 800aa6c <_reclaim_reent+0x6c>
 800aa66:	4620      	mov	r0, r4
 800aa68:	f000 f8aa 	bl	800abc0 <_free_r>
 800aa6c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aa6e:	b111      	cbz	r1, 800aa76 <_reclaim_reent+0x76>
 800aa70:	4620      	mov	r0, r4
 800aa72:	f000 f8a5 	bl	800abc0 <_free_r>
 800aa76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa78:	b111      	cbz	r1, 800aa80 <_reclaim_reent+0x80>
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f000 f8a0 	bl	800abc0 <_free_r>
 800aa80:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aa82:	b111      	cbz	r1, 800aa8a <_reclaim_reent+0x8a>
 800aa84:	4620      	mov	r0, r4
 800aa86:	f000 f89b 	bl	800abc0 <_free_r>
 800aa8a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aa8c:	b111      	cbz	r1, 800aa94 <_reclaim_reent+0x94>
 800aa8e:	4620      	mov	r0, r4
 800aa90:	f000 f896 	bl	800abc0 <_free_r>
 800aa94:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800aa96:	b111      	cbz	r1, 800aa9e <_reclaim_reent+0x9e>
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f000 f891 	bl	800abc0 <_free_r>
 800aa9e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aaa0:	b111      	cbz	r1, 800aaa8 <_reclaim_reent+0xa8>
 800aaa2:	4620      	mov	r0, r4
 800aaa4:	f000 f88c 	bl	800abc0 <_free_r>
 800aaa8:	6a23      	ldr	r3, [r4, #32]
 800aaaa:	b11b      	cbz	r3, 800aab4 <_reclaim_reent+0xb4>
 800aaac:	4620      	mov	r0, r4
 800aaae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aab2:	4718      	bx	r3
 800aab4:	bd70      	pop	{r4, r5, r6, pc}
 800aab6:	bf00      	nop
 800aab8:	2000001c 	.word	0x2000001c

0800aabc <_lseek_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	4d07      	ldr	r5, [pc, #28]	@ (800aadc <_lseek_r+0x20>)
 800aac0:	4604      	mov	r4, r0
 800aac2:	4608      	mov	r0, r1
 800aac4:	4611      	mov	r1, r2
 800aac6:	2200      	movs	r2, #0
 800aac8:	602a      	str	r2, [r5, #0]
 800aaca:	461a      	mov	r2, r3
 800aacc:	f7f6 fd1e 	bl	800150c <_lseek>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_lseek_r+0x1e>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	b103      	cbz	r3, 800aada <_lseek_r+0x1e>
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	20013ecc 	.word	0x20013ecc

0800aae0 <_read_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	4d07      	ldr	r5, [pc, #28]	@ (800ab00 <_read_r+0x20>)
 800aae4:	4604      	mov	r4, r0
 800aae6:	4608      	mov	r0, r1
 800aae8:	4611      	mov	r1, r2
 800aaea:	2200      	movs	r2, #0
 800aaec:	602a      	str	r2, [r5, #0]
 800aaee:	461a      	mov	r2, r3
 800aaf0:	f7f6 fcc8 	bl	8001484 <_read>
 800aaf4:	1c43      	adds	r3, r0, #1
 800aaf6:	d102      	bne.n	800aafe <_read_r+0x1e>
 800aaf8:	682b      	ldr	r3, [r5, #0]
 800aafa:	b103      	cbz	r3, 800aafe <_read_r+0x1e>
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	bd38      	pop	{r3, r4, r5, pc}
 800ab00:	20013ecc 	.word	0x20013ecc

0800ab04 <_sbrk_r>:
 800ab04:	b538      	push	{r3, r4, r5, lr}
 800ab06:	4d06      	ldr	r5, [pc, #24]	@ (800ab20 <_sbrk_r+0x1c>)
 800ab08:	2300      	movs	r3, #0
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	4608      	mov	r0, r1
 800ab0e:	602b      	str	r3, [r5, #0]
 800ab10:	f7f6 fd0a 	bl	8001528 <_sbrk>
 800ab14:	1c43      	adds	r3, r0, #1
 800ab16:	d102      	bne.n	800ab1e <_sbrk_r+0x1a>
 800ab18:	682b      	ldr	r3, [r5, #0]
 800ab1a:	b103      	cbz	r3, 800ab1e <_sbrk_r+0x1a>
 800ab1c:	6023      	str	r3, [r4, #0]
 800ab1e:	bd38      	pop	{r3, r4, r5, pc}
 800ab20:	20013ecc 	.word	0x20013ecc

0800ab24 <_write_r>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	4d07      	ldr	r5, [pc, #28]	@ (800ab44 <_write_r+0x20>)
 800ab28:	4604      	mov	r4, r0
 800ab2a:	4608      	mov	r0, r1
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	2200      	movs	r2, #0
 800ab30:	602a      	str	r2, [r5, #0]
 800ab32:	461a      	mov	r2, r3
 800ab34:	f7f5 fd93 	bl	800065e <_write>
 800ab38:	1c43      	adds	r3, r0, #1
 800ab3a:	d102      	bne.n	800ab42 <_write_r+0x1e>
 800ab3c:	682b      	ldr	r3, [r5, #0]
 800ab3e:	b103      	cbz	r3, 800ab42 <_write_r+0x1e>
 800ab40:	6023      	str	r3, [r4, #0]
 800ab42:	bd38      	pop	{r3, r4, r5, pc}
 800ab44:	20013ecc 	.word	0x20013ecc

0800ab48 <__errno>:
 800ab48:	4b01      	ldr	r3, [pc, #4]	@ (800ab50 <__errno+0x8>)
 800ab4a:	6818      	ldr	r0, [r3, #0]
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	2000001c 	.word	0x2000001c

0800ab54 <__libc_init_array>:
 800ab54:	b570      	push	{r4, r5, r6, lr}
 800ab56:	4d0d      	ldr	r5, [pc, #52]	@ (800ab8c <__libc_init_array+0x38>)
 800ab58:	4c0d      	ldr	r4, [pc, #52]	@ (800ab90 <__libc_init_array+0x3c>)
 800ab5a:	1b64      	subs	r4, r4, r5
 800ab5c:	10a4      	asrs	r4, r4, #2
 800ab5e:	2600      	movs	r6, #0
 800ab60:	42a6      	cmp	r6, r4
 800ab62:	d109      	bne.n	800ab78 <__libc_init_array+0x24>
 800ab64:	4d0b      	ldr	r5, [pc, #44]	@ (800ab94 <__libc_init_array+0x40>)
 800ab66:	4c0c      	ldr	r4, [pc, #48]	@ (800ab98 <__libc_init_array+0x44>)
 800ab68:	f000 fc72 	bl	800b450 <_init>
 800ab6c:	1b64      	subs	r4, r4, r5
 800ab6e:	10a4      	asrs	r4, r4, #2
 800ab70:	2600      	movs	r6, #0
 800ab72:	42a6      	cmp	r6, r4
 800ab74:	d105      	bne.n	800ab82 <__libc_init_array+0x2e>
 800ab76:	bd70      	pop	{r4, r5, r6, pc}
 800ab78:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab7c:	4798      	blx	r3
 800ab7e:	3601      	adds	r6, #1
 800ab80:	e7ee      	b.n	800ab60 <__libc_init_array+0xc>
 800ab82:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab86:	4798      	blx	r3
 800ab88:	3601      	adds	r6, #1
 800ab8a:	e7f2      	b.n	800ab72 <__libc_init_array+0x1e>
 800ab8c:	0800b57c 	.word	0x0800b57c
 800ab90:	0800b57c 	.word	0x0800b57c
 800ab94:	0800b57c 	.word	0x0800b57c
 800ab98:	0800b580 	.word	0x0800b580

0800ab9c <__retarget_lock_init_recursive>:
 800ab9c:	4770      	bx	lr

0800ab9e <__retarget_lock_acquire_recursive>:
 800ab9e:	4770      	bx	lr

0800aba0 <__retarget_lock_release_recursive>:
 800aba0:	4770      	bx	lr

0800aba2 <memcpy>:
 800aba2:	440a      	add	r2, r1
 800aba4:	4291      	cmp	r1, r2
 800aba6:	f100 33ff 	add.w	r3, r0, #4294967295
 800abaa:	d100      	bne.n	800abae <memcpy+0xc>
 800abac:	4770      	bx	lr
 800abae:	b510      	push	{r4, lr}
 800abb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800abb8:	4291      	cmp	r1, r2
 800abba:	d1f9      	bne.n	800abb0 <memcpy+0xe>
 800abbc:	bd10      	pop	{r4, pc}
	...

0800abc0 <_free_r>:
 800abc0:	b538      	push	{r3, r4, r5, lr}
 800abc2:	4605      	mov	r5, r0
 800abc4:	2900      	cmp	r1, #0
 800abc6:	d041      	beq.n	800ac4c <_free_r+0x8c>
 800abc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abcc:	1f0c      	subs	r4, r1, #4
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bfb8      	it	lt
 800abd2:	18e4      	addlt	r4, r4, r3
 800abd4:	f7ff fd44 	bl	800a660 <__malloc_lock>
 800abd8:	4a1d      	ldr	r2, [pc, #116]	@ (800ac50 <_free_r+0x90>)
 800abda:	6813      	ldr	r3, [r2, #0]
 800abdc:	b933      	cbnz	r3, 800abec <_free_r+0x2c>
 800abde:	6063      	str	r3, [r4, #4]
 800abe0:	6014      	str	r4, [r2, #0]
 800abe2:	4628      	mov	r0, r5
 800abe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abe8:	f7ff bd40 	b.w	800a66c <__malloc_unlock>
 800abec:	42a3      	cmp	r3, r4
 800abee:	d908      	bls.n	800ac02 <_free_r+0x42>
 800abf0:	6820      	ldr	r0, [r4, #0]
 800abf2:	1821      	adds	r1, r4, r0
 800abf4:	428b      	cmp	r3, r1
 800abf6:	bf01      	itttt	eq
 800abf8:	6819      	ldreq	r1, [r3, #0]
 800abfa:	685b      	ldreq	r3, [r3, #4]
 800abfc:	1809      	addeq	r1, r1, r0
 800abfe:	6021      	streq	r1, [r4, #0]
 800ac00:	e7ed      	b.n	800abde <_free_r+0x1e>
 800ac02:	461a      	mov	r2, r3
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	b10b      	cbz	r3, 800ac0c <_free_r+0x4c>
 800ac08:	42a3      	cmp	r3, r4
 800ac0a:	d9fa      	bls.n	800ac02 <_free_r+0x42>
 800ac0c:	6811      	ldr	r1, [r2, #0]
 800ac0e:	1850      	adds	r0, r2, r1
 800ac10:	42a0      	cmp	r0, r4
 800ac12:	d10b      	bne.n	800ac2c <_free_r+0x6c>
 800ac14:	6820      	ldr	r0, [r4, #0]
 800ac16:	4401      	add	r1, r0
 800ac18:	1850      	adds	r0, r2, r1
 800ac1a:	4283      	cmp	r3, r0
 800ac1c:	6011      	str	r1, [r2, #0]
 800ac1e:	d1e0      	bne.n	800abe2 <_free_r+0x22>
 800ac20:	6818      	ldr	r0, [r3, #0]
 800ac22:	685b      	ldr	r3, [r3, #4]
 800ac24:	6053      	str	r3, [r2, #4]
 800ac26:	4408      	add	r0, r1
 800ac28:	6010      	str	r0, [r2, #0]
 800ac2a:	e7da      	b.n	800abe2 <_free_r+0x22>
 800ac2c:	d902      	bls.n	800ac34 <_free_r+0x74>
 800ac2e:	230c      	movs	r3, #12
 800ac30:	602b      	str	r3, [r5, #0]
 800ac32:	e7d6      	b.n	800abe2 <_free_r+0x22>
 800ac34:	6820      	ldr	r0, [r4, #0]
 800ac36:	1821      	adds	r1, r4, r0
 800ac38:	428b      	cmp	r3, r1
 800ac3a:	bf04      	itt	eq
 800ac3c:	6819      	ldreq	r1, [r3, #0]
 800ac3e:	685b      	ldreq	r3, [r3, #4]
 800ac40:	6063      	str	r3, [r4, #4]
 800ac42:	bf04      	itt	eq
 800ac44:	1809      	addeq	r1, r1, r0
 800ac46:	6021      	streq	r1, [r4, #0]
 800ac48:	6054      	str	r4, [r2, #4]
 800ac4a:	e7ca      	b.n	800abe2 <_free_r+0x22>
 800ac4c:	bd38      	pop	{r3, r4, r5, pc}
 800ac4e:	bf00      	nop
 800ac50:	20013d8c 	.word	0x20013d8c

0800ac54 <__sfputc_r>:
 800ac54:	6893      	ldr	r3, [r2, #8]
 800ac56:	3b01      	subs	r3, #1
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	b410      	push	{r4}
 800ac5c:	6093      	str	r3, [r2, #8]
 800ac5e:	da08      	bge.n	800ac72 <__sfputc_r+0x1e>
 800ac60:	6994      	ldr	r4, [r2, #24]
 800ac62:	42a3      	cmp	r3, r4
 800ac64:	db01      	blt.n	800ac6a <__sfputc_r+0x16>
 800ac66:	290a      	cmp	r1, #10
 800ac68:	d103      	bne.n	800ac72 <__sfputc_r+0x1e>
 800ac6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac6e:	f7ff be1a 	b.w	800a8a6 <__swbuf_r>
 800ac72:	6813      	ldr	r3, [r2, #0]
 800ac74:	1c58      	adds	r0, r3, #1
 800ac76:	6010      	str	r0, [r2, #0]
 800ac78:	7019      	strb	r1, [r3, #0]
 800ac7a:	4608      	mov	r0, r1
 800ac7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac80:	4770      	bx	lr

0800ac82 <__sfputs_r>:
 800ac82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac84:	4606      	mov	r6, r0
 800ac86:	460f      	mov	r7, r1
 800ac88:	4614      	mov	r4, r2
 800ac8a:	18d5      	adds	r5, r2, r3
 800ac8c:	42ac      	cmp	r4, r5
 800ac8e:	d101      	bne.n	800ac94 <__sfputs_r+0x12>
 800ac90:	2000      	movs	r0, #0
 800ac92:	e007      	b.n	800aca4 <__sfputs_r+0x22>
 800ac94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac98:	463a      	mov	r2, r7
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f7ff ffda 	bl	800ac54 <__sfputc_r>
 800aca0:	1c43      	adds	r3, r0, #1
 800aca2:	d1f3      	bne.n	800ac8c <__sfputs_r+0xa>
 800aca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aca8 <_vfiprintf_r>:
 800aca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acac:	460d      	mov	r5, r1
 800acae:	b09d      	sub	sp, #116	@ 0x74
 800acb0:	4614      	mov	r4, r2
 800acb2:	4698      	mov	r8, r3
 800acb4:	4606      	mov	r6, r0
 800acb6:	b118      	cbz	r0, 800acc0 <_vfiprintf_r+0x18>
 800acb8:	6a03      	ldr	r3, [r0, #32]
 800acba:	b90b      	cbnz	r3, 800acc0 <_vfiprintf_r+0x18>
 800acbc:	f7ff fd68 	bl	800a790 <__sinit>
 800acc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acc2:	07d9      	lsls	r1, r3, #31
 800acc4:	d405      	bmi.n	800acd2 <_vfiprintf_r+0x2a>
 800acc6:	89ab      	ldrh	r3, [r5, #12]
 800acc8:	059a      	lsls	r2, r3, #22
 800acca:	d402      	bmi.n	800acd2 <_vfiprintf_r+0x2a>
 800accc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acce:	f7ff ff66 	bl	800ab9e <__retarget_lock_acquire_recursive>
 800acd2:	89ab      	ldrh	r3, [r5, #12]
 800acd4:	071b      	lsls	r3, r3, #28
 800acd6:	d501      	bpl.n	800acdc <_vfiprintf_r+0x34>
 800acd8:	692b      	ldr	r3, [r5, #16]
 800acda:	b99b      	cbnz	r3, 800ad04 <_vfiprintf_r+0x5c>
 800acdc:	4629      	mov	r1, r5
 800acde:	4630      	mov	r0, r6
 800ace0:	f7ff fe20 	bl	800a924 <__swsetup_r>
 800ace4:	b170      	cbz	r0, 800ad04 <_vfiprintf_r+0x5c>
 800ace6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ace8:	07dc      	lsls	r4, r3, #31
 800acea:	d504      	bpl.n	800acf6 <_vfiprintf_r+0x4e>
 800acec:	f04f 30ff 	mov.w	r0, #4294967295
 800acf0:	b01d      	add	sp, #116	@ 0x74
 800acf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf6:	89ab      	ldrh	r3, [r5, #12]
 800acf8:	0598      	lsls	r0, r3, #22
 800acfa:	d4f7      	bmi.n	800acec <_vfiprintf_r+0x44>
 800acfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acfe:	f7ff ff4f 	bl	800aba0 <__retarget_lock_release_recursive>
 800ad02:	e7f3      	b.n	800acec <_vfiprintf_r+0x44>
 800ad04:	2300      	movs	r3, #0
 800ad06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad08:	2320      	movs	r3, #32
 800ad0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad12:	2330      	movs	r3, #48	@ 0x30
 800ad14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aec4 <_vfiprintf_r+0x21c>
 800ad18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad1c:	f04f 0901 	mov.w	r9, #1
 800ad20:	4623      	mov	r3, r4
 800ad22:	469a      	mov	sl, r3
 800ad24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad28:	b10a      	cbz	r2, 800ad2e <_vfiprintf_r+0x86>
 800ad2a:	2a25      	cmp	r2, #37	@ 0x25
 800ad2c:	d1f9      	bne.n	800ad22 <_vfiprintf_r+0x7a>
 800ad2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ad32:	d00b      	beq.n	800ad4c <_vfiprintf_r+0xa4>
 800ad34:	465b      	mov	r3, fp
 800ad36:	4622      	mov	r2, r4
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ffa1 	bl	800ac82 <__sfputs_r>
 800ad40:	3001      	adds	r0, #1
 800ad42:	f000 80a7 	beq.w	800ae94 <_vfiprintf_r+0x1ec>
 800ad46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad48:	445a      	add	r2, fp
 800ad4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f000 809f 	beq.w	800ae94 <_vfiprintf_r+0x1ec>
 800ad56:	2300      	movs	r3, #0
 800ad58:	f04f 32ff 	mov.w	r2, #4294967295
 800ad5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad60:	f10a 0a01 	add.w	sl, sl, #1
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	9307      	str	r3, [sp, #28]
 800ad68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad6e:	4654      	mov	r4, sl
 800ad70:	2205      	movs	r2, #5
 800ad72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad76:	4853      	ldr	r0, [pc, #332]	@ (800aec4 <_vfiprintf_r+0x21c>)
 800ad78:	f7f5 fa4a 	bl	8000210 <memchr>
 800ad7c:	9a04      	ldr	r2, [sp, #16]
 800ad7e:	b9d8      	cbnz	r0, 800adb8 <_vfiprintf_r+0x110>
 800ad80:	06d1      	lsls	r1, r2, #27
 800ad82:	bf44      	itt	mi
 800ad84:	2320      	movmi	r3, #32
 800ad86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad8a:	0713      	lsls	r3, r2, #28
 800ad8c:	bf44      	itt	mi
 800ad8e:	232b      	movmi	r3, #43	@ 0x2b
 800ad90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad94:	f89a 3000 	ldrb.w	r3, [sl]
 800ad98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad9a:	d015      	beq.n	800adc8 <_vfiprintf_r+0x120>
 800ad9c:	9a07      	ldr	r2, [sp, #28]
 800ad9e:	4654      	mov	r4, sl
 800ada0:	2000      	movs	r0, #0
 800ada2:	f04f 0c0a 	mov.w	ip, #10
 800ada6:	4621      	mov	r1, r4
 800ada8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adac:	3b30      	subs	r3, #48	@ 0x30
 800adae:	2b09      	cmp	r3, #9
 800adb0:	d94b      	bls.n	800ae4a <_vfiprintf_r+0x1a2>
 800adb2:	b1b0      	cbz	r0, 800ade2 <_vfiprintf_r+0x13a>
 800adb4:	9207      	str	r2, [sp, #28]
 800adb6:	e014      	b.n	800ade2 <_vfiprintf_r+0x13a>
 800adb8:	eba0 0308 	sub.w	r3, r0, r8
 800adbc:	fa09 f303 	lsl.w	r3, r9, r3
 800adc0:	4313      	orrs	r3, r2
 800adc2:	9304      	str	r3, [sp, #16]
 800adc4:	46a2      	mov	sl, r4
 800adc6:	e7d2      	b.n	800ad6e <_vfiprintf_r+0xc6>
 800adc8:	9b03      	ldr	r3, [sp, #12]
 800adca:	1d19      	adds	r1, r3, #4
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	9103      	str	r1, [sp, #12]
 800add0:	2b00      	cmp	r3, #0
 800add2:	bfbb      	ittet	lt
 800add4:	425b      	neglt	r3, r3
 800add6:	f042 0202 	orrlt.w	r2, r2, #2
 800adda:	9307      	strge	r3, [sp, #28]
 800addc:	9307      	strlt	r3, [sp, #28]
 800adde:	bfb8      	it	lt
 800ade0:	9204      	strlt	r2, [sp, #16]
 800ade2:	7823      	ldrb	r3, [r4, #0]
 800ade4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ade6:	d10a      	bne.n	800adfe <_vfiprintf_r+0x156>
 800ade8:	7863      	ldrb	r3, [r4, #1]
 800adea:	2b2a      	cmp	r3, #42	@ 0x2a
 800adec:	d132      	bne.n	800ae54 <_vfiprintf_r+0x1ac>
 800adee:	9b03      	ldr	r3, [sp, #12]
 800adf0:	1d1a      	adds	r2, r3, #4
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	9203      	str	r2, [sp, #12]
 800adf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800adfa:	3402      	adds	r4, #2
 800adfc:	9305      	str	r3, [sp, #20]
 800adfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aed4 <_vfiprintf_r+0x22c>
 800ae02:	7821      	ldrb	r1, [r4, #0]
 800ae04:	2203      	movs	r2, #3
 800ae06:	4650      	mov	r0, sl
 800ae08:	f7f5 fa02 	bl	8000210 <memchr>
 800ae0c:	b138      	cbz	r0, 800ae1e <_vfiprintf_r+0x176>
 800ae0e:	9b04      	ldr	r3, [sp, #16]
 800ae10:	eba0 000a 	sub.w	r0, r0, sl
 800ae14:	2240      	movs	r2, #64	@ 0x40
 800ae16:	4082      	lsls	r2, r0
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	3401      	adds	r4, #1
 800ae1c:	9304      	str	r3, [sp, #16]
 800ae1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae22:	4829      	ldr	r0, [pc, #164]	@ (800aec8 <_vfiprintf_r+0x220>)
 800ae24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae28:	2206      	movs	r2, #6
 800ae2a:	f7f5 f9f1 	bl	8000210 <memchr>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d03f      	beq.n	800aeb2 <_vfiprintf_r+0x20a>
 800ae32:	4b26      	ldr	r3, [pc, #152]	@ (800aecc <_vfiprintf_r+0x224>)
 800ae34:	bb1b      	cbnz	r3, 800ae7e <_vfiprintf_r+0x1d6>
 800ae36:	9b03      	ldr	r3, [sp, #12]
 800ae38:	3307      	adds	r3, #7
 800ae3a:	f023 0307 	bic.w	r3, r3, #7
 800ae3e:	3308      	adds	r3, #8
 800ae40:	9303      	str	r3, [sp, #12]
 800ae42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae44:	443b      	add	r3, r7
 800ae46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae48:	e76a      	b.n	800ad20 <_vfiprintf_r+0x78>
 800ae4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae4e:	460c      	mov	r4, r1
 800ae50:	2001      	movs	r0, #1
 800ae52:	e7a8      	b.n	800ada6 <_vfiprintf_r+0xfe>
 800ae54:	2300      	movs	r3, #0
 800ae56:	3401      	adds	r4, #1
 800ae58:	9305      	str	r3, [sp, #20]
 800ae5a:	4619      	mov	r1, r3
 800ae5c:	f04f 0c0a 	mov.w	ip, #10
 800ae60:	4620      	mov	r0, r4
 800ae62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae66:	3a30      	subs	r2, #48	@ 0x30
 800ae68:	2a09      	cmp	r2, #9
 800ae6a:	d903      	bls.n	800ae74 <_vfiprintf_r+0x1cc>
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d0c6      	beq.n	800adfe <_vfiprintf_r+0x156>
 800ae70:	9105      	str	r1, [sp, #20]
 800ae72:	e7c4      	b.n	800adfe <_vfiprintf_r+0x156>
 800ae74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae78:	4604      	mov	r4, r0
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e7f0      	b.n	800ae60 <_vfiprintf_r+0x1b8>
 800ae7e:	ab03      	add	r3, sp, #12
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	462a      	mov	r2, r5
 800ae84:	4b12      	ldr	r3, [pc, #72]	@ (800aed0 <_vfiprintf_r+0x228>)
 800ae86:	a904      	add	r1, sp, #16
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f3af 8000 	nop.w
 800ae8e:	4607      	mov	r7, r0
 800ae90:	1c78      	adds	r0, r7, #1
 800ae92:	d1d6      	bne.n	800ae42 <_vfiprintf_r+0x19a>
 800ae94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae96:	07d9      	lsls	r1, r3, #31
 800ae98:	d405      	bmi.n	800aea6 <_vfiprintf_r+0x1fe>
 800ae9a:	89ab      	ldrh	r3, [r5, #12]
 800ae9c:	059a      	lsls	r2, r3, #22
 800ae9e:	d402      	bmi.n	800aea6 <_vfiprintf_r+0x1fe>
 800aea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aea2:	f7ff fe7d 	bl	800aba0 <__retarget_lock_release_recursive>
 800aea6:	89ab      	ldrh	r3, [r5, #12]
 800aea8:	065b      	lsls	r3, r3, #25
 800aeaa:	f53f af1f 	bmi.w	800acec <_vfiprintf_r+0x44>
 800aeae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aeb0:	e71e      	b.n	800acf0 <_vfiprintf_r+0x48>
 800aeb2:	ab03      	add	r3, sp, #12
 800aeb4:	9300      	str	r3, [sp, #0]
 800aeb6:	462a      	mov	r2, r5
 800aeb8:	4b05      	ldr	r3, [pc, #20]	@ (800aed0 <_vfiprintf_r+0x228>)
 800aeba:	a904      	add	r1, sp, #16
 800aebc:	4630      	mov	r0, r6
 800aebe:	f000 f879 	bl	800afb4 <_printf_i>
 800aec2:	e7e4      	b.n	800ae8e <_vfiprintf_r+0x1e6>
 800aec4:	0800b540 	.word	0x0800b540
 800aec8:	0800b54a 	.word	0x0800b54a
 800aecc:	00000000 	.word	0x00000000
 800aed0:	0800ac83 	.word	0x0800ac83
 800aed4:	0800b546 	.word	0x0800b546

0800aed8 <_printf_common>:
 800aed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aedc:	4616      	mov	r6, r2
 800aede:	4698      	mov	r8, r3
 800aee0:	688a      	ldr	r2, [r1, #8]
 800aee2:	690b      	ldr	r3, [r1, #16]
 800aee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aee8:	4293      	cmp	r3, r2
 800aeea:	bfb8      	it	lt
 800aeec:	4613      	movlt	r3, r2
 800aeee:	6033      	str	r3, [r6, #0]
 800aef0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aef4:	4607      	mov	r7, r0
 800aef6:	460c      	mov	r4, r1
 800aef8:	b10a      	cbz	r2, 800aefe <_printf_common+0x26>
 800aefa:	3301      	adds	r3, #1
 800aefc:	6033      	str	r3, [r6, #0]
 800aefe:	6823      	ldr	r3, [r4, #0]
 800af00:	0699      	lsls	r1, r3, #26
 800af02:	bf42      	ittt	mi
 800af04:	6833      	ldrmi	r3, [r6, #0]
 800af06:	3302      	addmi	r3, #2
 800af08:	6033      	strmi	r3, [r6, #0]
 800af0a:	6825      	ldr	r5, [r4, #0]
 800af0c:	f015 0506 	ands.w	r5, r5, #6
 800af10:	d106      	bne.n	800af20 <_printf_common+0x48>
 800af12:	f104 0a19 	add.w	sl, r4, #25
 800af16:	68e3      	ldr	r3, [r4, #12]
 800af18:	6832      	ldr	r2, [r6, #0]
 800af1a:	1a9b      	subs	r3, r3, r2
 800af1c:	42ab      	cmp	r3, r5
 800af1e:	dc26      	bgt.n	800af6e <_printf_common+0x96>
 800af20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af24:	6822      	ldr	r2, [r4, #0]
 800af26:	3b00      	subs	r3, #0
 800af28:	bf18      	it	ne
 800af2a:	2301      	movne	r3, #1
 800af2c:	0692      	lsls	r2, r2, #26
 800af2e:	d42b      	bmi.n	800af88 <_printf_common+0xb0>
 800af30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af34:	4641      	mov	r1, r8
 800af36:	4638      	mov	r0, r7
 800af38:	47c8      	blx	r9
 800af3a:	3001      	adds	r0, #1
 800af3c:	d01e      	beq.n	800af7c <_printf_common+0xa4>
 800af3e:	6823      	ldr	r3, [r4, #0]
 800af40:	6922      	ldr	r2, [r4, #16]
 800af42:	f003 0306 	and.w	r3, r3, #6
 800af46:	2b04      	cmp	r3, #4
 800af48:	bf02      	ittt	eq
 800af4a:	68e5      	ldreq	r5, [r4, #12]
 800af4c:	6833      	ldreq	r3, [r6, #0]
 800af4e:	1aed      	subeq	r5, r5, r3
 800af50:	68a3      	ldr	r3, [r4, #8]
 800af52:	bf0c      	ite	eq
 800af54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af58:	2500      	movne	r5, #0
 800af5a:	4293      	cmp	r3, r2
 800af5c:	bfc4      	itt	gt
 800af5e:	1a9b      	subgt	r3, r3, r2
 800af60:	18ed      	addgt	r5, r5, r3
 800af62:	2600      	movs	r6, #0
 800af64:	341a      	adds	r4, #26
 800af66:	42b5      	cmp	r5, r6
 800af68:	d11a      	bne.n	800afa0 <_printf_common+0xc8>
 800af6a:	2000      	movs	r0, #0
 800af6c:	e008      	b.n	800af80 <_printf_common+0xa8>
 800af6e:	2301      	movs	r3, #1
 800af70:	4652      	mov	r2, sl
 800af72:	4641      	mov	r1, r8
 800af74:	4638      	mov	r0, r7
 800af76:	47c8      	blx	r9
 800af78:	3001      	adds	r0, #1
 800af7a:	d103      	bne.n	800af84 <_printf_common+0xac>
 800af7c:	f04f 30ff 	mov.w	r0, #4294967295
 800af80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af84:	3501      	adds	r5, #1
 800af86:	e7c6      	b.n	800af16 <_printf_common+0x3e>
 800af88:	18e1      	adds	r1, r4, r3
 800af8a:	1c5a      	adds	r2, r3, #1
 800af8c:	2030      	movs	r0, #48	@ 0x30
 800af8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af92:	4422      	add	r2, r4
 800af94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af9c:	3302      	adds	r3, #2
 800af9e:	e7c7      	b.n	800af30 <_printf_common+0x58>
 800afa0:	2301      	movs	r3, #1
 800afa2:	4622      	mov	r2, r4
 800afa4:	4641      	mov	r1, r8
 800afa6:	4638      	mov	r0, r7
 800afa8:	47c8      	blx	r9
 800afaa:	3001      	adds	r0, #1
 800afac:	d0e6      	beq.n	800af7c <_printf_common+0xa4>
 800afae:	3601      	adds	r6, #1
 800afb0:	e7d9      	b.n	800af66 <_printf_common+0x8e>
	...

0800afb4 <_printf_i>:
 800afb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afb8:	7e0f      	ldrb	r7, [r1, #24]
 800afba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800afbc:	2f78      	cmp	r7, #120	@ 0x78
 800afbe:	4691      	mov	r9, r2
 800afc0:	4680      	mov	r8, r0
 800afc2:	460c      	mov	r4, r1
 800afc4:	469a      	mov	sl, r3
 800afc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800afca:	d807      	bhi.n	800afdc <_printf_i+0x28>
 800afcc:	2f62      	cmp	r7, #98	@ 0x62
 800afce:	d80a      	bhi.n	800afe6 <_printf_i+0x32>
 800afd0:	2f00      	cmp	r7, #0
 800afd2:	f000 80d1 	beq.w	800b178 <_printf_i+0x1c4>
 800afd6:	2f58      	cmp	r7, #88	@ 0x58
 800afd8:	f000 80b8 	beq.w	800b14c <_printf_i+0x198>
 800afdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800afe4:	e03a      	b.n	800b05c <_printf_i+0xa8>
 800afe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800afea:	2b15      	cmp	r3, #21
 800afec:	d8f6      	bhi.n	800afdc <_printf_i+0x28>
 800afee:	a101      	add	r1, pc, #4	@ (adr r1, 800aff4 <_printf_i+0x40>)
 800aff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aff4:	0800b04d 	.word	0x0800b04d
 800aff8:	0800b061 	.word	0x0800b061
 800affc:	0800afdd 	.word	0x0800afdd
 800b000:	0800afdd 	.word	0x0800afdd
 800b004:	0800afdd 	.word	0x0800afdd
 800b008:	0800afdd 	.word	0x0800afdd
 800b00c:	0800b061 	.word	0x0800b061
 800b010:	0800afdd 	.word	0x0800afdd
 800b014:	0800afdd 	.word	0x0800afdd
 800b018:	0800afdd 	.word	0x0800afdd
 800b01c:	0800afdd 	.word	0x0800afdd
 800b020:	0800b15f 	.word	0x0800b15f
 800b024:	0800b08b 	.word	0x0800b08b
 800b028:	0800b119 	.word	0x0800b119
 800b02c:	0800afdd 	.word	0x0800afdd
 800b030:	0800afdd 	.word	0x0800afdd
 800b034:	0800b181 	.word	0x0800b181
 800b038:	0800afdd 	.word	0x0800afdd
 800b03c:	0800b08b 	.word	0x0800b08b
 800b040:	0800afdd 	.word	0x0800afdd
 800b044:	0800afdd 	.word	0x0800afdd
 800b048:	0800b121 	.word	0x0800b121
 800b04c:	6833      	ldr	r3, [r6, #0]
 800b04e:	1d1a      	adds	r2, r3, #4
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	6032      	str	r2, [r6, #0]
 800b054:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b058:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b05c:	2301      	movs	r3, #1
 800b05e:	e09c      	b.n	800b19a <_printf_i+0x1e6>
 800b060:	6833      	ldr	r3, [r6, #0]
 800b062:	6820      	ldr	r0, [r4, #0]
 800b064:	1d19      	adds	r1, r3, #4
 800b066:	6031      	str	r1, [r6, #0]
 800b068:	0606      	lsls	r6, r0, #24
 800b06a:	d501      	bpl.n	800b070 <_printf_i+0xbc>
 800b06c:	681d      	ldr	r5, [r3, #0]
 800b06e:	e003      	b.n	800b078 <_printf_i+0xc4>
 800b070:	0645      	lsls	r5, r0, #25
 800b072:	d5fb      	bpl.n	800b06c <_printf_i+0xb8>
 800b074:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b078:	2d00      	cmp	r5, #0
 800b07a:	da03      	bge.n	800b084 <_printf_i+0xd0>
 800b07c:	232d      	movs	r3, #45	@ 0x2d
 800b07e:	426d      	negs	r5, r5
 800b080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b084:	4858      	ldr	r0, [pc, #352]	@ (800b1e8 <_printf_i+0x234>)
 800b086:	230a      	movs	r3, #10
 800b088:	e011      	b.n	800b0ae <_printf_i+0xfa>
 800b08a:	6821      	ldr	r1, [r4, #0]
 800b08c:	6833      	ldr	r3, [r6, #0]
 800b08e:	0608      	lsls	r0, r1, #24
 800b090:	f853 5b04 	ldr.w	r5, [r3], #4
 800b094:	d402      	bmi.n	800b09c <_printf_i+0xe8>
 800b096:	0649      	lsls	r1, r1, #25
 800b098:	bf48      	it	mi
 800b09a:	b2ad      	uxthmi	r5, r5
 800b09c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b09e:	4852      	ldr	r0, [pc, #328]	@ (800b1e8 <_printf_i+0x234>)
 800b0a0:	6033      	str	r3, [r6, #0]
 800b0a2:	bf14      	ite	ne
 800b0a4:	230a      	movne	r3, #10
 800b0a6:	2308      	moveq	r3, #8
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b0ae:	6866      	ldr	r6, [r4, #4]
 800b0b0:	60a6      	str	r6, [r4, #8]
 800b0b2:	2e00      	cmp	r6, #0
 800b0b4:	db05      	blt.n	800b0c2 <_printf_i+0x10e>
 800b0b6:	6821      	ldr	r1, [r4, #0]
 800b0b8:	432e      	orrs	r6, r5
 800b0ba:	f021 0104 	bic.w	r1, r1, #4
 800b0be:	6021      	str	r1, [r4, #0]
 800b0c0:	d04b      	beq.n	800b15a <_printf_i+0x1a6>
 800b0c2:	4616      	mov	r6, r2
 800b0c4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b0c8:	fb03 5711 	mls	r7, r3, r1, r5
 800b0cc:	5dc7      	ldrb	r7, [r0, r7]
 800b0ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0d2:	462f      	mov	r7, r5
 800b0d4:	42bb      	cmp	r3, r7
 800b0d6:	460d      	mov	r5, r1
 800b0d8:	d9f4      	bls.n	800b0c4 <_printf_i+0x110>
 800b0da:	2b08      	cmp	r3, #8
 800b0dc:	d10b      	bne.n	800b0f6 <_printf_i+0x142>
 800b0de:	6823      	ldr	r3, [r4, #0]
 800b0e0:	07df      	lsls	r7, r3, #31
 800b0e2:	d508      	bpl.n	800b0f6 <_printf_i+0x142>
 800b0e4:	6923      	ldr	r3, [r4, #16]
 800b0e6:	6861      	ldr	r1, [r4, #4]
 800b0e8:	4299      	cmp	r1, r3
 800b0ea:	bfde      	ittt	le
 800b0ec:	2330      	movle	r3, #48	@ 0x30
 800b0ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b0f6:	1b92      	subs	r2, r2, r6
 800b0f8:	6122      	str	r2, [r4, #16]
 800b0fa:	f8cd a000 	str.w	sl, [sp]
 800b0fe:	464b      	mov	r3, r9
 800b100:	aa03      	add	r2, sp, #12
 800b102:	4621      	mov	r1, r4
 800b104:	4640      	mov	r0, r8
 800b106:	f7ff fee7 	bl	800aed8 <_printf_common>
 800b10a:	3001      	adds	r0, #1
 800b10c:	d14a      	bne.n	800b1a4 <_printf_i+0x1f0>
 800b10e:	f04f 30ff 	mov.w	r0, #4294967295
 800b112:	b004      	add	sp, #16
 800b114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b118:	6823      	ldr	r3, [r4, #0]
 800b11a:	f043 0320 	orr.w	r3, r3, #32
 800b11e:	6023      	str	r3, [r4, #0]
 800b120:	4832      	ldr	r0, [pc, #200]	@ (800b1ec <_printf_i+0x238>)
 800b122:	2778      	movs	r7, #120	@ 0x78
 800b124:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b128:	6823      	ldr	r3, [r4, #0]
 800b12a:	6831      	ldr	r1, [r6, #0]
 800b12c:	061f      	lsls	r7, r3, #24
 800b12e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b132:	d402      	bmi.n	800b13a <_printf_i+0x186>
 800b134:	065f      	lsls	r7, r3, #25
 800b136:	bf48      	it	mi
 800b138:	b2ad      	uxthmi	r5, r5
 800b13a:	6031      	str	r1, [r6, #0]
 800b13c:	07d9      	lsls	r1, r3, #31
 800b13e:	bf44      	itt	mi
 800b140:	f043 0320 	orrmi.w	r3, r3, #32
 800b144:	6023      	strmi	r3, [r4, #0]
 800b146:	b11d      	cbz	r5, 800b150 <_printf_i+0x19c>
 800b148:	2310      	movs	r3, #16
 800b14a:	e7ad      	b.n	800b0a8 <_printf_i+0xf4>
 800b14c:	4826      	ldr	r0, [pc, #152]	@ (800b1e8 <_printf_i+0x234>)
 800b14e:	e7e9      	b.n	800b124 <_printf_i+0x170>
 800b150:	6823      	ldr	r3, [r4, #0]
 800b152:	f023 0320 	bic.w	r3, r3, #32
 800b156:	6023      	str	r3, [r4, #0]
 800b158:	e7f6      	b.n	800b148 <_printf_i+0x194>
 800b15a:	4616      	mov	r6, r2
 800b15c:	e7bd      	b.n	800b0da <_printf_i+0x126>
 800b15e:	6833      	ldr	r3, [r6, #0]
 800b160:	6825      	ldr	r5, [r4, #0]
 800b162:	6961      	ldr	r1, [r4, #20]
 800b164:	1d18      	adds	r0, r3, #4
 800b166:	6030      	str	r0, [r6, #0]
 800b168:	062e      	lsls	r6, r5, #24
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	d501      	bpl.n	800b172 <_printf_i+0x1be>
 800b16e:	6019      	str	r1, [r3, #0]
 800b170:	e002      	b.n	800b178 <_printf_i+0x1c4>
 800b172:	0668      	lsls	r0, r5, #25
 800b174:	d5fb      	bpl.n	800b16e <_printf_i+0x1ba>
 800b176:	8019      	strh	r1, [r3, #0]
 800b178:	2300      	movs	r3, #0
 800b17a:	6123      	str	r3, [r4, #16]
 800b17c:	4616      	mov	r6, r2
 800b17e:	e7bc      	b.n	800b0fa <_printf_i+0x146>
 800b180:	6833      	ldr	r3, [r6, #0]
 800b182:	1d1a      	adds	r2, r3, #4
 800b184:	6032      	str	r2, [r6, #0]
 800b186:	681e      	ldr	r6, [r3, #0]
 800b188:	6862      	ldr	r2, [r4, #4]
 800b18a:	2100      	movs	r1, #0
 800b18c:	4630      	mov	r0, r6
 800b18e:	f7f5 f83f 	bl	8000210 <memchr>
 800b192:	b108      	cbz	r0, 800b198 <_printf_i+0x1e4>
 800b194:	1b80      	subs	r0, r0, r6
 800b196:	6060      	str	r0, [r4, #4]
 800b198:	6863      	ldr	r3, [r4, #4]
 800b19a:	6123      	str	r3, [r4, #16]
 800b19c:	2300      	movs	r3, #0
 800b19e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1a2:	e7aa      	b.n	800b0fa <_printf_i+0x146>
 800b1a4:	6923      	ldr	r3, [r4, #16]
 800b1a6:	4632      	mov	r2, r6
 800b1a8:	4649      	mov	r1, r9
 800b1aa:	4640      	mov	r0, r8
 800b1ac:	47d0      	blx	sl
 800b1ae:	3001      	adds	r0, #1
 800b1b0:	d0ad      	beq.n	800b10e <_printf_i+0x15a>
 800b1b2:	6823      	ldr	r3, [r4, #0]
 800b1b4:	079b      	lsls	r3, r3, #30
 800b1b6:	d413      	bmi.n	800b1e0 <_printf_i+0x22c>
 800b1b8:	68e0      	ldr	r0, [r4, #12]
 800b1ba:	9b03      	ldr	r3, [sp, #12]
 800b1bc:	4298      	cmp	r0, r3
 800b1be:	bfb8      	it	lt
 800b1c0:	4618      	movlt	r0, r3
 800b1c2:	e7a6      	b.n	800b112 <_printf_i+0x15e>
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	4632      	mov	r2, r6
 800b1c8:	4649      	mov	r1, r9
 800b1ca:	4640      	mov	r0, r8
 800b1cc:	47d0      	blx	sl
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	d09d      	beq.n	800b10e <_printf_i+0x15a>
 800b1d2:	3501      	adds	r5, #1
 800b1d4:	68e3      	ldr	r3, [r4, #12]
 800b1d6:	9903      	ldr	r1, [sp, #12]
 800b1d8:	1a5b      	subs	r3, r3, r1
 800b1da:	42ab      	cmp	r3, r5
 800b1dc:	dcf2      	bgt.n	800b1c4 <_printf_i+0x210>
 800b1de:	e7eb      	b.n	800b1b8 <_printf_i+0x204>
 800b1e0:	2500      	movs	r5, #0
 800b1e2:	f104 0619 	add.w	r6, r4, #25
 800b1e6:	e7f5      	b.n	800b1d4 <_printf_i+0x220>
 800b1e8:	0800b551 	.word	0x0800b551
 800b1ec:	0800b562 	.word	0x0800b562

0800b1f0 <__sflush_r>:
 800b1f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1f8:	0716      	lsls	r6, r2, #28
 800b1fa:	4605      	mov	r5, r0
 800b1fc:	460c      	mov	r4, r1
 800b1fe:	d454      	bmi.n	800b2aa <__sflush_r+0xba>
 800b200:	684b      	ldr	r3, [r1, #4]
 800b202:	2b00      	cmp	r3, #0
 800b204:	dc02      	bgt.n	800b20c <__sflush_r+0x1c>
 800b206:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b208:	2b00      	cmp	r3, #0
 800b20a:	dd48      	ble.n	800b29e <__sflush_r+0xae>
 800b20c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b20e:	2e00      	cmp	r6, #0
 800b210:	d045      	beq.n	800b29e <__sflush_r+0xae>
 800b212:	2300      	movs	r3, #0
 800b214:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b218:	682f      	ldr	r7, [r5, #0]
 800b21a:	6a21      	ldr	r1, [r4, #32]
 800b21c:	602b      	str	r3, [r5, #0]
 800b21e:	d030      	beq.n	800b282 <__sflush_r+0x92>
 800b220:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b222:	89a3      	ldrh	r3, [r4, #12]
 800b224:	0759      	lsls	r1, r3, #29
 800b226:	d505      	bpl.n	800b234 <__sflush_r+0x44>
 800b228:	6863      	ldr	r3, [r4, #4]
 800b22a:	1ad2      	subs	r2, r2, r3
 800b22c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b22e:	b10b      	cbz	r3, 800b234 <__sflush_r+0x44>
 800b230:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b232:	1ad2      	subs	r2, r2, r3
 800b234:	2300      	movs	r3, #0
 800b236:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b238:	6a21      	ldr	r1, [r4, #32]
 800b23a:	4628      	mov	r0, r5
 800b23c:	47b0      	blx	r6
 800b23e:	1c43      	adds	r3, r0, #1
 800b240:	89a3      	ldrh	r3, [r4, #12]
 800b242:	d106      	bne.n	800b252 <__sflush_r+0x62>
 800b244:	6829      	ldr	r1, [r5, #0]
 800b246:	291d      	cmp	r1, #29
 800b248:	d82b      	bhi.n	800b2a2 <__sflush_r+0xb2>
 800b24a:	4a2a      	ldr	r2, [pc, #168]	@ (800b2f4 <__sflush_r+0x104>)
 800b24c:	40ca      	lsrs	r2, r1
 800b24e:	07d6      	lsls	r6, r2, #31
 800b250:	d527      	bpl.n	800b2a2 <__sflush_r+0xb2>
 800b252:	2200      	movs	r2, #0
 800b254:	6062      	str	r2, [r4, #4]
 800b256:	04d9      	lsls	r1, r3, #19
 800b258:	6922      	ldr	r2, [r4, #16]
 800b25a:	6022      	str	r2, [r4, #0]
 800b25c:	d504      	bpl.n	800b268 <__sflush_r+0x78>
 800b25e:	1c42      	adds	r2, r0, #1
 800b260:	d101      	bne.n	800b266 <__sflush_r+0x76>
 800b262:	682b      	ldr	r3, [r5, #0]
 800b264:	b903      	cbnz	r3, 800b268 <__sflush_r+0x78>
 800b266:	6560      	str	r0, [r4, #84]	@ 0x54
 800b268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b26a:	602f      	str	r7, [r5, #0]
 800b26c:	b1b9      	cbz	r1, 800b29e <__sflush_r+0xae>
 800b26e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b272:	4299      	cmp	r1, r3
 800b274:	d002      	beq.n	800b27c <__sflush_r+0x8c>
 800b276:	4628      	mov	r0, r5
 800b278:	f7ff fca2 	bl	800abc0 <_free_r>
 800b27c:	2300      	movs	r3, #0
 800b27e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b280:	e00d      	b.n	800b29e <__sflush_r+0xae>
 800b282:	2301      	movs	r3, #1
 800b284:	4628      	mov	r0, r5
 800b286:	47b0      	blx	r6
 800b288:	4602      	mov	r2, r0
 800b28a:	1c50      	adds	r0, r2, #1
 800b28c:	d1c9      	bne.n	800b222 <__sflush_r+0x32>
 800b28e:	682b      	ldr	r3, [r5, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d0c6      	beq.n	800b222 <__sflush_r+0x32>
 800b294:	2b1d      	cmp	r3, #29
 800b296:	d001      	beq.n	800b29c <__sflush_r+0xac>
 800b298:	2b16      	cmp	r3, #22
 800b29a:	d11e      	bne.n	800b2da <__sflush_r+0xea>
 800b29c:	602f      	str	r7, [r5, #0]
 800b29e:	2000      	movs	r0, #0
 800b2a0:	e022      	b.n	800b2e8 <__sflush_r+0xf8>
 800b2a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2a6:	b21b      	sxth	r3, r3
 800b2a8:	e01b      	b.n	800b2e2 <__sflush_r+0xf2>
 800b2aa:	690f      	ldr	r7, [r1, #16]
 800b2ac:	2f00      	cmp	r7, #0
 800b2ae:	d0f6      	beq.n	800b29e <__sflush_r+0xae>
 800b2b0:	0793      	lsls	r3, r2, #30
 800b2b2:	680e      	ldr	r6, [r1, #0]
 800b2b4:	bf08      	it	eq
 800b2b6:	694b      	ldreq	r3, [r1, #20]
 800b2b8:	600f      	str	r7, [r1, #0]
 800b2ba:	bf18      	it	ne
 800b2bc:	2300      	movne	r3, #0
 800b2be:	eba6 0807 	sub.w	r8, r6, r7
 800b2c2:	608b      	str	r3, [r1, #8]
 800b2c4:	f1b8 0f00 	cmp.w	r8, #0
 800b2c8:	dde9      	ble.n	800b29e <__sflush_r+0xae>
 800b2ca:	6a21      	ldr	r1, [r4, #32]
 800b2cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b2ce:	4643      	mov	r3, r8
 800b2d0:	463a      	mov	r2, r7
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	47b0      	blx	r6
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	dc08      	bgt.n	800b2ec <__sflush_r+0xfc>
 800b2da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2e2:	81a3      	strh	r3, [r4, #12]
 800b2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2ec:	4407      	add	r7, r0
 800b2ee:	eba8 0800 	sub.w	r8, r8, r0
 800b2f2:	e7e7      	b.n	800b2c4 <__sflush_r+0xd4>
 800b2f4:	20400001 	.word	0x20400001

0800b2f8 <_fflush_r>:
 800b2f8:	b538      	push	{r3, r4, r5, lr}
 800b2fa:	690b      	ldr	r3, [r1, #16]
 800b2fc:	4605      	mov	r5, r0
 800b2fe:	460c      	mov	r4, r1
 800b300:	b913      	cbnz	r3, 800b308 <_fflush_r+0x10>
 800b302:	2500      	movs	r5, #0
 800b304:	4628      	mov	r0, r5
 800b306:	bd38      	pop	{r3, r4, r5, pc}
 800b308:	b118      	cbz	r0, 800b312 <_fflush_r+0x1a>
 800b30a:	6a03      	ldr	r3, [r0, #32]
 800b30c:	b90b      	cbnz	r3, 800b312 <_fflush_r+0x1a>
 800b30e:	f7ff fa3f 	bl	800a790 <__sinit>
 800b312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d0f3      	beq.n	800b302 <_fflush_r+0xa>
 800b31a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b31c:	07d0      	lsls	r0, r2, #31
 800b31e:	d404      	bmi.n	800b32a <_fflush_r+0x32>
 800b320:	0599      	lsls	r1, r3, #22
 800b322:	d402      	bmi.n	800b32a <_fflush_r+0x32>
 800b324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b326:	f7ff fc3a 	bl	800ab9e <__retarget_lock_acquire_recursive>
 800b32a:	4628      	mov	r0, r5
 800b32c:	4621      	mov	r1, r4
 800b32e:	f7ff ff5f 	bl	800b1f0 <__sflush_r>
 800b332:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b334:	07da      	lsls	r2, r3, #31
 800b336:	4605      	mov	r5, r0
 800b338:	d4e4      	bmi.n	800b304 <_fflush_r+0xc>
 800b33a:	89a3      	ldrh	r3, [r4, #12]
 800b33c:	059b      	lsls	r3, r3, #22
 800b33e:	d4e1      	bmi.n	800b304 <_fflush_r+0xc>
 800b340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b342:	f7ff fc2d 	bl	800aba0 <__retarget_lock_release_recursive>
 800b346:	e7dd      	b.n	800b304 <_fflush_r+0xc>

0800b348 <__swhatbuf_r>:
 800b348:	b570      	push	{r4, r5, r6, lr}
 800b34a:	460c      	mov	r4, r1
 800b34c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b350:	2900      	cmp	r1, #0
 800b352:	b096      	sub	sp, #88	@ 0x58
 800b354:	4615      	mov	r5, r2
 800b356:	461e      	mov	r6, r3
 800b358:	da0d      	bge.n	800b376 <__swhatbuf_r+0x2e>
 800b35a:	89a3      	ldrh	r3, [r4, #12]
 800b35c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b360:	f04f 0100 	mov.w	r1, #0
 800b364:	bf14      	ite	ne
 800b366:	2340      	movne	r3, #64	@ 0x40
 800b368:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b36c:	2000      	movs	r0, #0
 800b36e:	6031      	str	r1, [r6, #0]
 800b370:	602b      	str	r3, [r5, #0]
 800b372:	b016      	add	sp, #88	@ 0x58
 800b374:	bd70      	pop	{r4, r5, r6, pc}
 800b376:	466a      	mov	r2, sp
 800b378:	f000 f848 	bl	800b40c <_fstat_r>
 800b37c:	2800      	cmp	r0, #0
 800b37e:	dbec      	blt.n	800b35a <__swhatbuf_r+0x12>
 800b380:	9901      	ldr	r1, [sp, #4]
 800b382:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b386:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b38a:	4259      	negs	r1, r3
 800b38c:	4159      	adcs	r1, r3
 800b38e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b392:	e7eb      	b.n	800b36c <__swhatbuf_r+0x24>

0800b394 <__smakebuf_r>:
 800b394:	898b      	ldrh	r3, [r1, #12]
 800b396:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b398:	079d      	lsls	r5, r3, #30
 800b39a:	4606      	mov	r6, r0
 800b39c:	460c      	mov	r4, r1
 800b39e:	d507      	bpl.n	800b3b0 <__smakebuf_r+0x1c>
 800b3a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	6123      	str	r3, [r4, #16]
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	6163      	str	r3, [r4, #20]
 800b3ac:	b003      	add	sp, #12
 800b3ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3b0:	ab01      	add	r3, sp, #4
 800b3b2:	466a      	mov	r2, sp
 800b3b4:	f7ff ffc8 	bl	800b348 <__swhatbuf_r>
 800b3b8:	9f00      	ldr	r7, [sp, #0]
 800b3ba:	4605      	mov	r5, r0
 800b3bc:	4639      	mov	r1, r7
 800b3be:	4630      	mov	r0, r6
 800b3c0:	f7ff f8ce 	bl	800a560 <_malloc_r>
 800b3c4:	b948      	cbnz	r0, 800b3da <__smakebuf_r+0x46>
 800b3c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ca:	059a      	lsls	r2, r3, #22
 800b3cc:	d4ee      	bmi.n	800b3ac <__smakebuf_r+0x18>
 800b3ce:	f023 0303 	bic.w	r3, r3, #3
 800b3d2:	f043 0302 	orr.w	r3, r3, #2
 800b3d6:	81a3      	strh	r3, [r4, #12]
 800b3d8:	e7e2      	b.n	800b3a0 <__smakebuf_r+0xc>
 800b3da:	89a3      	ldrh	r3, [r4, #12]
 800b3dc:	6020      	str	r0, [r4, #0]
 800b3de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3e2:	81a3      	strh	r3, [r4, #12]
 800b3e4:	9b01      	ldr	r3, [sp, #4]
 800b3e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b3ea:	b15b      	cbz	r3, 800b404 <__smakebuf_r+0x70>
 800b3ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	f000 f81d 	bl	800b430 <_isatty_r>
 800b3f6:	b128      	cbz	r0, 800b404 <__smakebuf_r+0x70>
 800b3f8:	89a3      	ldrh	r3, [r4, #12]
 800b3fa:	f023 0303 	bic.w	r3, r3, #3
 800b3fe:	f043 0301 	orr.w	r3, r3, #1
 800b402:	81a3      	strh	r3, [r4, #12]
 800b404:	89a3      	ldrh	r3, [r4, #12]
 800b406:	431d      	orrs	r5, r3
 800b408:	81a5      	strh	r5, [r4, #12]
 800b40a:	e7cf      	b.n	800b3ac <__smakebuf_r+0x18>

0800b40c <_fstat_r>:
 800b40c:	b538      	push	{r3, r4, r5, lr}
 800b40e:	4d07      	ldr	r5, [pc, #28]	@ (800b42c <_fstat_r+0x20>)
 800b410:	2300      	movs	r3, #0
 800b412:	4604      	mov	r4, r0
 800b414:	4608      	mov	r0, r1
 800b416:	4611      	mov	r1, r2
 800b418:	602b      	str	r3, [r5, #0]
 800b41a:	f7f6 f85c 	bl	80014d6 <_fstat>
 800b41e:	1c43      	adds	r3, r0, #1
 800b420:	d102      	bne.n	800b428 <_fstat_r+0x1c>
 800b422:	682b      	ldr	r3, [r5, #0]
 800b424:	b103      	cbz	r3, 800b428 <_fstat_r+0x1c>
 800b426:	6023      	str	r3, [r4, #0]
 800b428:	bd38      	pop	{r3, r4, r5, pc}
 800b42a:	bf00      	nop
 800b42c:	20013ecc 	.word	0x20013ecc

0800b430 <_isatty_r>:
 800b430:	b538      	push	{r3, r4, r5, lr}
 800b432:	4d06      	ldr	r5, [pc, #24]	@ (800b44c <_isatty_r+0x1c>)
 800b434:	2300      	movs	r3, #0
 800b436:	4604      	mov	r4, r0
 800b438:	4608      	mov	r0, r1
 800b43a:	602b      	str	r3, [r5, #0]
 800b43c:	f7f6 f85b 	bl	80014f6 <_isatty>
 800b440:	1c43      	adds	r3, r0, #1
 800b442:	d102      	bne.n	800b44a <_isatty_r+0x1a>
 800b444:	682b      	ldr	r3, [r5, #0]
 800b446:	b103      	cbz	r3, 800b44a <_isatty_r+0x1a>
 800b448:	6023      	str	r3, [r4, #0]
 800b44a:	bd38      	pop	{r3, r4, r5, pc}
 800b44c:	20013ecc 	.word	0x20013ecc

0800b450 <_init>:
 800b450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b452:	bf00      	nop
 800b454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b456:	bc08      	pop	{r3}
 800b458:	469e      	mov	lr, r3
 800b45a:	4770      	bx	lr

0800b45c <_fini>:
 800b45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45e:	bf00      	nop
 800b460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b462:	bc08      	pop	{r3}
 800b464:	469e      	mov	lr, r3
 800b466:	4770      	bx	lr
