Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  9 17:24:50 2022
| Host         : DESKTOP-MA229FL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  177         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (268)
5. checking no_input_delay (8)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: CLKDIVIDER/curCounter_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (268)
--------------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  293          inf        0.000                      0                  293           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           293 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 currentMode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.629ns  (logic 5.108ns (40.452%)  route 7.520ns (59.548%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  currentMode_reg[2]/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  currentMode_reg[2]/Q
                         net (fo=44, routed)          2.876     3.332    StOpWaTcH/Q[2]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.456 r  StOpWaTcH/remTenSec[1]_i_1/O
                         net (fo=2, routed)           0.810     4.266    StOpWaTcH/p_2_in[1]
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.390 r  StOpWaTcH/SSD_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.938     5.328    StOpWaTcH/SSD_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.452 r  StOpWaTcH/SSD_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.452    WATCH/SSD_OBUF[2]_inst_i_1_3
    SLICE_X62Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.669 r  WATCH/SSD_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     6.500    WATCH/displayNumber[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.329     6.829 r  WATCH/SSD_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.894    SSD_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.629 r  SSD_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.629    SSD[6]
    U7                                                                r  SSD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKDIVIDER/curCounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.522ns  (logic 5.078ns (40.556%)  route 7.443ns (59.444%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  CLKDIVIDER/curCounter_reg[18]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CLKDIVIDER/curCounter_reg[18]/Q
                         net (fo=37, routed)          2.932     3.388    ALARM/curCounter_reg[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.512 r  ALARM/SSD_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.766     4.278    ALARM/SSD_OBUF[6]_inst_i_44_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.402 r  ALARM/SSD_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     5.418    StOpWaTcH/SSD_OBUF[6]_inst_i_4
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.542 r  StOpWaTcH/SSD_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.542    WATCH/SSD_OBUF[2]_inst_i_1_2
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.759 r  WATCH/SSD_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.011     6.770    WATCH/displayNumber[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.327     7.097 r  WATCH/SSD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     8.815    SSD_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    12.522 r  SSD_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.522    SSD[5]
    V5                                                                r  SSD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKDIVIDER/curCounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.502ns  (logic 5.116ns (40.917%)  route 7.387ns (59.083%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  CLKDIVIDER/curCounter_reg[18]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CLKDIVIDER/curCounter_reg[18]/Q
                         net (fo=37, routed)          2.932     3.388    ALARM/curCounter_reg[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.512 r  ALARM/SSD_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.766     4.278    ALARM/SSD_OBUF[6]_inst_i_44_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.402 r  ALARM/SSD_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     5.418    StOpWaTcH/SSD_OBUF[6]_inst_i_4
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.542 r  StOpWaTcH/SSD_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.542    WATCH/SSD_OBUF[2]_inst_i_1_2
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.759 r  WATCH/SSD_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.010     6.769    WATCH/displayNumber[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.327     7.096 r  WATCH/SSD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.759    SSD_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.502 r  SSD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.502    SSD[3]
    V8                                                                r  SSD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKDIVIDER/curCounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 4.873ns (39.218%)  route 7.553ns (60.782%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  CLKDIVIDER/curCounter_reg[18]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CLKDIVIDER/curCounter_reg[18]/Q
                         net (fo=37, routed)          2.932     3.388    ALARM/curCounter_reg[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.512 r  ALARM/SSD_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.766     4.278    ALARM/SSD_OBUF[6]_inst_i_44_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.402 r  ALARM/SSD_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     5.418    StOpWaTcH/SSD_OBUF[6]_inst_i_4
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.542 r  StOpWaTcH/SSD_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.542    WATCH/SSD_OBUF[2]_inst_i_1_2
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.759 r  WATCH/SSD_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.011     6.770    WATCH/displayNumber[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.299     7.069 r  WATCH/SSD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.828     8.897    SSD_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.426 r  SSD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.426    SSD[1]
    W6                                                                r  SSD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLKDIVIDER/curCounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.271ns  (logic 4.879ns (39.763%)  route 7.392ns (60.237%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  CLKDIVIDER/curCounter_reg[18]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CLKDIVIDER/curCounter_reg[18]/Q
                         net (fo=37, routed)          2.932     3.388    ALARM/curCounter_reg[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.512 r  ALARM/SSD_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.766     4.278    ALARM/SSD_OBUF[6]_inst_i_44_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I4_O)        0.124     4.402 r  ALARM/SSD_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.016     5.418    StOpWaTcH/SSD_OBUF[6]_inst_i_4
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.542 r  StOpWaTcH/SSD_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     5.542    WATCH/SSD_OBUF[2]_inst_i_1_2
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.759 r  WATCH/SSD_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.010     6.769    WATCH/displayNumber[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.299     7.068 r  WATCH/SSD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.736    SSD_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.271 r  SSD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.271    SSD[2]
    U8                                                                r  SSD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentMode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.197ns  (logic 4.855ns (39.802%)  route 7.343ns (60.198%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  currentMode_reg[2]/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  currentMode_reg[2]/Q
                         net (fo=44, routed)          2.927     3.383    StOpWaTcH/Q[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.507 r  StOpWaTcH/remTenSec[2]_i_1/O
                         net (fo=2, routed)           0.670     4.177    StOpWaTcH/p_2_in[2]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.301 r  StOpWaTcH/SSD_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.998     5.299    StOpWaTcH/SSD_OBUF[6]_inst_i_31_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.423 r  StOpWaTcH/SSD_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.423    WATCH/SSD_OBUF[2]_inst_i_1_1
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     5.640 r  WATCH/SSD_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     6.468    WATCH/displayNumber[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.299     6.767 r  WATCH/SSD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920     8.687    SSD_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.197 r  SSD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.197    SSD[0]
    W7                                                                r  SSD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentMode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.132ns  (logic 4.864ns (40.092%)  route 7.268ns (59.908%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE                         0.000     0.000 r  currentMode_reg[2]/C
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  currentMode_reg[2]/Q
                         net (fo=44, routed)          2.876     3.332    StOpWaTcH/Q[2]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.456 f  StOpWaTcH/remTenSec[1]_i_1/O
                         net (fo=2, routed)           0.810     4.266    StOpWaTcH/p_2_in[1]
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.390 f  StOpWaTcH/SSD_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.938     5.328    StOpWaTcH/SSD_OBUF[6]_inst_i_23_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.452 f  StOpWaTcH/SSD_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.452    WATCH/SSD_OBUF[2]_inst_i_1_3
    SLICE_X62Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     5.669 f  WATCH/SSD_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.831     6.500    WATCH/displayNumber[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.299     6.799 r  WATCH/SSD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.612    SSD_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.132 r  SSD_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.132    SSD[4]
    U5                                                                r  SSD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentMode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.983ns  (logic 4.322ns (43.296%)  route 5.661ns (56.704%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE                         0.000     0.000 r  currentMode_reg[3]/C
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  currentMode_reg[3]/Q
                         net (fo=46, routed)          1.131     1.587    led_OBUF[15]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.739 r  led_OBUF[9]_inst_i_1/O
                         net (fo=10, routed)          4.530     6.269    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.714     9.983 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.983    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentMode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.346ns (43.994%)  route 5.532ns (56.006%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE                         0.000     0.000 r  currentMode_reg[3]/C
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  currentMode_reg[3]/Q
                         net (fo=46, routed)          1.131     1.587    led_OBUF[15]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.739 r  led_OBUF[9]_inst_i_1/O
                         net (fo=10, routed)          4.402     6.140    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.738     9.878 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.878    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentMode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.837ns  (logic 4.317ns (43.881%)  route 5.521ns (56.119%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE                         0.000     0.000 r  currentMode_reg[3]/C
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  currentMode_reg[3]/Q
                         net (fo=46, routed)          1.131     1.587    led_OBUF[15]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.739 r  led_OBUF[9]_inst_i_1/O
                         net (fo=10, routed)          4.390     6.129    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.709     9.837 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.837    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WATCH/currentHundredYear_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/currentHundredYear_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  WATCH/currentHundredYear_reg[2]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WATCH/currentHundredYear_reg[2]/Q
                         net (fo=5, routed)           0.101     0.242    WATCH/p_5_in[2]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.287 r  WATCH/currentHundredYear[3]_i_1/O
                         net (fo=1, routed)           0.000     0.287    WATCH/currentHundredYear[3]_i_1_n_0
    SLICE_X64Y20         FDSE                                         r  WATCH/currentHundredYear_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/cur24Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            WATCH/cur24Cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDSE                         0.000     0.000 r  WATCH/cur24Cnt_reg[0]/C
    SLICE_X59Y23         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  WATCH/cur24Cnt_reg[0]/Q
                         net (fo=5, routed)           0.119     0.260    WATCH/cur24Cnt[0]
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.305 r  WATCH/cur24Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.305    WATCH/cur24Cnt[3]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  WATCH/cur24Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/cur24Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/cur24Cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  WATCH/cur24Cnt_reg[3]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  WATCH/cur24Cnt_reg[3]/Q
                         net (fo=12, routed)          0.120     0.261    WATCH/cur24Cnt[3]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.045     0.306 r  WATCH/cur24Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    WATCH/cur24Cnt[0]_i_1_n_0
    SLICE_X59Y23         FDSE                                         r  WATCH/cur24Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/cur24Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/cur24Cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  WATCH/cur24Cnt_reg[3]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  WATCH/cur24Cnt_reg[3]/Q
                         net (fo=12, routed)          0.121     0.262    WATCH/cur24Cnt[3]
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.045     0.307 r  WATCH/cur24Cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    WATCH/cur24Cnt[2]_i_1__0_n_0
    SLICE_X59Y23         FDSE                                         r  WATCH/cur24Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/cur24Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/cur24Cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  WATCH/cur24Cnt_reg[3]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  WATCH/cur24Cnt_reg[3]/Q
                         net (fo=12, routed)          0.120     0.261    WATCH/cur24Cnt[3]
    SLICE_X59Y23         LUT4 (Prop_lut4_I3_O)        0.048     0.309 r  WATCH/cur24Cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    WATCH/cur24Cnt[1]_i_1__0_n_0
    SLICE_X59Y23         FDSE                                         r  WATCH/cur24Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/cur24Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/cur24Cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  WATCH/cur24Cnt_reg[3]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WATCH/cur24Cnt_reg[3]/Q
                         net (fo=12, routed)          0.121     0.262    WATCH/cur24Cnt[3]
    SLICE_X59Y23         LUT5 (Prop_lut5_I4_O)        0.049     0.311 r  WATCH/cur24Cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.311    WATCH/cur24Cnt[4]_i_2__0_n_0
    SLICE_X59Y23         FDSE                                         r  WATCH/cur24Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/curDate_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/curDate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  WATCH/curDate_reg[0]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WATCH/curDate_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    WATCH/curDate_reg_n_0_[0]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  WATCH/curDate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    WATCH/curDate[1]_i_1_n_0
    SLICE_X60Y18         FDRE                                         r  WATCH/curDate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/currentUnitMonth_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/currentUnitMonth_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  WATCH/currentUnitMonth_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WATCH/currentUnitMonth_reg[0]/Q
                         net (fo=6, routed)           0.133     0.274    WATCH/p_9_in[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.045     0.319 r  WATCH/currentUnitMonth[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    WATCH/nextUnitMonth[1]
    SLICE_X60Y20         FDRE                                         r  WATCH/currentUnitMonth_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StOpWaTcH/curAccUnitSec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            StOpWaTcH/remUnitSec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.221%)  route 0.133ns (41.779%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  StOpWaTcH/curAccUnitSec_reg[1]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  StOpWaTcH/curAccUnitSec_reg[1]/Q
                         net (fo=7, routed)           0.133     0.274    StOpWaTcH/curAccUnitSec[1]
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  StOpWaTcH/remUnitSec[1]_i_1/O
                         net (fo=2, routed)           0.000     0.319    StOpWaTcH/p_3_in[1]
    SLICE_X61Y25         FDRE                                         r  StOpWaTcH/remUnitSec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WATCH/currentUnitMonth_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WATCH/currentUnitMonth_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  WATCH/currentUnitMonth_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WATCH/currentUnitMonth_reg[0]/Q
                         net (fo=6, routed)           0.137     0.278    WATCH/p_9_in[0]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  WATCH/currentUnitMonth[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    WATCH/nextUnitMonth[2]
    SLICE_X60Y20         FDRE                                         r  WATCH/currentUnitMonth_reg[2]/D
  -------------------------------------------------------------------    -------------------





