{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667927659491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667927659498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 19:14:19 2022 " "Processing started: Tue Nov 08 19:14:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667927659498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927659498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Graphics -c VGA_Graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Graphics -c VGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927659498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667927659814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667927659814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB-arc " "Found design unit 1: TB-arc" {  } { { "TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669329 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Sync-arc " "Found design unit 1: VGA_Sync-arc" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669331 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Found entity 1: VGA_Sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_synctimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_synctimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SyncTimer-arc " "Found design unit 1: VGA_SyncTimer-arc" {  } { { "VGA_SyncTimer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_SyncTimer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669332 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SyncTimer " "Found entity 1: VGA_SyncTimer" {  } { { "VGA_SyncTimer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_SyncTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frame_Buffer-arc " "Found design unit 1: Frame_Buffer-arc" {  } { { "Frame_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Frame_Buffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frame_Buffer " "Found entity 1: Frame_Buffer" {  } { { "Frame_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Frame_Buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasteriser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rasteriser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rasteriser-arc " "Found design unit 1: Rasteriser-arc" {  } { { "Rasteriser.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Rasteriser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rasteriser " "Found entity 1: Rasteriser" {  } { { "Rasteriser.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Rasteriser.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsipelinesm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphicsipelinesm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Graphics_pipeline_SM-arc " "Found design unit 1: Graphics_pipeline_SM-arc" {  } { { "GraphicsipelineSM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/GraphicsipelineSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Graphics_pipeline_SM " "Found entity 1: Graphics_pipeline_SM" {  } { { "GraphicsipelineSM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/GraphicsipelineSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arc " "Found design unit 1: RAM-arc" {  } { { "RAM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669338 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareadinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datareadinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Read_Interface-arc " "Found design unit 1: Data_Read_Interface-arc" {  } { { "DataReadInterface.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadInterface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Read_Interface " "Found entity 1: Data_Read_Interface" {  } { { "DataReadInterface.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareadtb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datareadtb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataReadTB-arc " "Found design unit 1: DataReadTB-arc" {  } { { "DataReadTB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadTB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669340 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataReadTB " "Found entity 1: DataReadTB" {  } { { "DataReadTB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadTB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenspacetransform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file screenspacetransform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScreenSpaceTransform-arc " "Found design unit 1: ScreenSpaceTransform-arc" {  } { { "ScreenSpaceTransform.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/ScreenSpaceTransform.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669342 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScreenSpaceTransform " "Found entity 1: ScreenSpaceTransform" {  } { { "ScreenSpaceTransform.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/ScreenSpaceTransform.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triglut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triglut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrigLUT-SinLUT " "Found design unit 1: TrigLUT-SinLUT" {  } { { "TrigLUT.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TrigLUT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669343 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrigLUT " "Found entity 1: TrigLUT" {  } { { "TrigLUT.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TrigLUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927669343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669343 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "screenPointX ScreenSpaceTransform.vhd(60) " "VHDL error at ScreenSpaceTransform.vhd(60): can't write to interface object \"screenPointX\" of mode IN" {  } { { "ScreenSpaceTransform.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/ScreenSpaceTransform.vhd" 60 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1667927669345 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667927669446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 19:14:29 2022 " "Processing ended: Tue Nov 08 19:14:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667927669446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667927669446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667927669446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927669446 ""}
