
*** Running vivado
    with args -log ext_platform_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ext_platform_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ext_platform_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37687
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top ext_platform_wrapper -part xcvc1902-vsva2197-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_intc_0_0/ext_platform_axi_intc_0_0.dcp' for cell 'ext_platform_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/ext_platform_cips_noc_0.dcp' for cell 'ext_platform_i/cips_noc'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0.dcp' for cell 'ext_platform_i/clk_wizard_0'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/ext_platform_icn_ctrl_0.dcp' for cell 'ext_platform_i/icn_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_krnl_vadd_1_0/ext_platform_krnl_vadd_1_0.dcp' for cell 'ext_platform_i/krnl_vadd_1'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/ext_platform_noc_ddr4_0.dcp' for cell 'ext_platform_i/noc_ddr4'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/ext_platform_noc_lpddr4_0.dcp' for cell 'ext_platform_i/noc_lpddr4'
INFO: [Project 1-454] Reading design checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_proc_sys_reset_0_0/ext_platform_proc_sys_reset_0_0.dcp' for cell 'ext_platform_i/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3088.371 ; gain = 4.000 ; free physical = 22873 ; free virtual = 38356
INFO: [Netlist 29-17] Analyzing 942 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/synth_1/ext_platform_wrapper/ext_platform_wrapper.ncr'
Reading AI Engine Project File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform.aieprj' for cell 'ext_platform_i'
Reading Logical Architecture File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/logical_arch_aie.larch' for cell 'ext_platform_i/ai_engine_0'
Reading Traffic File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/nsln/ext_platform.nts' for cell 'ext_platform_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 14 insts (0 INI), 31 paths (0 INI). After Merge: 14 insts (0 INI), 31 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/nsln/ext_platform.ncr' for cell 'ext_platform_i'
INFO: [Constraints 18-5243] Reading ELF File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_3/ip_0/bd_b0c5_MC0_ddrc_0_phy_ddrmc.elf' for cell 'ext_platform_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/ip/ip_0/ip_0/bd_f0b4_MC1_ddrc_0_phy_ddrmc.elf' for cell 'ext_platform_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/ip/ip_1/ip_0/bd_f0b4_MC0_ddrc_0_phy_ddrmc.elf' for cell 'ext_platform_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0_board.xdc] for cell 'ext_platform_i/clk_wizard_0/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0_board.xdc] for cell 'ext_platform_i/clk_wizard_0/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_proc_sys_reset_0_0/ext_platform_proc_sys_reset_0_0.xdc] for cell 'ext_platform_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_proc_sys_reset_0_0/ext_platform_proc_sys_reset_0_0.xdc] for cell 'ext_platform_i/proc_sys_reset_0/U0'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_proc_sys_reset_0_0/ext_platform_proc_sys_reset_0_0_board.xdc] for cell 'ext_platform_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_proc_sys_reset_0_0/ext_platform_proc_sys_reset_0_0_board.xdc] for cell 'ext_platform_i/proc_sys_reset_0/U0'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/ext_platform_noc_lpddr4_0.xdc] for cell 'ext_platform_i/noc_lpddr4/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/ext_platform_noc_lpddr4_0.xdc] for cell 'ext_platform_i/noc_lpddr4/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/ext_platform_noc_lpddr4_0_board.xdc] for cell 'ext_platform_i/noc_lpddr4/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/ext_platform_noc_lpddr4_0_board.xdc] for cell 'ext_platform_i/noc_lpddr4/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/ip/ip_1/hdl/par/bd_f0b4_MC0_ddrc_0_ip.xdc] for cell 'ext_platform_i/noc_lpddr4/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/ip/ip_1/hdl/par/bd_f0b4_MC0_ddrc_0_ip.xdc] for cell 'ext_platform_i/noc_lpddr4/inst/MC0_ddrc/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/ip/ip_0/hdl/par/bd_f0b4_MC1_ddrc_0_ip.xdc] for cell 'ext_platform_i/noc_lpddr4/inst/MC1_ddrc/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/ip/ip_0/hdl/par/bd_f0b4_MC1_ddrc_0_ip.xdc] for cell 'ext_platform_i/noc_lpddr4/inst/MC1_ddrc/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/ext_platform_noc_ddr4_0.xdc] for cell 'ext_platform_i/noc_ddr4/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/ext_platform_noc_ddr4_0.xdc] for cell 'ext_platform_i/noc_ddr4/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/ext_platform_noc_ddr4_0_board.xdc] for cell 'ext_platform_i/noc_ddr4/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/ext_platform_noc_ddr4_0_board.xdc] for cell 'ext_platform_i/noc_ddr4/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_3/hdl/par/bd_b0c5_MC0_ddrc_0_ip.xdc] for cell 'ext_platform_i/noc_ddr4/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_3/hdl/par/bd_b0c5_MC0_ddrc_0_ip.xdc] for cell 'ext_platform_i/noc_ddr4/inst/MC0_ddrc/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_2/xdc/bd_b0c5_S00_AXI_nmu_0.xdc] for cell 'ext_platform_i/noc_ddr4/inst/S00_AXI_nmu/bd_b0c5_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_2/xdc/bd_b0c5_S00_AXI_nmu_0.xdc] for cell 'ext_platform_i/noc_ddr4/inst/S00_AXI_nmu/bd_b0c5_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_0/xdc/bd_b0c5_S01_AXI_nmu_0.xdc] for cell 'ext_platform_i/noc_ddr4/inst/S01_AXI_nmu/bd_b0c5_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/ip/ip_0/xdc/bd_b0c5_S01_AXI_nmu_0.xdc] for cell 'ext_platform_i/noc_ddr4/inst/S01_AXI_nmu/bd_b0c5_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/ip/ip_1/bd_54a1_psr_aclk_0.xdc] for cell 'ext_platform_i/icn_ctrl/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/ip/ip_1/bd_54a1_psr_aclk_0.xdc] for cell 'ext_platform_i/icn_ctrl/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/ip/ip_1/bd_54a1_psr_aclk_0_board.xdc] for cell 'ext_platform_i/icn_ctrl/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/ip/ip_1/bd_54a1_psr_aclk_0_board.xdc] for cell 'ext_platform_i/icn_ctrl/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0.xdc] for cell 'ext_platform_i/clk_wizard_0/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0.xdc] for cell 'ext_platform_i/clk_wizard_0/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_intc_0_0/ext_platform_axi_intc_0_0.xdc] for cell 'ext_platform_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_intc_0_0/ext_platform_axi_intc_0_0.xdc] for cell 'ext_platform_i/axi_intc_0/U0'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/ext_platform_cips_noc_0.xdc] for cell 'ext_platform_i/cips_noc/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/ext_platform_cips_noc_0.xdc] for cell 'ext_platform_i/cips_noc/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/ext_platform_cips_noc_0_board.xdc] for cell 'ext_platform_i/cips_noc/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/ext_platform_cips_noc_0_board.xdc] for cell 'ext_platform_i/cips_noc/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_9/xdc/bd_07f8_M00_AXI_nsu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/M00_AXI_nsu/bd_07f8_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_9/xdc/bd_07f8_M00_AXI_nsu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/M00_AXI_nsu/bd_07f8_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_8/xdc/bd_07f8_S04_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S04_AXI_nmu/bd_07f8_S04_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_8/xdc/bd_07f8_S04_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S04_AXI_nmu/bd_07f8_S04_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_7/xdc/bd_07f8_S02_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S02_AXI_nmu/bd_07f8_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_7/xdc/bd_07f8_S02_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S02_AXI_nmu/bd_07f8_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_6/xdc/bd_07f8_S00_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S00_AXI_nmu/bd_07f8_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_6/xdc/bd_07f8_S00_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S00_AXI_nmu/bd_07f8_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_5/xdc/bd_07f8_S05_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S05_AXI_nmu/bd_07f8_S05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_5/xdc/bd_07f8_S05_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S05_AXI_nmu/bd_07f8_S05_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_4/xdc/bd_07f8_S03_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S03_AXI_nmu/bd_07f8_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_4/xdc/bd_07f8_S03_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S03_AXI_nmu/bd_07f8_S03_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_3/xdc/bd_07f8_S01_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S01_AXI_nmu/bd_07f8_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_3/xdc/bd_07f8_S01_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S01_AXI_nmu/bd_07f8_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_2/xdc/bd_07f8_S06_AXI_rpu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S06_AXI_rpu/bd_07f8_S06_AXI_rpu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_2/xdc/bd_07f8_S06_AXI_rpu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S06_AXI_rpu/bd_07f8_S06_AXI_rpu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_0/xdc/bd_07f8_S07_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S07_AXI_nmu/bd_07f8_S07_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/ip/ip_0/xdc/bd_07f8_S07_AXI_nmu_0.xdc] for cell 'ext_platform_i/cips_noc/inst/S07_AXI_nmu/bd_07f8_S07_AXI_nmu_0_top_INST'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'ext_platform_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'ext_platform_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/ip/ip_0/bd_a86f_pspmc_0_0.xdc] for cell 'ext_platform_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/ip/ip_0/bd_a86f_pspmc_0_0.xdc] for cell 'ext_platform_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_intc_0_0/ext_platform_axi_intc_0_0_clocks.xdc] for cell 'ext_platform_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_axi_intc_0_0/ext_platform_axi_intc_0_0_clocks.xdc] for cell 'ext_platform_i/axi_intc_0/U0'
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0_late.xdc] for cell 'ext_platform_i/clk_wizard_0/inst'
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ip/ext_platform_clk_wizard_0_0/ext_platform_clk_wizard_0_0_late.xdc] for cell 'ext_platform_i/clk_wizard_0/inst'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.871 ; gain = 0.000 ; free physical = 22219 ; free virtual = 37824
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 921 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 908 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 13 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3807.871 ; gain = 1617.562 ; free physical = 22219 ; free virtual = 37824
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/output/_user_impl_clk.xdc]
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 4001
   registers : 4289
   brams     : 1.5
   dsps      : 0
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3871.902 ; gain = 64.031 ; free physical = 22161 ; free virtual = 37798

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1922d81f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4598.949 ; gain = 727.047 ; free physical = 21567 ; free virtual = 37226

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_f0b4_MC1_ddrc_0_phy, cache-ID = 323f46ed98d5e3fd
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_f0b4_MC0_ddrc_0_phy, cache-ID = 510f7884c3176a98
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_b0c5_MC0_ddrc_0_phy, cache-ID = ad91bdbbb650aa86
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4871.652 ; gain = 0.000 ; free physical = 20824 ; free virtual = 36739
Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 26637dfef

Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 4871.652 ; gain = 74.750 ; free physical = 20830 ; free virtual = 36745
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 100 pins
INFO: [Opt 31-138] Pushed 57 inverter(s) to 204 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ee7e3a6f

Time (s): cpu = 00:01:53 ; elapsed = 00:02:02 . Memory (MB): peak = 4951.652 ; gain = 154.750 ; free physical = 20739 ; free virtual = 36661
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1a82d940f

Time (s): cpu = 00:01:53 ; elapsed = 00:02:02 . Memory (MB): peak = 4951.652 ; gain = 154.750 ; free physical = 20738 ; free virtual = 36660
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 147c9e9be

Time (s): cpu = 00:01:53 ; elapsed = 00:02:03 . Memory (MB): peak = 4951.652 ; gain = 154.750 ; free physical = 20725 ; free virtual = 36653
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 221 cells
INFO: [Opt 31-1021] In phase Sweep, 830 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 147c9e9be

Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 4983.668 ; gain = 186.766 ; free physical = 20780 ; free virtual = 36705
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1d8d58145

Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 4983.668 ; gain = 186.766 ; free physical = 20779 ; free virtual = 36703
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 12adb1b4e

Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 4983.668 ; gain = 186.766 ; free physical = 20779 ; free virtual = 36702
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 143 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              68  |                                             81  |
|  Constant propagation         |               2  |               6  |                                             80  |
|  Sweep                        |               0  |             221  |                                            830  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            143  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4983.668 ; gain = 0.000 ; free physical = 20768 ; free virtual = 36697
Ending Logic Optimization Task | Checksum: 1d8cf746e

Time (s): cpu = 00:01:58 ; elapsed = 00:02:07 . Memory (MB): peak = 4983.668 ; gain = 186.766 ; free physical = 20768 ; free virtual = 36697

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d8cf746e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4983.668 ; gain = 0.000 ; free physical = 20768 ; free virtual = 36697

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4983.668 ; gain = 0.000 ; free physical = 20768 ; free virtual = 36697
Ending Netlist Obfuscation Task | Checksum: 1d8cf746e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4983.668 ; gain = 0.000 ; free physical = 20768 ; free virtual = 36697
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4983.668 ; gain = 1175.797 ; free physical = 20768 ; free virtual = 36697
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.527 ; gain = 0.000 ; free physical = 20821 ; free virtual = 36722
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 115bda436

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5033.527 ; gain = 0.000 ; free physical = 20821 ; free virtual = 36721
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.527 ; gain = 0.000 ; free physical = 20821 ; free virtual = 36721

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 170efbce5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 5632.980 ; gain = 599.453 ; free physical = 20264 ; free virtual = 36163

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2021a5ddb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 5854.297 ; gain = 820.770 ; free physical = 20084 ; free virtual = 35985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2021a5ddb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 5854.297 ; gain = 820.770 ; free physical = 20084 ; free virtual = 35985
Phase 1 Placer Initialization | Checksum: 2021a5ddb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 5854.297 ; gain = 820.770 ; free physical = 20079 ; free virtual = 35981

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 193186d4f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 5854.297 ; gain = 820.770 ; free physical = 20068 ; free virtual = 35970

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5854.297 ; gain = 0.000 ; free physical = 20059 ; free virtual = 35962
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1c9bff0ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 5854.297 ; gain = 820.770 ; free physical = 20058 ; free virtual = 35962

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1c9bff0ca

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 6379.281 ; gain = 1345.754 ; free physical = 19073 ; free virtual = 35390

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2112194c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 6411.297 ; gain = 1377.770 ; free physical = 19071 ; free virtual = 35389

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2112194c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 6411.297 ; gain = 1377.770 ; free physical = 19071 ; free virtual = 35388
Phase 2.1.1 Partition Driven Placement | Checksum: 2112194c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 6411.297 ; gain = 1377.770 ; free physical = 19071 ; free virtual = 35388
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: dbd94f62
NoC Constraints | Checksum: 76834eb4
NoC Incremental Solution | Checksum: 3b94139f
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 3a81cb47
Phase 2.1 Floorplanning | Checksum: 149ff0c0c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 6411.297 ; gain = 1377.770 ; free physical = 19075 ; free virtual = 35387

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d8e81099

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 6411.297 ; gain = 1377.770 ; free physical = 19075 ; free virtual = 35387

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d8e81099

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 6411.297 ; gain = 1377.770 ; free physical = 19075 ; free virtual = 35387

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 26e0bad8d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:46 . Memory (MB): peak = 6587.301 ; gain = 1553.773 ; free physical = 18945 ; free virtual = 35254

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 159 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 67 nets or LUTs. Breaked 0 LUT, combined 67 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 15 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 32 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 32 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6587.301 ; gain = 0.000 ; free physical = 18950 ; free virtual = 35260
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6587.301 ; gain = 0.000 ; free physical = 18949 ; free virtual = 35259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6587.301 ; gain = 0.000 ; free physical = 18949 ; free virtual = 35259

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             67  |                    67  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    15  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             67  |                    82  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18186bf7f

Time (s): cpu = 00:01:16 ; elapsed = 00:00:48 . Memory (MB): peak = 6587.301 ; gain = 1553.773 ; free physical = 18947 ; free virtual = 35257
Phase 2.4 Global Placement Core | Checksum: aab049cf

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 6587.301 ; gain = 1553.773 ; free physical = 18942 ; free virtual = 35253
Phase 2 Global Placement | Checksum: 18c1eadea

Time (s): cpu = 00:01:26 ; elapsed = 00:00:51 . Memory (MB): peak = 6587.301 ; gain = 1553.773 ; free physical = 18941 ; free virtual = 35253

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c5e8e58

Time (s): cpu = 00:01:38 ; elapsed = 00:00:54 . Memory (MB): peak = 6587.301 ; gain = 1553.773 ; free physical = 18952 ; free virtual = 35263

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 168b1f99f

Time (s): cpu = 00:01:40 ; elapsed = 00:00:54 . Memory (MB): peak = 6587.301 ; gain = 1553.773 ; free physical = 18948 ; free virtual = 35259

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17842cb2a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:57 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18920 ; free virtual = 35234

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1c731f630

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18920 ; free virtual = 35233

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 22e36806a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18917 ; free virtual = 35230
Phase 3.3.3 Slice Area Swap | Checksum: 22e36806a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18917 ; free virtual = 35230
Phase 3.3 Small Shape DP | Checksum: 1f9c2b183

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18917 ; free virtual = 35226

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 23f943c80

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18918 ; free virtual = 35228

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f013e176

Time (s): cpu = 00:01:59 ; elapsed = 00:01:02 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18918 ; free virtual = 35228
Phase 3 Detail Placement | Checksum: 1f013e176

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 6605.297 ; gain = 1571.770 ; free physical = 18918 ; free virtual = 35228

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6613.281 ; gain = 0.000 ; free physical = 18808 ; free virtual = 35120

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ff664262

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.811 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24a3f88b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6613.281 ; gain = 0.000 ; free physical = 18866 ; free virtual = 35176
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2cf13da04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6613.281 ; gain = 0.000 ; free physical = 18866 ; free virtual = 35176
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ff664262

Time (s): cpu = 00:02:17 ; elapsed = 00:01:08 . Memory (MB): peak = 6613.281 ; gain = 1579.754 ; free physical = 18866 ; free virtual = 35176

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1ff664262

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 6613.281 ; gain = 1579.754 ; free physical = 18866 ; free virtual = 35176

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.811. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1fa3c831a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 6613.281 ; gain = 1579.754 ; free physical = 18866 ; free virtual = 35176

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 6613.281 ; gain = 1579.754 ; free physical = 18866 ; free virtual = 35176
Phase 4.1 Post Commit Optimization | Checksum: 1fa3c831a

Time (s): cpu = 00:02:17 ; elapsed = 00:01:09 . Memory (MB): peak = 6613.281 ; gain = 1579.754 ; free physical = 18866 ; free virtual = 35176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6699.281 ; gain = 0.000 ; free physical = 18772 ; free virtual = 35096

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27f10d46e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 6699.281 ; gain = 1665.754 ; free physical = 18771 ; free virtual = 35095

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27f10d46e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 6699.281 ; gain = 1665.754 ; free physical = 18771 ; free virtual = 35095
Phase 4.3 Placer Reporting | Checksum: 27f10d46e

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 6699.281 ; gain = 1665.754 ; free physical = 18770 ; free virtual = 35094

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6699.281 ; gain = 0.000 ; free physical = 18772 ; free virtual = 35092

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 6699.281 ; gain = 1665.754 ; free physical = 18772 ; free virtual = 35092
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 217cc40b4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 6699.281 ; gain = 1665.754 ; free physical = 18772 ; free virtual = 35091
Ending Placer Task | Checksum: 1b004264b

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 6699.281 ; gain = 1665.754 ; free physical = 18772 ; free virtual = 35091
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:38 ; elapsed = 00:01:21 . Memory (MB): peak = 6699.281 ; gain = 1715.613 ; free physical = 18772 ; free virtual = 35091
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 6699.281 ; gain = 0.000 ; free physical = 18700 ; free virtual = 35028
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b46ca891 ConstDB: 0 ShapeSum: 76c32c66 RouteDB: 84d45154
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6731.297 ; gain = 0.000 ; free physical = 18738 ; free virtual = 35071
Post Restoration Checksum: NetGraph: da1da13c | NumContArr: 6eb6b91b | Constraints: c1c094a2 | Timing: 0
Phase 1 Build RT Design | Checksum: 20a94eef9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 6731.297 ; gain = 0.000 ; free physical = 18758 ; free virtual = 35096

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20a94eef9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 6731.297 ; gain = 0.000 ; free physical = 18757 ; free virtual = 35096

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20a94eef9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 6731.297 ; gain = 0.000 ; free physical = 18757 ; free virtual = 35095

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21c12ecc6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 6841.320 ; gain = 110.023 ; free physical = 18633 ; free virtual = 34971

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2f79e697a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 6841.320 ; gain = 110.023 ; free physical = 18628 ; free virtual = 34971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.975  | TNS=0.000  | WHS=0.036  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18227
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13417
  Number of Partially Routed Nets     = 4810
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2756338ce

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18534 ; free virtual = 34877

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 2756338ce

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18534 ; free virtual = 34877
Phase 3.1 Global Routing | Checksum: 2756338ce

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18534 ; free virtual = 34877
Phase 3 Initial Routing | Checksum: 2701a5d38

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18531 ; free virtual = 34868

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 682
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2018da11a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18587 ; free virtual = 34924

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19f1d67f5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18587 ; free virtual = 34924
Phase 4 Rip-up And Reroute | Checksum: 19f1d67f5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18587 ; free virtual = 34924

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19f1d67f5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18587 ; free virtual = 34924

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19f1d67f5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18587 ; free virtual = 34924
Phase 5 Delay and Skew Optimization | Checksum: 19f1d67f5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18587 ; free virtual = 34924

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c8693105

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18594 ; free virtual = 34931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8693105

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18594 ; free virtual = 34931
Phase 6 Post Hold Fix | Checksum: 1c8693105

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18594 ; free virtual = 34931

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.122784 %
  Global Horizontal Routing Utilization  = 0.112839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1482d7eca

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18593 ; free virtual = 34930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1482d7eca

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18592 ; free virtual = 34929

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14711d632

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18576 ; free virtual = 34920

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.879  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14711d632

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 6870.320 ; gain = 139.023 ; free physical = 18576 ; free virtual = 34920
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 15154b771

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 6902.336 ; gain = 171.039 ; free physical = 18581 ; free virtual = 34925

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 6902.336 ; gain = 171.039 ; free physical = 18581 ; free virtual = 34925

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 6902.336 ; gain = 203.055 ; free physical = 18581 ; free virtual = 34925
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ext_platform_wrapper_timing_summary_routed.rpt -pb ext_platform_wrapper_timing_summary_routed.pb -rpx ext_platform_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

Writing Interface Constraints File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/aie_interface.aieintfsol' for cell 'ext_platform_i/ai_engine_0'
Writing Metadata file '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 6918.344 ; gain = 16.008 ; free physical = 18432 ; free virtual = 34840
INFO: [Common 17-1381] The checkpoint '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/ext_platform_wrapper_routed.dcp' has been generated.
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_write_device_image_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_device_image -force ext_platform_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 20 net(s) have no routable loads. The problem bus(es) and/or net(s) are ext_platform_i/icn_ctrl/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, ext_platform_i/icn_ctrl/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 20 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'ext_platform_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'ext_platform_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'ext_platform_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 7819904 bits
Writing CDO partition ./ext_platform_wrapper.rcdo...
Writing NPI partition ./ext_platform_wrapper.rnpi...
Generating bif file ext_platform_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 1 seconds
/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/gnu/microblaze/lin
make[3]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-317837-logictronix03-System-Product-Name/versal_plm/versal_plm_bsp'
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Compiling Xilpdi Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Compiling XilSecure Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Compiling XilPuf Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Compiling XilLoader Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Compiling XilPLMI Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Compiling XilNvm Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Compiling XilPM Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Compiling XilOcp Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Compiling XilCert Library
Finished building libraries sequentially.
make[4]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-317837-logictronix03-System-Product-Name/versal_plm/versal_plm_bsp'
make[4]: warning: -j14 forced in submake: resetting jobserver mode.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1272:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1272 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Compiling xsysmonpsv
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
make[4]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-317837-logictronix03-System-Product-Name/versal_plm/versal_plm_bsp'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating CIPS_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
make[3]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-317837-logictronix03-System-Product-Name/versal_plm/versal_plm_bsp'
make[3]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-317837-logictronix03-System-Product-Name/versal_plm'
lto-wrapper.real: warning: using serial compilation of 6 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
make[3]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-317837-logictronix03-System-Product-Name/versal_plm'
INFO: [Project 1-1179] Generating ext_platform_wrapper.bif file ...
Running bootgen.
Found bootgen at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/bin/bootgen
Running '/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/bin/bootgen -arch versal -image ext_platform_wrapper.bif -w -o ./ext_platform_wrapper.pdi'


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:02:18 ; elapsed = 00:02:13 . Memory (MB): peak = 9206.512 ; gain = 2152.102 ; free physical = 16229 ; free virtual = 32955
source /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/scripts/impl_1/_full_write_device_image_post.tcl
hw_export: set_property platform.full_pdi_file ./ext_platform_wrapper.pdi [current_project]
hw_export: output_xsa is /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/int/vpl_gen_fixed.xsa
hw_export: set design_intent and uses_pr properties
hw_export: tool_flow = SDx
INFO: [OCL_UTIL] internal step: write_hw_platform -fixed    /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/int/vpl_gen_fixed.xsa
hw_export: write_hw_platform -fixed   /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/int/vpl_gen_fixed.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/int/vpl_gen_fixed.xsa ...
Writing Interface Constraints File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/aie_interface.aieintfsol' for cell 'ext_platform_i/ai_engine_0'
Writing Metadata file '/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.gen/sources_1/bd/ext_platform/ext_platform/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Project 1-1931] Found the BD which contains AIE archive - /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/vivado/vpl/prj/prj.srcs/sources_1/bd/ext_platform/ext_platform.bd
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/workspace/vadd/build/hw/hw_link/binary_container_1/binary_container_1/int/vpl_gen_fixed.xsa
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 16:09:33 2023...
