// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
// DO NOT MODIFY THIS FILE.

// MODULE VLNV: amd.com:blockdesign:bd_0:1.0

// The following must be inserted into your Verilog file for this
// module to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.

// INST_TAG     ------ Begin cut for INSTANTIATION Template ------
bd_0 your_instance_name (
  .ap_clk(ap_clk), // input wire ap_clk
  .ap_rst_n(ap_rst_n), // input wire ap_rst_n
  .interrupt(interrupt), // output wire interrupt
  .Input_Stream_tdata(Input_Stream_tdata), // input wire [31:0] Input_Stream_tdata
  .Input_Stream_tdest(Input_Stream_tdest), // input wire [5:0] Input_Stream_tdest
  .Input_Stream_tid(Input_Stream_tid), // input wire [4:0] Input_Stream_tid
  .Input_Stream_tkeep(Input_Stream_tkeep), // input wire [3:0] Input_Stream_tkeep
  .Input_Stream_tlast(Input_Stream_tlast), // input wire [0:0] Input_Stream_tlast
  .Input_Stream_tready(Input_Stream_tready), // output wire Input_Stream_tready
  .Input_Stream_tstrb(Input_Stream_tstrb), // input wire [3:0] Input_Stream_tstrb
  .Input_Stream_tuser(Input_Stream_tuser), // input wire [2:0] Input_Stream_tuser
  .Input_Stream_tvalid(Input_Stream_tvalid), // input wire Input_Stream_tvalid
  .Output_Stream_tdata(Output_Stream_tdata), // output wire [31:0] Output_Stream_tdata
  .Output_Stream_tdest(Output_Stream_tdest), // output wire [5:0] Output_Stream_tdest
  .Output_Stream_tid(Output_Stream_tid), // output wire [4:0] Output_Stream_tid
  .Output_Stream_tkeep(Output_Stream_tkeep), // output wire [3:0] Output_Stream_tkeep
  .Output_Stream_tlast(Output_Stream_tlast), // output wire [0:0] Output_Stream_tlast
  .Output_Stream_tready(Output_Stream_tready), // input wire Output_Stream_tready
  .Output_Stream_tstrb(Output_Stream_tstrb), // output wire [3:0] Output_Stream_tstrb
  .Output_Stream_tuser(Output_Stream_tuser), // output wire [2:0] Output_Stream_tuser
  .Output_Stream_tvalid(Output_Stream_tvalid), // output wire Output_Stream_tvalid
  .s_axi_control_araddr(s_axi_control_araddr), // input wire [5:0] s_axi_control_araddr
  .s_axi_control_arready(s_axi_control_arready), // output wire s_axi_control_arready
  .s_axi_control_arvalid(s_axi_control_arvalid), // input wire s_axi_control_arvalid
  .s_axi_control_awaddr(s_axi_control_awaddr), // input wire [5:0] s_axi_control_awaddr
  .s_axi_control_awready(s_axi_control_awready), // output wire s_axi_control_awready
  .s_axi_control_awvalid(s_axi_control_awvalid), // input wire s_axi_control_awvalid
  .s_axi_control_bready(s_axi_control_bready), // input wire s_axi_control_bready
  .s_axi_control_bresp(s_axi_control_bresp), // output wire [1:0] s_axi_control_bresp
  .s_axi_control_bvalid(s_axi_control_bvalid), // output wire s_axi_control_bvalid
  .s_axi_control_rdata(s_axi_control_rdata), // output wire [31:0] s_axi_control_rdata
  .s_axi_control_rready(s_axi_control_rready), // input wire s_axi_control_rready
  .s_axi_control_rresp(s_axi_control_rresp), // output wire [1:0] s_axi_control_rresp
  .s_axi_control_rvalid(s_axi_control_rvalid), // output wire s_axi_control_rvalid
  .s_axi_control_wdata(s_axi_control_wdata), // input wire [31:0] s_axi_control_wdata
  .s_axi_control_wready(s_axi_control_wready), // output wire s_axi_control_wready
  .s_axi_control_wstrb(s_axi_control_wstrb), // input wire [3:0] s_axi_control_wstrb
  .s_axi_control_wvalid(s_axi_control_wvalid) // input wire s_axi_control_wvalid
);
// INST_TAG_END ------  End cut for INSTANTIATION Template  ------

// You must compile the wrapper file bd_0.v when simulating
// the module, bd_0. When compiling the wrapper file, be sure to
// reference the Verilog simulation library.
