
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1539.254 ; gain = 338.566 ; free physical = 5532 ; free virtual = 17673
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1579.266 ; gain = 40.012 ; free physical = 5526 ; free virtual = 17668
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d1bf5a64

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2008.758 ; gain = 1.000 ; free physical = 5075 ; free virtual = 17234
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f24052c5

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2008.758 ; gain = 1.000 ; free physical = 5075 ; free virtual = 17234
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d8c820b8

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2008.758 ; gain = 1.000 ; free physical = 5075 ; free virtual = 17233
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 264 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d8c820b8

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2008.758 ; gain = 1.000 ; free physical = 5075 ; free virtual = 17233
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d8c820b8

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2008.758 ; gain = 1.000 ; free physical = 5074 ; free virtual = 17233
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2008.758 ; gain = 0.000 ; free physical = 5074 ; free virtual = 17233
Ending Logic Optimization Task | Checksum: 18c8db364

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2008.758 ; gain = 1.000 ; free physical = 5074 ; free virtual = 17233

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20f4af804

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2008.758 ; gain = 0.000 ; free physical = 5074 ; free virtual = 17233
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2008.758 ; gain = 469.504 ; free physical = 5074 ; free virtual = 17233
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.770 ; gain = 0.000 ; free physical = 5070 ; free virtual = 17231
INFO: [Common 17-1381] The checkpoint '/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2040.773 ; gain = 0.000 ; free physical = 5055 ; free virtual = 17217
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 160f8e711

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2040.773 ; gain = 0.000 ; free physical = 5055 ; free virtual = 17217
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.773 ; gain = 0.000 ; free physical = 5056 ; free virtual = 17218

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9bd91b83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.773 ; gain = 0.000 ; free physical = 5024 ; free virtual = 17209

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 153ebd048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.785 ; gain = 3.012 ; free physical = 5007 ; free virtual = 17236

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 153ebd048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.785 ; gain = 3.012 ; free physical = 5007 ; free virtual = 17236
Phase 1 Placer Initialization | Checksum: 153ebd048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.785 ; gain = 3.012 ; free physical = 5007 ; free virtual = 17236

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 107e1beae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4827 ; free virtual = 17180

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 107e1beae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4826 ; free virtual = 17180

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15264e2e6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4713 ; free virtual = 17175

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a69ae374

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4713 ; free virtual = 17175

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a69ae374

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4713 ; free virtual = 17175

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e17a8140

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4741 ; free virtual = 17157

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 183b35707

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4741 ; free virtual = 17157

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 183b35707

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4741 ; free virtual = 17157
Phase 3 Detail Placement | Checksum: 183b35707

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4741 ; free virtual = 17157

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bc4d6648

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bc4d6648

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4885 ; free virtual = 17254
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.925. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1289c61db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4885 ; free virtual = 17254
Phase 4.1 Post Commit Optimization | Checksum: 1289c61db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4885 ; free virtual = 17254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1289c61db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4875 ; free virtual = 17245

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1289c61db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4875 ; free virtual = 17245

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f79c30e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4875 ; free virtual = 17245
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f79c30e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4875 ; free virtual = 17245
Ending Placer Task | Checksum: a708b4ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4895 ; free virtual = 17265
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.797 ; gain = 27.023 ; free physical = 4893 ; free virtual = 17263
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2067.797 ; gain = 0.000 ; free physical = 4891 ; free virtual = 17266
INFO: [Common 17-1381] The checkpoint '/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2067.797 ; gain = 0.000 ; free physical = 4873 ; free virtual = 17265
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2067.797 ; gain = 0.000 ; free physical = 4884 ; free virtual = 17276
INFO: [runtcl-4] Executing : report_control_sets -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2067.797 ; gain = 0.000 ; free physical = 4884 ; free virtual = 17275
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8dd70148 ConstDB: 0 ShapeSum: 1931b3a2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11cb85ca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.461 ; gain = 121.664 ; free physical = 4753 ; free virtual = 17133
Post Restoration Checksum: NetGraph: fe136ae9 NumContArr: 1ea4f1b7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11cb85ca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.461 ; gain = 121.664 ; free physical = 4753 ; free virtual = 17133

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11cb85ca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2190.461 ; gain = 122.664 ; free physical = 4738 ; free virtual = 17118

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11cb85ca0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2190.461 ; gain = 122.664 ; free physical = 4738 ; free virtual = 17118
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19913735d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.803  | TNS=0.000  | WHS=-0.170 | THS=-15.198|

Phase 2 Router Initialization | Checksum: 1c0e72849

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4727 ; free virtual = 17109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e9702fe0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4728 ; free virtual = 17110

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20838934a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e06ba222

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111
Phase 4 Rip-up And Reroute | Checksum: e06ba222

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e06ba222

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e06ba222

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111
Phase 5 Delay and Skew Optimization | Checksum: e06ba222

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 5f9f5476

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.155  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb23ccf1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17110
Phase 6 Post Hold Fix | Checksum: eb23ccf1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.158072 %
  Global Horizontal Routing Utilization  = 0.196839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 4060c87a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17111

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4060c87a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17110

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 122972fe6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17110

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.155  | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 122972fe6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4729 ; free virtual = 17110
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4745 ; free virtual = 17126

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2215.516 ; gain = 147.719 ; free physical = 4745 ; free virtual = 17126
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2215.516 ; gain = 0.000 ; free physical = 4741 ; free virtual = 17126
INFO: [Common 17-1381] The checkpoint '/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file design_1_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/anan/git-home/Vivado_Basic/PSPL_Basic/PSPL_Basic.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 25 17:59:47 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2564.828 ; gain = 293.270 ; free physical = 4696 ; free virtual = 17094
INFO: [Common 17-206] Exiting Vivado at Wed Apr 25 17:59:47 2018...
