Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
<<<<<<< Updated upstream
| Date         : Wed Mar  2 10:00:49 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
=======
| Date         : Fri Mar  4 12:11:11 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
>>>>>>> Stashed changes
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< Updated upstream
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             356 |          133 |
| Yes          | No                    | Yes                    |             107 |           44 |
| Yes          | Yes                   | No                     |               2 |            2 |
=======
| No           | No                    | No                     |              10 |            7 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             356 |          138 |
| Yes          | No                    | Yes                    |             107 |           53 |
| Yes          | Yes                   | No                     |              14 |            4 |
>>>>>>> Stashed changes
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

<<<<<<< Updated upstream
+------------------+--------------------------+------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------+------------------+------------------+----------------+
|  X0/inst/clk_out | X3/p_0_in                | X3/hsync0        |                1 |              1 |
|  X0/inst/clk_out | X3/p_0_in                | X3/vsync0        |                1 |              1 |
|  X0/inst/clk_out | S1/clk_cycle[4]_i_1_n_0  | reset_IBUF       |                2 |              5 |
|  X0/inst/clk_out | X1/countreset_reg_6[0]   | reset_IBUF       |                4 |              8 |
|  X0/inst/clk_out | X1/countreset_reg_0[0]   | reset_IBUF       |                3 |              8 |
|  X0/inst/clk_out | X1/countreset_reg_3[0]   | reset_IBUF       |                3 |              8 |
|  X0/inst/clk_out | X1/countreset_reg_4[0]   | reset_IBUF       |                4 |              8 |
|  X0/inst/clk_out | X1/en_reg[1]_0[0]        | reset_IBUF       |                3 |              8 |
|  X0/inst/clk_out | X1/countreset_reg_2[0]   | reset_IBUF       |                3 |              8 |
|  X0/inst/clk_out | X1/countreset_reg_1[0]   | reset_IBUF       |                5 |              8 |
|  X0/inst/clk_out | X1/countreset_reg_5[0]   | reset_IBUF       |                4 |              8 |
|  X0/inst/clk_out |                          |                  |                6 |              9 |
|  X0/inst/clk_out |                          | reset_IBUF       |                3 |             10 |
|  X0/inst/clk_out | X3/vcount[9]_i_1_n_0     | reset_IBUF       |                3 |             10 |
|  X0/inst/clk_out | S1/E[0]                  |                  |               10 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[26]_1[0] |                  |                7 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[25]_0[0] |                  |                8 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[26]_2[0] |                  |               10 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[26]_0[0] |                  |               10 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[20]_0[0] |                  |                8 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[20]_1[0] |                  |               10 |             21 |
|  X0/inst/clk_out | S1/data_out0             |                  |                7 |             28 |
|  X0/inst/clk_out | S0/E[0]                  | reset_IBUF       |               10 |             28 |
|  X0/inst/clk_out | X3/p_0_in                |                  |                8 |             34 |
|  X0/inst/clk_out | S1/spr_data_reg[1][x]0   |                  |               55 |            147 |
+------------------+--------------------------+------------------+------------------+----------------+
=======
+------------------+--------------------------+-------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------+-------------------+------------------+----------------+
|  X0/inst/clk_out | X3/p_0_in                | X3/hsync0         |                1 |              1 |
|  X0/inst/clk_out | X3/p_0_in                | X3/vsync0         |                1 |              1 |
|  X0/inst/clk_out | S1/clk_cycle[4]_i_1_n_0  | reset_IBUF        |                2 |              5 |
|  X0/inst/clk_out | X1/en_reg[0]_2[0]        | reset_IBUF        |                5 |              8 |
|  X0/inst/clk_out | X1/en_reg[0]_0[0]        | reset_IBUF        |                6 |              8 |
|  X0/inst/clk_out | X1/en_reg[0]_3[0]        | reset_IBUF        |                3 |              8 |
|  X0/inst/clk_out | X1/en_reg[0]_1[0]        | reset_IBUF        |                5 |              8 |
|  X0/inst/clk_out | X1/en_reg[1]_7[0]        | reset_IBUF        |                4 |              8 |
|  X0/inst/clk_out | X1/en_reg[2]_1[0]        | reset_IBUF        |                4 |              8 |
|  X0/inst/clk_out | X1/en_reg[1]_6[0]        | reset_IBUF        |                7 |              8 |
|  X0/inst/clk_out | X1/en_reg[2]_2[0]        | reset_IBUF        |                3 |              8 |
|  X0/inst/clk_out |                          |                   |                7 |             10 |
|  X0/inst/clk_out |                          | reset_IBUF        |                2 |             10 |
|  X0/inst/clk_out | X3/vcount[9]_i_1_n_0     | reset_IBUF        |                4 |             10 |
|  X0/inst/clk_out | X3/p_0_in                | X2/ergb_reg[12]_0 |                2 |             12 |
|  X0/inst/clk_out | S1/E[0]                  |                   |                9 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[20]_0[0] |                   |                8 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[22]_1[0] |                   |               12 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[20]_2[0] |                   |               11 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[22]_2[0] |                   |                6 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[20]_1[0] |                   |               10 |             21 |
|  X0/inst/clk_out | S1/data_out_reg[22]_0[0] |                   |                6 |             21 |
|  X0/inst/clk_out | S1/data_out0             |                   |                9 |             28 |
|  X0/inst/clk_out | S0/E[0]                  | reset_IBUF        |               10 |             28 |
|  X0/inst/clk_out | X3/p_0_in                |                   |               16 |             34 |
|  X0/inst/clk_out | S1/spr_data_reg[1][x]0   |                   |               51 |            147 |
+------------------+--------------------------+-------------------+------------------+----------------+
>>>>>>> Stashed changes


