#GPIO LEDs
set_property PACKAGE_PIN AM39 [get_ports mmcm_lock]
set_property IOSTANDARD LVCMOS18 [get_ports mmcm_lock]
set_property PACKAGE_PIN AN39 [get_ports init_calib_complete]
set_property IOSTANDARD LVCMOS18 [get_ports init_calib_complete]

# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS [get_ports ref_clk_clk_p]
set_property IOSTANDARD LVDS [get_ports ref_clk_clk_n]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports reset_port_3]

set_property PACKAGE_PIN AD38 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN AE38 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN AB42 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN AB38 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN AB39 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN U36 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN T37 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN P32 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN P33 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN AF41 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN AG41 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AF42 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AG42 [get_ports reset_port_0]
set_property PACKAGE_PIN AJ38 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN AK38 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN W40 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN Y40 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN U37 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN R38 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN R39 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN N33 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN N34 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN AD40 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AD41 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AJ42 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AK42 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AD42 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AE42 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN AA39 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AJ40 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AJ41 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN V33 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN V34 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN W32 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN W33 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN R33 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN R34 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN W37 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN V39 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN V40 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN AF39 [get_ports ref_clk_clk_p]
set_property PACKAGE_PIN AF40 [get_ports ref_clk_clk_n]
set_property PACKAGE_PIN AK39 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN AL39 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN AL41 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN AL42 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN AC40 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN AC41 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN Y42 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AA42 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN AC38 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN AC39 [get_ports reset_port_1]
set_property PACKAGE_PIN U32 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN U33 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN P35 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN P36 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN U34 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN T35 [get_ports reset_port_2]
set_property PACKAGE_PIN V35 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN V36 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN T32 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN R32 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN P37 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN P38 [get_ports reset_port_3]

#create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_clk_p]

# Configuration via BPI flash for VC707
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE DISABLE [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN DISABLE [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullup [current_design]
set_property CONFIG_MODE BPI16 [current_design]
set_property CFGBVS GND [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]

