<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov 25 10:46:52 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="TCH_TDC_OV" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="HS_CLK_IN" SIGIS="undef" SIGNAME="External_Ports_HS_CLK_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DIG_TIMER_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="CH1_EDGE" PORT="HS_CLK"/>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="HS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH0" SIGIS="undef" SIGNAME="External_Ports_CH0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="SIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CH1" SIGIS="undef" SIGNAME="External_Ports_CH1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CH1_EDGE" PORT="SIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_RST" SIGIS="undef" SIGNAME="External_Ports_M_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DIG_TIMER_0" PORT="RST"/>
        <CONNECTION INSTANCE="CH1_EDGE" PORT="O_RST"/>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="O_RST"/>
        <CONNECTION INSTANCE="CH0_EDGE" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="D_RDY" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="T_DATA" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_0_CUR_VAL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DIG_TIMER_0" PORT="CUR_VAL"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CH0_EDGE" HWVERSION="1.0" INSTANCE="CH0_EDGE" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Edge_Detect" VLNV="xilinx.com:module_ref:Edge_Detect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_Edge_Detect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SIG" SIGIS="undef" SIGNAME="External_Ports_CH0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DET" SIGIS="undef" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="CH1_EDGE" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="O_RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CH1_EDGE" HWVERSION="1.0" INSTANCE="CH1_EDGE" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Edge_Detect" VLNV="xilinx.com:module_ref:Edge_Detect:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_CH0_EDGE_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="SIG" SIGIS="undef" SIGNAME="External_Ports_CH1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="HS_CLK" SIGIS="clk" SIGNAME="External_Ports_HS_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DET" SIGIS="undef" SIGNAME="CH1_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="O_RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DIG_TIMER_0" HWVERSION="1.0" INSTANCE="DIG_TIMER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIG_TIMER" VLNV="xilinx.com:module_ref:DIG_TIMER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_DIG_TIMER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_HS_CLK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HS_CLK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LIM" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CUR_VAL" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_0_CUR_VAL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="T_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CARRY" SIGIS="undef"/>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_M_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_IND" SIGIS="undef"/>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="xor"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_xorgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="CH0_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="CH1_EDGE_DET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH1_EDGE" PORT="DET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D_RDY"/>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="TCH_TDC_OV_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="LIM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
