// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/12/2021 12:39:56"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA_UART_Servo_Controller (
	GPIO_15,
	CLOCK_50,
	GPIO_24,
	GPIO_17,
	LED);
output 	GPIO_15;
input 	CLOCK_50;
input 	GPIO_24;
output 	GPIO_17;
output 	[7:0] LED;

// Design Ports Information
// GPIO_15	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_17	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_24	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_UART_Servo_Controller_v.sdo");
// synopsys translate_on

wire \GPIO_15~output_o ;
wire \GPIO_17~output_o ;
wire \LED[7]~output_o ;
wire \LED[6]~output_o ;
wire \LED[5]~output_o ;
wire \LED[4]~output_o ;
wire \LED[3]~output_o ;
wire \LED[2]~output_o ;
wire \LED[1]~output_o ;
wire \LED[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \inst1|count[0]~10_combout ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|LessThan0~1_combout ;
wire \inst1|LessThan0~2_combout ;
wire \inst1|LessThan0~3_combout ;
wire \inst1|count[0]~11 ;
wire \inst1|count[1]~12_combout ;
wire \inst1|count[1]~13 ;
wire \inst1|count[2]~14_combout ;
wire \inst1|count[2]~15 ;
wire \inst1|count[3]~16_combout ;
wire \inst1|count[3]~17 ;
wire \inst1|count[4]~18_combout ;
wire \inst1|count[4]~19 ;
wire \inst1|count[5]~20_combout ;
wire \inst1|count[5]~21 ;
wire \inst1|count[6]~22_combout ;
wire \inst1|count[6]~23 ;
wire \inst1|count[7]~24_combout ;
wire \inst1|count[7]~25 ;
wire \inst1|count[8]~26_combout ;
wire \inst1|count[8]~27 ;
wire \inst1|count[9]~28_combout ;
wire \inst1|pwmClk~0_combout ;
wire \inst1|pwmClk~feeder_combout ;
wire \inst1|pwmClk~q ;
wire \inst1|pwmClk~clkctrl_outclk ;
wire \inst|count[0]~8_combout ;
wire \inst|count[6]~21 ;
wire \inst|count[7]~22_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|count[0]~9 ;
wire \inst|count[1]~10_combout ;
wire \inst|count[1]~11 ;
wire \inst|count[2]~12_combout ;
wire \inst|count[2]~13 ;
wire \inst|count[3]~14_combout ;
wire \inst|count[3]~15 ;
wire \inst|count[4]~16_combout ;
wire \inst|count[4]~17 ;
wire \inst|count[5]~18_combout ;
wire \inst|count[5]~19 ;
wire \inst|count[6]~20_combout ;
wire \inst|baudClk~2_combout ;
wire \inst|baudClk~feeder_combout ;
wire \inst|baudClk~q ;
wire \inst|baudClk~clkctrl_outclk ;
wire \GPIO_24~input_o ;
wire \inst2|baudCount~5_combout ;
wire \inst2|baudCount~4_combout ;
wire \inst2|baudCount~2_combout ;
wire \inst2|baudCount~3_combout ;
wire \inst2|Add0~0_combout ;
wire \inst2|baudCount~6_combout ;
wire \inst2|Equal1~0_combout ;
wire \inst2|rxData[6]~0_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|Selector1~0_combout ;
wire \inst2|Selector1~1_combout ;
wire \inst2|state.idle~q ;
wire \inst2|Selector2~2_combout ;
wire \inst2|Selector2~3_combout ;
wire \inst2|state.startBit~q ;
wire \inst2|state.bit0~q ;
wire \inst2|state.bit1~feeder_combout ;
wire \inst2|state.bit1~q ;
wire \inst2|state.bit2~feeder_combout ;
wire \inst2|state.bit2~q ;
wire \inst2|state.bit3~feeder_combout ;
wire \inst2|state.bit3~q ;
wire \inst2|state.bit4~feeder_combout ;
wire \inst2|state.bit4~q ;
wire \inst2|state.bit5~feeder_combout ;
wire \inst2|state.bit5~q ;
wire \inst2|state.bit6~q ;
wire \inst2|state.bit7~feeder_combout ;
wire \inst2|state.bit7~q ;
wire \inst2|state.stopBit~feeder_combout ;
wire \inst2|state.stopBit~q ;
wire \inst2|Selector0~0_combout ;
wire \inst2|rxCompleteFlag~q ;
wire \inst2|rxCompleteFlag~clkctrl_outclk ;
wire \inst2|rxDataTemp[6]~0_combout ;
wire \inst2|rxData[6]~feeder_combout ;
wire \inst2|rxDataTemp[7]~1_combout ;
wire \inst2|rxData[7]~feeder_combout ;
wire \PWM_X_DRIVER|mark[6]~feeder_combout ;
wire \PWM_X_DRIVER|Add0~0_combout ;
wire \PWM_X_DRIVER|Add0~1 ;
wire \PWM_X_DRIVER|Add0~2_combout ;
wire \PWM_X_DRIVER|Add0~3 ;
wire \PWM_X_DRIVER|Add0~4_combout ;
wire \PWM_X_DRIVER|Add0~5 ;
wire \PWM_X_DRIVER|Add0~6_combout ;
wire \PWM_X_DRIVER|Add0~7 ;
wire \PWM_X_DRIVER|Add0~8_combout ;
wire \PWM_X_DRIVER|Add0~9 ;
wire \PWM_X_DRIVER|Add0~10_combout ;
wire \PWM_X_DRIVER|Add0~11 ;
wire \PWM_X_DRIVER|Add0~12_combout ;
wire \inst2|rxDataTemp[5]~2_combout ;
wire \inst2|rxData[5]~feeder_combout ;
wire \inst2|rxDataTemp[4]~3_combout ;
wire \inst2|rxData[4]~feeder_combout ;
wire \inst3|xPWMStore[4]~feeder_combout ;
wire \inst2|rxDataTemp[3]~4_combout ;
wire \inst2|rxData[3]~feeder_combout ;
wire \inst2|rxDataTemp[2]~5_combout ;
wire \inst2|rxData[2]~feeder_combout ;
wire \inst3|xPWMStore[2]~feeder_combout ;
wire \PWM_X_DRIVER|mark[2]~feeder_combout ;
wire \inst2|rxDataTemp[1]~6_combout ;
wire \inst2|rxData[1]~feeder_combout ;
wire \inst3|xPWMStore[1]~feeder_combout ;
wire \PWM_X_DRIVER|mark[1]~feeder_combout ;
wire \inst2|rxDataTemp[0]~7_combout ;
wire \inst2|rxData[0]~feeder_combout ;
wire \inst3|xPWMStore[0]~feeder_combout ;
wire \PWM_X_DRIVER|LessThan1~1_cout ;
wire \PWM_X_DRIVER|LessThan1~3_cout ;
wire \PWM_X_DRIVER|LessThan1~5_cout ;
wire \PWM_X_DRIVER|LessThan1~7_cout ;
wire \PWM_X_DRIVER|LessThan1~9_cout ;
wire \PWM_X_DRIVER|LessThan1~11_cout ;
wire \PWM_X_DRIVER|LessThan1~12_combout ;
wire \PWM_X_DRIVER|pulse~q ;
wire \inst3|yPWMStore[6]~feeder_combout ;
wire \PWM_Y_DRIVER|mark[6]~feeder_combout ;
wire \inst3|yPWMStore[5]~feeder_combout ;
wire \inst3|yPWMStore[4]~feeder_combout ;
wire \inst3|yPWMStore[3]~feeder_combout ;
wire \inst3|yPWMStore[2]~feeder_combout ;
wire \inst3|yPWMStore[1]~feeder_combout ;
wire \inst3|yPWMStore[0]~feeder_combout ;
wire \PWM_Y_DRIVER|LessThan1~1_cout ;
wire \PWM_Y_DRIVER|LessThan1~3_cout ;
wire \PWM_Y_DRIVER|LessThan1~5_cout ;
wire \PWM_Y_DRIVER|LessThan1~7_cout ;
wire \PWM_Y_DRIVER|LessThan1~9_cout ;
wire \PWM_Y_DRIVER|LessThan1~11_cout ;
wire \PWM_Y_DRIVER|LessThan1~12_combout ;
wire \PWM_Y_DRIVER|pulse~q ;
wire \inst4|Add0~0_combout ;
wire \inst4|LessThan0~0_combout ;
wire \inst4|count~2_combout ;
wire \inst4|count~1_combout ;
wire \inst4|Add0~1 ;
wire \inst4|Add0~2_combout ;
wire \inst4|count~0_combout ;
wire \inst4|Add0~3 ;
wire \inst4|Add0~4_combout ;
wire \inst4|count~3_combout ;
wire \inst4|Add0~5 ;
wire \inst4|Add0~6_combout ;
wire \inst4|count~4_combout ;
wire \inst4|Add0~7 ;
wire \inst4|Add0~8_combout ;
wire \inst4|count~5_combout ;
wire \inst4|Add0~9 ;
wire \inst4|Add0~10_combout ;
wire \inst4|count~6_combout ;
wire \inst4|Add0~11 ;
wire \inst4|Add0~12_combout ;
wire \inst4|count[6]~7_combout ;
wire \inst4|LessThan0~1_combout ;
wire \inst4|Add0~13 ;
wire \inst4|Add0~14_combout ;
wire \inst4|count~8_combout ;
wire \inst4|Add0~15 ;
wire \inst4|Add0~16_combout ;
wire \inst4|count~9_combout ;
wire \inst4|Add0~17 ;
wire \inst4|Add0~18_combout ;
wire \inst4|count~10_combout ;
wire \inst4|Add0~19 ;
wire \inst4|Add0~20_combout ;
wire \inst4|count~11_combout ;
wire \inst4|LessThan0~2_combout ;
wire \inst4|LessThan0~3_combout ;
wire \inst4|rxLED~q ;
wire [6:0] \inst3|xPWMStore ;
wire [9:0] \inst1|count ;
wire [7:0] \inst|count ;
wire [6:0] \PWM_X_DRIVER|counter ;
wire [6:0] \PWM_X_DRIVER|mark ;
wire [6:0] \inst3|yPWMStore ;
wire [6:0] \PWM_Y_DRIVER|mark ;
wire [7:0] \inst2|rxData ;
wire [10:0] \inst4|count ;
wire [7:0] \inst2|rxDataTemp ;
wire [3:0] \inst2|baudCount ;


// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \GPIO_15~output (
	.i(\PWM_X_DRIVER|pulse~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_15~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_15~output .bus_hold = "false";
defparam \GPIO_15~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \GPIO_17~output (
	.i(\PWM_Y_DRIVER|pulse~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_17~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_17~output .bus_hold = "false";
defparam \GPIO_17~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\inst3|xPWMStore [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\inst3|xPWMStore [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(\inst3|xPWMStore [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(\inst3|xPWMStore [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(\inst3|xPWMStore [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\inst3|xPWMStore [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\inst3|xPWMStore [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\inst4|rxLED~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N4
cycloneive_lcell_comb \inst1|count[0]~10 (
// Equation(s):
// \inst1|count[0]~10_combout  = \inst1|count [0] $ (VCC)
// \inst1|count[0]~11  = CARRY(\inst1|count [0])

	.dataa(gnd),
	.datab(\inst1|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|count[0]~10_combout ),
	.cout(\inst1|count[0]~11 ));
// synopsys translate_off
defparam \inst1|count[0]~10 .lut_mask = 16'h33CC;
defparam \inst1|count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N26
cycloneive_lcell_comb \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = (\inst1|count [7]) # ((\inst1|count [6] & ((\inst1|count [4]) # (\inst1|count [5]))))

	.dataa(\inst1|count [4]),
	.datab(\inst1|count [6]),
	.datac(\inst1|count [5]),
	.datad(\inst1|count [7]),
	.cin(gnd),
	.combout(\inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~0 .lut_mask = 16'hFFC8;
defparam \inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N28
cycloneive_lcell_comb \inst1|LessThan0~1 (
// Equation(s):
// \inst1|LessThan0~1_combout  = (\inst1|count [3] & ((\inst1|count [2]) # ((\inst1|count [0] & \inst1|count [1]))))

	.dataa(\inst1|count [3]),
	.datab(\inst1|count [2]),
	.datac(\inst1|count [0]),
	.datad(\inst1|count [1]),
	.cin(gnd),
	.combout(\inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~1 .lut_mask = 16'hA888;
defparam \inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N2
cycloneive_lcell_comb \inst1|LessThan0~2 (
// Equation(s):
// \inst1|LessThan0~2_combout  = (\inst1|count [8]) # ((\inst1|LessThan0~0_combout ) # ((\inst1|count [6] & \inst1|LessThan0~1_combout )))

	.dataa(\inst1|count [8]),
	.datab(\inst1|count [6]),
	.datac(\inst1|LessThan0~0_combout ),
	.datad(\inst1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~2 .lut_mask = 16'hFEFA;
defparam \inst1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N30
cycloneive_lcell_comb \inst1|LessThan0~3 (
// Equation(s):
// \inst1|LessThan0~3_combout  = (\inst1|count [9] & \inst1|LessThan0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|count [9]),
	.datad(\inst1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~3 .lut_mask = 16'hF000;
defparam \inst1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y1_N5
dffeas \inst1|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[0] .is_wysiwyg = "true";
defparam \inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N6
cycloneive_lcell_comb \inst1|count[1]~12 (
// Equation(s):
// \inst1|count[1]~12_combout  = (\inst1|count [1] & (!\inst1|count[0]~11 )) # (!\inst1|count [1] & ((\inst1|count[0]~11 ) # (GND)))
// \inst1|count[1]~13  = CARRY((!\inst1|count[0]~11 ) # (!\inst1|count [1]))

	.dataa(\inst1|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[0]~11 ),
	.combout(\inst1|count[1]~12_combout ),
	.cout(\inst1|count[1]~13 ));
// synopsys translate_off
defparam \inst1|count[1]~12 .lut_mask = 16'h5A5F;
defparam \inst1|count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N7
dffeas \inst1|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[1] .is_wysiwyg = "true";
defparam \inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N8
cycloneive_lcell_comb \inst1|count[2]~14 (
// Equation(s):
// \inst1|count[2]~14_combout  = (\inst1|count [2] & (\inst1|count[1]~13  $ (GND))) # (!\inst1|count [2] & (!\inst1|count[1]~13  & VCC))
// \inst1|count[2]~15  = CARRY((\inst1|count [2] & !\inst1|count[1]~13 ))

	.dataa(gnd),
	.datab(\inst1|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[1]~13 ),
	.combout(\inst1|count[2]~14_combout ),
	.cout(\inst1|count[2]~15 ));
// synopsys translate_off
defparam \inst1|count[2]~14 .lut_mask = 16'hC30C;
defparam \inst1|count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N9
dffeas \inst1|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[2] .is_wysiwyg = "true";
defparam \inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N10
cycloneive_lcell_comb \inst1|count[3]~16 (
// Equation(s):
// \inst1|count[3]~16_combout  = (\inst1|count [3] & (!\inst1|count[2]~15 )) # (!\inst1|count [3] & ((\inst1|count[2]~15 ) # (GND)))
// \inst1|count[3]~17  = CARRY((!\inst1|count[2]~15 ) # (!\inst1|count [3]))

	.dataa(\inst1|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[2]~15 ),
	.combout(\inst1|count[3]~16_combout ),
	.cout(\inst1|count[3]~17 ));
// synopsys translate_off
defparam \inst1|count[3]~16 .lut_mask = 16'h5A5F;
defparam \inst1|count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N11
dffeas \inst1|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[3] .is_wysiwyg = "true";
defparam \inst1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N12
cycloneive_lcell_comb \inst1|count[4]~18 (
// Equation(s):
// \inst1|count[4]~18_combout  = (\inst1|count [4] & (\inst1|count[3]~17  $ (GND))) # (!\inst1|count [4] & (!\inst1|count[3]~17  & VCC))
// \inst1|count[4]~19  = CARRY((\inst1|count [4] & !\inst1|count[3]~17 ))

	.dataa(\inst1|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[3]~17 ),
	.combout(\inst1|count[4]~18_combout ),
	.cout(\inst1|count[4]~19 ));
// synopsys translate_off
defparam \inst1|count[4]~18 .lut_mask = 16'hA50A;
defparam \inst1|count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N13
dffeas \inst1|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[4] .is_wysiwyg = "true";
defparam \inst1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N14
cycloneive_lcell_comb \inst1|count[5]~20 (
// Equation(s):
// \inst1|count[5]~20_combout  = (\inst1|count [5] & (!\inst1|count[4]~19 )) # (!\inst1|count [5] & ((\inst1|count[4]~19 ) # (GND)))
// \inst1|count[5]~21  = CARRY((!\inst1|count[4]~19 ) # (!\inst1|count [5]))

	.dataa(\inst1|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[4]~19 ),
	.combout(\inst1|count[5]~20_combout ),
	.cout(\inst1|count[5]~21 ));
// synopsys translate_off
defparam \inst1|count[5]~20 .lut_mask = 16'h5A5F;
defparam \inst1|count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N15
dffeas \inst1|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[5] .is_wysiwyg = "true";
defparam \inst1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N16
cycloneive_lcell_comb \inst1|count[6]~22 (
// Equation(s):
// \inst1|count[6]~22_combout  = (\inst1|count [6] & (\inst1|count[5]~21  $ (GND))) # (!\inst1|count [6] & (!\inst1|count[5]~21  & VCC))
// \inst1|count[6]~23  = CARRY((\inst1|count [6] & !\inst1|count[5]~21 ))

	.dataa(gnd),
	.datab(\inst1|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[5]~21 ),
	.combout(\inst1|count[6]~22_combout ),
	.cout(\inst1|count[6]~23 ));
// synopsys translate_off
defparam \inst1|count[6]~22 .lut_mask = 16'hC30C;
defparam \inst1|count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N17
dffeas \inst1|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[6] .is_wysiwyg = "true";
defparam \inst1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N18
cycloneive_lcell_comb \inst1|count[7]~24 (
// Equation(s):
// \inst1|count[7]~24_combout  = (\inst1|count [7] & (!\inst1|count[6]~23 )) # (!\inst1|count [7] & ((\inst1|count[6]~23 ) # (GND)))
// \inst1|count[7]~25  = CARRY((!\inst1|count[6]~23 ) # (!\inst1|count [7]))

	.dataa(gnd),
	.datab(\inst1|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[6]~23 ),
	.combout(\inst1|count[7]~24_combout ),
	.cout(\inst1|count[7]~25 ));
// synopsys translate_off
defparam \inst1|count[7]~24 .lut_mask = 16'h3C3F;
defparam \inst1|count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N19
dffeas \inst1|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[7] .is_wysiwyg = "true";
defparam \inst1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N20
cycloneive_lcell_comb \inst1|count[8]~26 (
// Equation(s):
// \inst1|count[8]~26_combout  = (\inst1|count [8] & (\inst1|count[7]~25  $ (GND))) # (!\inst1|count [8] & (!\inst1|count[7]~25  & VCC))
// \inst1|count[8]~27  = CARRY((\inst1|count [8] & !\inst1|count[7]~25 ))

	.dataa(\inst1|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[7]~25 ),
	.combout(\inst1|count[8]~26_combout ),
	.cout(\inst1|count[8]~27 ));
// synopsys translate_off
defparam \inst1|count[8]~26 .lut_mask = 16'hA50A;
defparam \inst1|count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N21
dffeas \inst1|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[8] .is_wysiwyg = "true";
defparam \inst1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N22
cycloneive_lcell_comb \inst1|count[9]~28 (
// Equation(s):
// \inst1|count[9]~28_combout  = \inst1|count [9] $ (\inst1|count[8]~27 )

	.dataa(\inst1|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|count[8]~27 ),
	.combout(\inst1|count[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count[9]~28 .lut_mask = 16'h5A5A;
defparam \inst1|count[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y1_N23
dffeas \inst1|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|count[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[9] .is_wysiwyg = "true";
defparam \inst1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N24
cycloneive_lcell_comb \inst1|pwmClk~0 (
// Equation(s):
// \inst1|pwmClk~0_combout  = \inst1|pwmClk~q  $ (((\inst1|count [9] & \inst1|LessThan0~2_combout )))

	.dataa(\inst1|count [9]),
	.datab(gnd),
	.datac(\inst1|pwmClk~q ),
	.datad(\inst1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst1|pwmClk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pwmClk~0 .lut_mask = 16'h5AF0;
defparam \inst1|pwmClk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N0
cycloneive_lcell_comb \inst1|pwmClk~feeder (
// Equation(s):
// \inst1|pwmClk~feeder_combout  = \inst1|pwmClk~0_combout 

	.dataa(gnd),
	.datab(\inst1|pwmClk~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|pwmClk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|pwmClk~feeder .lut_mask = 16'hCCCC;
defparam \inst1|pwmClk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y1_N1
dffeas \inst1|pwmClk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst1|pwmClk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|pwmClk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|pwmClk .is_wysiwyg = "true";
defparam \inst1|pwmClk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \inst1|pwmClk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|pwmClk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|pwmClk~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|pwmClk~clkctrl .clock_type = "global clock";
defparam \inst1|pwmClk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneive_lcell_comb \inst|count[0]~8 (
// Equation(s):
// \inst|count[0]~8_combout  = \inst|count [0] $ (VCC)
// \inst|count[0]~9  = CARRY(\inst|count [0])

	.dataa(gnd),
	.datab(\inst|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|count[0]~8_combout ),
	.cout(\inst|count[0]~9 ));
// synopsys translate_off
defparam \inst|count[0]~8 .lut_mask = 16'h33CC;
defparam \inst|count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneive_lcell_comb \inst|count[6]~20 (
// Equation(s):
// \inst|count[6]~20_combout  = (\inst|count [6] & (\inst|count[5]~19  $ (GND))) # (!\inst|count [6] & (!\inst|count[5]~19  & VCC))
// \inst|count[6]~21  = CARRY((\inst|count [6] & !\inst|count[5]~19 ))

	.dataa(gnd),
	.datab(\inst|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count[5]~19 ),
	.combout(\inst|count[6]~20_combout ),
	.cout(\inst|count[6]~21 ));
// synopsys translate_off
defparam \inst|count[6]~20 .lut_mask = 16'hC30C;
defparam \inst|count[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N22
cycloneive_lcell_comb \inst|count[7]~22 (
// Equation(s):
// \inst|count[7]~22_combout  = \inst|count [7] $ (\inst|count[6]~21 )

	.dataa(\inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|count[6]~21 ),
	.combout(\inst|count[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count[7]~22 .lut_mask = 16'h5A5A;
defparam \inst|count[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas \inst|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[7] .is_wysiwyg = "true";
defparam \inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (\inst|count [3]) # ((\inst|count [2]) # ((\inst|count [1] & \inst|count [0])))

	.dataa(\inst|count [1]),
	.datab(\inst|count [3]),
	.datac(\inst|count [0]),
	.datad(\inst|count [2]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'hFFEC;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N6
cycloneive_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (\inst|count [5] & ((\inst|count [4]) # (\inst|LessThan0~0_combout )))

	.dataa(gnd),
	.datab(\inst|count [5]),
	.datac(\inst|count [4]),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = 16'hCCC0;
defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N4
cycloneive_lcell_comb \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = (\inst|count [7] & ((\inst|count [6]) # (\inst|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\inst|count [6]),
	.datac(\inst|count [7]),
	.datad(\inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~2 .lut_mask = 16'hF0C0;
defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N9
dffeas \inst|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[0] .is_wysiwyg = "true";
defparam \inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneive_lcell_comb \inst|count[1]~10 (
// Equation(s):
// \inst|count[1]~10_combout  = (\inst|count [1] & (!\inst|count[0]~9 )) # (!\inst|count [1] & ((\inst|count[0]~9 ) # (GND)))
// \inst|count[1]~11  = CARRY((!\inst|count[0]~9 ) # (!\inst|count [1]))

	.dataa(\inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count[0]~9 ),
	.combout(\inst|count[1]~10_combout ),
	.cout(\inst|count[1]~11 ));
// synopsys translate_off
defparam \inst|count[1]~10 .lut_mask = 16'h5A5F;
defparam \inst|count[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N11
dffeas \inst|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[1] .is_wysiwyg = "true";
defparam \inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N12
cycloneive_lcell_comb \inst|count[2]~12 (
// Equation(s):
// \inst|count[2]~12_combout  = (\inst|count [2] & (\inst|count[1]~11  $ (GND))) # (!\inst|count [2] & (!\inst|count[1]~11  & VCC))
// \inst|count[2]~13  = CARRY((\inst|count [2] & !\inst|count[1]~11 ))

	.dataa(\inst|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count[1]~11 ),
	.combout(\inst|count[2]~12_combout ),
	.cout(\inst|count[2]~13 ));
// synopsys translate_off
defparam \inst|count[2]~12 .lut_mask = 16'hA50A;
defparam \inst|count[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \inst|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[2] .is_wysiwyg = "true";
defparam \inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneive_lcell_comb \inst|count[3]~14 (
// Equation(s):
// \inst|count[3]~14_combout  = (\inst|count [3] & (!\inst|count[2]~13 )) # (!\inst|count [3] & ((\inst|count[2]~13 ) # (GND)))
// \inst|count[3]~15  = CARRY((!\inst|count[2]~13 ) # (!\inst|count [3]))

	.dataa(gnd),
	.datab(\inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count[2]~13 ),
	.combout(\inst|count[3]~14_combout ),
	.cout(\inst|count[3]~15 ));
// synopsys translate_off
defparam \inst|count[3]~14 .lut_mask = 16'h3C3F;
defparam \inst|count[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N15
dffeas \inst|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[3] .is_wysiwyg = "true";
defparam \inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N16
cycloneive_lcell_comb \inst|count[4]~16 (
// Equation(s):
// \inst|count[4]~16_combout  = (\inst|count [4] & (\inst|count[3]~15  $ (GND))) # (!\inst|count [4] & (!\inst|count[3]~15  & VCC))
// \inst|count[4]~17  = CARRY((\inst|count [4] & !\inst|count[3]~15 ))

	.dataa(gnd),
	.datab(\inst|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count[3]~15 ),
	.combout(\inst|count[4]~16_combout ),
	.cout(\inst|count[4]~17 ));
// synopsys translate_off
defparam \inst|count[4]~16 .lut_mask = 16'hC30C;
defparam \inst|count[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \inst|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[4] .is_wysiwyg = "true";
defparam \inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneive_lcell_comb \inst|count[5]~18 (
// Equation(s):
// \inst|count[5]~18_combout  = (\inst|count [5] & (!\inst|count[4]~17 )) # (!\inst|count [5] & ((\inst|count[4]~17 ) # (GND)))
// \inst|count[5]~19  = CARRY((!\inst|count[4]~17 ) # (!\inst|count [5]))

	.dataa(gnd),
	.datab(\inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count[4]~17 ),
	.combout(\inst|count[5]~18_combout ),
	.cout(\inst|count[5]~19 ));
// synopsys translate_off
defparam \inst|count[5]~18 .lut_mask = 16'h3C3F;
defparam \inst|count[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \inst|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[5] .is_wysiwyg = "true";
defparam \inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N21
dffeas \inst|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[6] .is_wysiwyg = "true";
defparam \inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N30
cycloneive_lcell_comb \inst|baudClk~2 (
// Equation(s):
// \inst|baudClk~2_combout  = \inst|baudClk~q  $ (((\inst|count [7] & ((\inst|count [6]) # (\inst|LessThan0~1_combout )))))

	.dataa(\inst|baudClk~q ),
	.datab(\inst|count [6]),
	.datac(\inst|count [7]),
	.datad(\inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst|baudClk~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|baudClk~2 .lut_mask = 16'h5A6A;
defparam \inst|baudClk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N26
cycloneive_lcell_comb \inst|baudClk~feeder (
// Equation(s):
// \inst|baudClk~feeder_combout  = \inst|baudClk~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|baudClk~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|baudClk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|baudClk~feeder .lut_mask = 16'hF0F0;
defparam \inst|baudClk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N27
dffeas \inst|baudClk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|baudClk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|baudClk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|baudClk .is_wysiwyg = "true";
defparam \inst|baudClk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst|baudClk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|baudClk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|baudClk~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|baudClk~clkctrl .clock_type = "global clock";
defparam \inst|baudClk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \GPIO_24~input (
	.i(GPIO_24),
	.ibar(gnd),
	.o(\GPIO_24~input_o ));
// synopsys translate_off
defparam \GPIO_24~input .bus_hold = "false";
defparam \GPIO_24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \inst2|baudCount~5 (
// Equation(s):
// \inst2|baudCount~5_combout  = (!\inst2|baudCount [0] & ((\GPIO_24~input_o ) # (\inst2|state.idle~q )))

	.dataa(\GPIO_24~input_o ),
	.datab(gnd),
	.datac(\inst2|baudCount [0]),
	.datad(\inst2|state.idle~q ),
	.cin(gnd),
	.combout(\inst2|baudCount~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|baudCount~5 .lut_mask = 16'h0F0A;
defparam \inst2|baudCount~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N23
dffeas \inst2|baudCount[0] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|baudCount~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|baudCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|baudCount[0] .is_wysiwyg = "true";
defparam \inst2|baudCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneive_lcell_comb \inst2|baudCount~4 (
// Equation(s):
// \inst2|baudCount~4_combout  = (\GPIO_24~input_o  & (\inst2|baudCount [0] $ ((\inst2|baudCount [1])))) # (!\GPIO_24~input_o  & (\inst2|state.idle~q  & (\inst2|baudCount [0] $ (\inst2|baudCount [1]))))

	.dataa(\GPIO_24~input_o ),
	.datab(\inst2|baudCount [0]),
	.datac(\inst2|baudCount [1]),
	.datad(\inst2|state.idle~q ),
	.cin(gnd),
	.combout(\inst2|baudCount~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|baudCount~4 .lut_mask = 16'h3C28;
defparam \inst2|baudCount~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N29
dffeas \inst2|baudCount[1] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|baudCount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|baudCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|baudCount[1] .is_wysiwyg = "true";
defparam \inst2|baudCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \inst2|baudCount~2 (
// Equation(s):
// \inst2|baudCount~2_combout  = (\GPIO_24~input_o ) # (\inst2|state.idle~q )

	.dataa(\GPIO_24~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|state.idle~q ),
	.cin(gnd),
	.combout(\inst2|baudCount~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|baudCount~2 .lut_mask = 16'hFFAA;
defparam \inst2|baudCount~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneive_lcell_comb \inst2|baudCount~3 (
// Equation(s):
// \inst2|baudCount~3_combout  = (\inst2|baudCount~2_combout  & (\inst2|baudCount [2] $ (((\inst2|baudCount [1] & \inst2|baudCount [0])))))

	.dataa(\inst2|baudCount [1]),
	.datab(\inst2|baudCount [0]),
	.datac(\inst2|baudCount [2]),
	.datad(\inst2|baudCount~2_combout ),
	.cin(gnd),
	.combout(\inst2|baudCount~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|baudCount~3 .lut_mask = 16'h7800;
defparam \inst2|baudCount~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N9
dffeas \inst2|baudCount[2] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|baudCount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|baudCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|baudCount[2] .is_wysiwyg = "true";
defparam \inst2|baudCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = \inst2|baudCount [3] $ (((\inst2|baudCount [1] & (\inst2|baudCount [0] & \inst2|baudCount [2]))))

	.dataa(\inst2|baudCount [3]),
	.datab(\inst2|baudCount [1]),
	.datac(\inst2|baudCount [0]),
	.datad(\inst2|baudCount [2]),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h6AAA;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \inst2|baudCount~6 (
// Equation(s):
// \inst2|baudCount~6_combout  = (\inst2|Add0~0_combout  & ((\inst2|state.idle~q ) # (\GPIO_24~input_o )))

	.dataa(\inst2|state.idle~q ),
	.datab(gnd),
	.datac(\GPIO_24~input_o ),
	.datad(\inst2|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst2|baudCount~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|baudCount~6 .lut_mask = 16'hFA00;
defparam \inst2|baudCount~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \inst2|baudCount[3] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|baudCount~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|baudCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|baudCount[3] .is_wysiwyg = "true";
defparam \inst2|baudCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (!\inst2|baudCount [0] & (\inst2|baudCount [3] & (\inst2|baudCount [2] & \inst2|baudCount [1])))

	.dataa(\inst2|baudCount [0]),
	.datab(\inst2|baudCount [3]),
	.datac(\inst2|baudCount [2]),
	.datad(\inst2|baudCount [1]),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'h4000;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \inst2|rxData[6]~0 (
// Equation(s):
// \inst2|rxData[6]~0_combout  = (\inst2|state.stopBit~q  & \inst2|Equal1~0_combout )

	.dataa(\inst2|state.stopBit~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|rxData[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[6]~0 .lut_mask = 16'hAA00;
defparam \inst2|rxData[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (!\inst2|baudCount [3] & (\inst2|baudCount [2] & (!\inst2|baudCount [0] & \inst2|baudCount [1])))

	.dataa(\inst2|baudCount [3]),
	.datab(\inst2|baudCount [2]),
	.datac(\inst2|baudCount [0]),
	.datad(\inst2|baudCount [1]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0400;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \inst2|Selector1~0 (
// Equation(s):
// \inst2|Selector1~0_combout  = (\GPIO_24~input_o  & (\inst2|Equal0~0_combout  & \inst2|state.startBit~q ))

	.dataa(gnd),
	.datab(\GPIO_24~input_o ),
	.datac(\inst2|Equal0~0_combout ),
	.datad(\inst2|state.startBit~q ),
	.cin(gnd),
	.combout(\inst2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~0 .lut_mask = 16'hC000;
defparam \inst2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneive_lcell_comb \inst2|Selector1~1 (
// Equation(s):
// \inst2|Selector1~1_combout  = (!\inst2|rxData[6]~0_combout  & (!\inst2|Selector1~0_combout  & ((\inst2|state.idle~q ) # (!\GPIO_24~input_o ))))

	.dataa(\GPIO_24~input_o ),
	.datab(\inst2|rxData[6]~0_combout ),
	.datac(\inst2|state.idle~q ),
	.datad(\inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~1 .lut_mask = 16'h0031;
defparam \inst2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N9
dffeas \inst2|state.idle (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.idle .is_wysiwyg = "true";
defparam \inst2|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \inst2|Selector2~2 (
// Equation(s):
// \inst2|Selector2~2_combout  = (\inst2|state.startBit~q  & (!\inst2|Equal1~0_combout  & ((!\inst2|Equal0~0_combout ) # (!\GPIO_24~input_o ))))

	.dataa(\inst2|state.startBit~q ),
	.datab(\GPIO_24~input_o ),
	.datac(\inst2|Equal0~0_combout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~2 .lut_mask = 16'h002A;
defparam \inst2|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \inst2|Selector2~3 (
// Equation(s):
// \inst2|Selector2~3_combout  = (\inst2|Selector2~2_combout ) # ((!\GPIO_24~input_o  & !\inst2|state.idle~q ))

	.dataa(gnd),
	.datab(\GPIO_24~input_o ),
	.datac(\inst2|state.idle~q ),
	.datad(\inst2|Selector2~2_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~3 .lut_mask = 16'hFF03;
defparam \inst2|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N7
dffeas \inst2|state.startBit (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.startBit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.startBit .is_wysiwyg = "true";
defparam \inst2|state.startBit .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N13
dffeas \inst2|state.bit0 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|state.startBit~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit0 .is_wysiwyg = "true";
defparam \inst2|state.bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \inst2|state.bit1~feeder (
// Equation(s):
// \inst2|state.bit1~feeder_combout  = \inst2|state.bit0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|state.bit0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|state.bit1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.bit1~feeder .lut_mask = 16'hF0F0;
defparam \inst2|state.bit1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N7
dffeas \inst2|state.bit1 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.bit1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit1 .is_wysiwyg = "true";
defparam \inst2|state.bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneive_lcell_comb \inst2|state.bit2~feeder (
// Equation(s):
// \inst2|state.bit2~feeder_combout  = \inst2|state.bit1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|state.bit1~q ),
	.cin(gnd),
	.combout(\inst2|state.bit2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.bit2~feeder .lut_mask = 16'hFF00;
defparam \inst2|state.bit2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N19
dffeas \inst2|state.bit2 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.bit2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit2 .is_wysiwyg = "true";
defparam \inst2|state.bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \inst2|state.bit3~feeder (
// Equation(s):
// \inst2|state.bit3~feeder_combout  = \inst2|state.bit2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|state.bit2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|state.bit3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.bit3~feeder .lut_mask = 16'hF0F0;
defparam \inst2|state.bit3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N31
dffeas \inst2|state.bit3 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.bit3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit3 .is_wysiwyg = "true";
defparam \inst2|state.bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneive_lcell_comb \inst2|state.bit4~feeder (
// Equation(s):
// \inst2|state.bit4~feeder_combout  = \inst2|state.bit3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|state.bit3~q ),
	.cin(gnd),
	.combout(\inst2|state.bit4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.bit4~feeder .lut_mask = 16'hFF00;
defparam \inst2|state.bit4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \inst2|state.bit4 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.bit4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit4 .is_wysiwyg = "true";
defparam \inst2|state.bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneive_lcell_comb \inst2|state.bit5~feeder (
// Equation(s):
// \inst2|state.bit5~feeder_combout  = \inst2|state.bit4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|state.bit4~q ),
	.cin(gnd),
	.combout(\inst2|state.bit5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.bit5~feeder .lut_mask = 16'hFF00;
defparam \inst2|state.bit5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N15
dffeas \inst2|state.bit5 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.bit5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit5 .is_wysiwyg = "true";
defparam \inst2|state.bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N3
dffeas \inst2|state.bit6 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|state.bit5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit6 .is_wysiwyg = "true";
defparam \inst2|state.bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \inst2|state.bit7~feeder (
// Equation(s):
// \inst2|state.bit7~feeder_combout  = \inst2|state.bit6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|state.bit6~q ),
	.cin(gnd),
	.combout(\inst2|state.bit7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.bit7~feeder .lut_mask = 16'hFF00;
defparam \inst2|state.bit7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N27
dffeas \inst2|state.bit7 (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.bit7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.bit7 .is_wysiwyg = "true";
defparam \inst2|state.bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \inst2|state.stopBit~feeder (
// Equation(s):
// \inst2|state.stopBit~feeder_combout  = \inst2|state.bit7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|state.bit7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|state.stopBit~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|state.stopBit~feeder .lut_mask = 16'hF0F0;
defparam \inst2|state.stopBit~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N21
dffeas \inst2|state.stopBit (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|state.stopBit~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|state.stopBit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|state.stopBit .is_wysiwyg = "true";
defparam \inst2|state.stopBit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \inst2|Selector0~0 (
// Equation(s):
// \inst2|Selector0~0_combout  = (\inst2|state.stopBit~q  & ((\inst2|rxCompleteFlag~q ) # ((\inst2|Equal1~0_combout )))) # (!\inst2|state.stopBit~q  & (\inst2|rxCompleteFlag~q  & (\inst2|state.idle~q )))

	.dataa(\inst2|state.stopBit~q ),
	.datab(\inst2|rxCompleteFlag~q ),
	.datac(\inst2|state.idle~q ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~0 .lut_mask = 16'hEAC8;
defparam \inst2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N11
dffeas \inst2|rxCompleteFlag (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxCompleteFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxCompleteFlag .is_wysiwyg = "true";
defparam \inst2|rxCompleteFlag .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst2|rxCompleteFlag~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|rxCompleteFlag~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|rxCompleteFlag~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|rxCompleteFlag~clkctrl .clock_type = "global clock";
defparam \inst2|rxCompleteFlag~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneive_lcell_comb \inst2|rxDataTemp[6]~0 (
// Equation(s):
// \inst2|rxDataTemp[6]~0_combout  = (\inst2|state.bit6~q  & ((\inst2|Equal0~0_combout  & ((\GPIO_24~input_o ))) # (!\inst2|Equal0~0_combout  & (\inst2|rxDataTemp [6])))) # (!\inst2|state.bit6~q  & (((\inst2|rxDataTemp [6]))))

	.dataa(\inst2|state.bit6~q ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rxDataTemp [6]),
	.datad(\GPIO_24~input_o ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[6]~0 .lut_mask = 16'hF870;
defparam \inst2|rxDataTemp[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \inst2|rxDataTemp[6] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[6] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneive_lcell_comb \inst2|rxData[6]~feeder (
// Equation(s):
// \inst2|rxData[6]~feeder_combout  = \inst2|rxDataTemp [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [6]),
	.cin(gnd),
	.combout(\inst2|rxData[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N5
dffeas \inst2|rxData[6] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[6] .is_wysiwyg = "true";
defparam \inst2|rxData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \inst2|rxDataTemp[7]~1 (
// Equation(s):
// \inst2|rxDataTemp[7]~1_combout  = (\inst2|state.bit7~q  & ((\inst2|Equal0~0_combout  & ((\GPIO_24~input_o ))) # (!\inst2|Equal0~0_combout  & (\inst2|rxDataTemp [7])))) # (!\inst2|state.bit7~q  & (((\inst2|rxDataTemp [7]))))

	.dataa(\inst2|state.bit7~q ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rxDataTemp [7]),
	.datad(\GPIO_24~input_o ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[7]~1 .lut_mask = 16'hF870;
defparam \inst2|rxDataTemp[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N25
dffeas \inst2|rxDataTemp[7] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[7] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneive_lcell_comb \inst2|rxData[7]~feeder (
// Equation(s):
// \inst2|rxData[7]~feeder_combout  = \inst2|rxDataTemp [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [7]),
	.cin(gnd),
	.combout(\inst2|rxData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N1
dffeas \inst2|rxData[7] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[7] .is_wysiwyg = "true";
defparam \inst2|rxData[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N13
dffeas \inst3|xPWMStore[6] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|rxData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[6] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneive_lcell_comb \PWM_X_DRIVER|mark[6]~feeder (
// Equation(s):
// \PWM_X_DRIVER|mark[6]~feeder_combout  = \inst3|xPWMStore [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|xPWMStore [6]),
	.cin(gnd),
	.combout(\PWM_X_DRIVER|mark[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[6]~feeder .lut_mask = 16'hFF00;
defparam \PWM_X_DRIVER|mark[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N15
dffeas \PWM_X_DRIVER|mark[6] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|mark[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[6] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N31
dffeas \PWM_X_DRIVER|counter[6] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[6] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~0 (
// Equation(s):
// \PWM_X_DRIVER|Add0~0_combout  = \PWM_X_DRIVER|counter [0] $ (VCC)
// \PWM_X_DRIVER|Add0~1  = CARRY(\PWM_X_DRIVER|counter [0])

	.dataa(gnd),
	.datab(\PWM_X_DRIVER|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PWM_X_DRIVER|Add0~0_combout ),
	.cout(\PWM_X_DRIVER|Add0~1 ));
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~0 .lut_mask = 16'h33CC;
defparam \PWM_X_DRIVER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N19
dffeas \PWM_X_DRIVER|counter[0] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[0] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~2 (
// Equation(s):
// \PWM_X_DRIVER|Add0~2_combout  = (\PWM_X_DRIVER|counter [1] & (!\PWM_X_DRIVER|Add0~1 )) # (!\PWM_X_DRIVER|counter [1] & ((\PWM_X_DRIVER|Add0~1 ) # (GND)))
// \PWM_X_DRIVER|Add0~3  = CARRY((!\PWM_X_DRIVER|Add0~1 ) # (!\PWM_X_DRIVER|counter [1]))

	.dataa(gnd),
	.datab(\PWM_X_DRIVER|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|Add0~1 ),
	.combout(\PWM_X_DRIVER|Add0~2_combout ),
	.cout(\PWM_X_DRIVER|Add0~3 ));
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~2 .lut_mask = 16'h3C3F;
defparam \PWM_X_DRIVER|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N21
dffeas \PWM_X_DRIVER|counter[1] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[1] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~4 (
// Equation(s):
// \PWM_X_DRIVER|Add0~4_combout  = (\PWM_X_DRIVER|counter [2] & (\PWM_X_DRIVER|Add0~3  $ (GND))) # (!\PWM_X_DRIVER|counter [2] & (!\PWM_X_DRIVER|Add0~3  & VCC))
// \PWM_X_DRIVER|Add0~5  = CARRY((\PWM_X_DRIVER|counter [2] & !\PWM_X_DRIVER|Add0~3 ))

	.dataa(\PWM_X_DRIVER|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|Add0~3 ),
	.combout(\PWM_X_DRIVER|Add0~4_combout ),
	.cout(\PWM_X_DRIVER|Add0~5 ));
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~4 .lut_mask = 16'hA50A;
defparam \PWM_X_DRIVER|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N23
dffeas \PWM_X_DRIVER|counter[2] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[2] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~6 (
// Equation(s):
// \PWM_X_DRIVER|Add0~6_combout  = (\PWM_X_DRIVER|counter [3] & (!\PWM_X_DRIVER|Add0~5 )) # (!\PWM_X_DRIVER|counter [3] & ((\PWM_X_DRIVER|Add0~5 ) # (GND)))
// \PWM_X_DRIVER|Add0~7  = CARRY((!\PWM_X_DRIVER|Add0~5 ) # (!\PWM_X_DRIVER|counter [3]))

	.dataa(gnd),
	.datab(\PWM_X_DRIVER|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|Add0~5 ),
	.combout(\PWM_X_DRIVER|Add0~6_combout ),
	.cout(\PWM_X_DRIVER|Add0~7 ));
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~6 .lut_mask = 16'h3C3F;
defparam \PWM_X_DRIVER|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N25
dffeas \PWM_X_DRIVER|counter[3] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[3] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~8 (
// Equation(s):
// \PWM_X_DRIVER|Add0~8_combout  = (\PWM_X_DRIVER|counter [4] & (\PWM_X_DRIVER|Add0~7  $ (GND))) # (!\PWM_X_DRIVER|counter [4] & (!\PWM_X_DRIVER|Add0~7  & VCC))
// \PWM_X_DRIVER|Add0~9  = CARRY((\PWM_X_DRIVER|counter [4] & !\PWM_X_DRIVER|Add0~7 ))

	.dataa(\PWM_X_DRIVER|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|Add0~7 ),
	.combout(\PWM_X_DRIVER|Add0~8_combout ),
	.cout(\PWM_X_DRIVER|Add0~9 ));
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~8 .lut_mask = 16'hA50A;
defparam \PWM_X_DRIVER|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N27
dffeas \PWM_X_DRIVER|counter[4] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[4] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~10 (
// Equation(s):
// \PWM_X_DRIVER|Add0~10_combout  = (\PWM_X_DRIVER|counter [5] & (!\PWM_X_DRIVER|Add0~9 )) # (!\PWM_X_DRIVER|counter [5] & ((\PWM_X_DRIVER|Add0~9 ) # (GND)))
// \PWM_X_DRIVER|Add0~11  = CARRY((!\PWM_X_DRIVER|Add0~9 ) # (!\PWM_X_DRIVER|counter [5]))

	.dataa(\PWM_X_DRIVER|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|Add0~9 ),
	.combout(\PWM_X_DRIVER|Add0~10_combout ),
	.cout(\PWM_X_DRIVER|Add0~11 ));
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~10 .lut_mask = 16'h5A5F;
defparam \PWM_X_DRIVER|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N29
dffeas \PWM_X_DRIVER|counter[5] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|counter[5] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneive_lcell_comb \PWM_X_DRIVER|Add0~12 (
// Equation(s):
// \PWM_X_DRIVER|Add0~12_combout  = \PWM_X_DRIVER|counter [6] $ (!\PWM_X_DRIVER|Add0~11 )

	.dataa(\PWM_X_DRIVER|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PWM_X_DRIVER|Add0~11 ),
	.combout(\PWM_X_DRIVER|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_X_DRIVER|Add0~12 .lut_mask = 16'hA5A5;
defparam \PWM_X_DRIVER|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \inst2|rxDataTemp[5]~2 (
// Equation(s):
// \inst2|rxDataTemp[5]~2_combout  = (\inst2|Equal0~0_combout  & ((\inst2|state.bit5~q  & (\GPIO_24~input_o )) # (!\inst2|state.bit5~q  & ((\inst2|rxDataTemp [5]))))) # (!\inst2|Equal0~0_combout  & (((\inst2|rxDataTemp [5]))))

	.dataa(\inst2|Equal0~0_combout ),
	.datab(\GPIO_24~input_o ),
	.datac(\inst2|rxDataTemp [5]),
	.datad(\inst2|state.bit5~q ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[5]~2 .lut_mask = 16'hD8F0;
defparam \inst2|rxDataTemp[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \inst2|rxDataTemp[5] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[5] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \inst2|rxData[5]~feeder (
// Equation(s):
// \inst2|rxData[5]~feeder_combout  = \inst2|rxDataTemp [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [5]),
	.cin(gnd),
	.combout(\inst2|rxData[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N5
dffeas \inst2|rxData[5] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[5] .is_wysiwyg = "true";
defparam \inst2|rxData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N7
dffeas \inst3|xPWMStore[5] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|rxData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[5] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N13
dffeas \PWM_X_DRIVER|mark[5] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|xPWMStore [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[5] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneive_lcell_comb \inst2|rxDataTemp[4]~3 (
// Equation(s):
// \inst2|rxDataTemp[4]~3_combout  = (\inst2|state.bit4~q  & ((\inst2|Equal0~0_combout  & ((\GPIO_24~input_o ))) # (!\inst2|Equal0~0_combout  & (\inst2|rxDataTemp [4])))) # (!\inst2|state.bit4~q  & (((\inst2|rxDataTemp [4]))))

	.dataa(\inst2|state.bit4~q ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rxDataTemp [4]),
	.datad(\GPIO_24~input_o ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[4]~3 .lut_mask = 16'hF870;
defparam \inst2|rxDataTemp[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N31
dffeas \inst2|rxDataTemp[4] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[4] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneive_lcell_comb \inst2|rxData[4]~feeder (
// Equation(s):
// \inst2|rxData[4]~feeder_combout  = \inst2|rxDataTemp [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rxDataTemp [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|rxData[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|rxData[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \inst2|rxData[4] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[4] .is_wysiwyg = "true";
defparam \inst2|rxData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneive_lcell_comb \inst3|xPWMStore[4]~feeder (
// Equation(s):
// \inst3|xPWMStore[4]~feeder_combout  = \inst2|rxData [4]

	.dataa(\inst2|rxData [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|xPWMStore[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|xPWMStore[4]~feeder .lut_mask = 16'hAAAA;
defparam \inst3|xPWMStore[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N17
dffeas \inst3|xPWMStore[4] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|xPWMStore[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[4] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N11
dffeas \PWM_X_DRIVER|mark[4] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|xPWMStore [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[4] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \inst2|rxDataTemp[3]~4 (
// Equation(s):
// \inst2|rxDataTemp[3]~4_combout  = (\inst2|Equal0~0_combout  & ((\inst2|state.bit3~q  & (\GPIO_24~input_o )) # (!\inst2|state.bit3~q  & ((\inst2|rxDataTemp [3]))))) # (!\inst2|Equal0~0_combout  & (((\inst2|rxDataTemp [3]))))

	.dataa(\inst2|Equal0~0_combout ),
	.datab(\GPIO_24~input_o ),
	.datac(\inst2|rxDataTemp [3]),
	.datad(\inst2|state.bit3~q ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[3]~4 .lut_mask = 16'hD8F0;
defparam \inst2|rxDataTemp[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \inst2|rxDataTemp[3] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[3] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \inst2|rxData[3]~feeder (
// Equation(s):
// \inst2|rxData[3]~feeder_combout  = \inst2|rxDataTemp [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [3]),
	.cin(gnd),
	.combout(\inst2|rxData[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N11
dffeas \inst2|rxData[3] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[3] .is_wysiwyg = "true";
defparam \inst2|rxData[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N5
dffeas \inst3|xPWMStore[3] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|rxData [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[3] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N9
dffeas \PWM_X_DRIVER|mark[3] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|xPWMStore [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[3] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \inst2|rxDataTemp[2]~5 (
// Equation(s):
// \inst2|rxDataTemp[2]~5_combout  = (\inst2|state.bit2~q  & ((\inst2|Equal0~0_combout  & ((\GPIO_24~input_o ))) # (!\inst2|Equal0~0_combout  & (\inst2|rxDataTemp [2])))) # (!\inst2|state.bit2~q  & (((\inst2|rxDataTemp [2]))))

	.dataa(\inst2|state.bit2~q ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rxDataTemp [2]),
	.datad(\GPIO_24~input_o ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[2]~5 .lut_mask = 16'hF870;
defparam \inst2|rxDataTemp[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \inst2|rxDataTemp[2] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[2] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneive_lcell_comb \inst2|rxData[2]~feeder (
// Equation(s):
// \inst2|rxData[2]~feeder_combout  = \inst2|rxDataTemp [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [2]),
	.cin(gnd),
	.combout(\inst2|rxData[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \inst2|rxData[2] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[2] .is_wysiwyg = "true";
defparam \inst2|rxData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneive_lcell_comb \inst3|xPWMStore[2]~feeder (
// Equation(s):
// \inst3|xPWMStore[2]~feeder_combout  = \inst2|rxData [2]

	.dataa(\inst2|rxData [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|xPWMStore[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|xPWMStore[2]~feeder .lut_mask = 16'hAAAA;
defparam \inst3|xPWMStore[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N19
dffeas \inst3|xPWMStore[2] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|xPWMStore[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[2] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneive_lcell_comb \PWM_X_DRIVER|mark[2]~feeder (
// Equation(s):
// \PWM_X_DRIVER|mark[2]~feeder_combout  = \inst3|xPWMStore [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|xPWMStore [2]),
	.cin(gnd),
	.combout(\PWM_X_DRIVER|mark[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[2]~feeder .lut_mask = 16'hFF00;
defparam \PWM_X_DRIVER|mark[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N17
dffeas \PWM_X_DRIVER|mark[2] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|mark[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[2] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \inst2|rxDataTemp[1]~6 (
// Equation(s):
// \inst2|rxDataTemp[1]~6_combout  = (\inst2|state.bit1~q  & ((\inst2|Equal0~0_combout  & ((\GPIO_24~input_o ))) # (!\inst2|Equal0~0_combout  & (\inst2|rxDataTemp [1])))) # (!\inst2|state.bit1~q  & (((\inst2|rxDataTemp [1]))))

	.dataa(\inst2|state.bit1~q ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rxDataTemp [1]),
	.datad(\GPIO_24~input_o ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[1]~6 .lut_mask = 16'hF870;
defparam \inst2|rxDataTemp[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \inst2|rxDataTemp[1] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[1] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \inst2|rxData[1]~feeder (
// Equation(s):
// \inst2|rxData[1]~feeder_combout  = \inst2|rxDataTemp [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [1]),
	.cin(gnd),
	.combout(\inst2|rxData[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N23
dffeas \inst2|rxData[1] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[1] .is_wysiwyg = "true";
defparam \inst2|rxData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneive_lcell_comb \inst3|xPWMStore[1]~feeder (
// Equation(s):
// \inst3|xPWMStore[1]~feeder_combout  = \inst2|rxData [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rxData [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|xPWMStore[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|xPWMStore[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst3|xPWMStore[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N1
dffeas \inst3|xPWMStore[1] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|xPWMStore[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[1] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneive_lcell_comb \PWM_X_DRIVER|mark[1]~feeder (
// Equation(s):
// \PWM_X_DRIVER|mark[1]~feeder_combout  = \inst3|xPWMStore [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|xPWMStore [1]),
	.cin(gnd),
	.combout(\PWM_X_DRIVER|mark[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[1]~feeder .lut_mask = 16'hFF00;
defparam \PWM_X_DRIVER|mark[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y28_N3
dffeas \PWM_X_DRIVER|mark[1] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|mark[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[1] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \inst2|rxDataTemp[0]~7 (
// Equation(s):
// \inst2|rxDataTemp[0]~7_combout  = (\inst2|state.bit0~q  & ((\inst2|Equal0~0_combout  & ((\GPIO_24~input_o ))) # (!\inst2|Equal0~0_combout  & (\inst2|rxDataTemp [0])))) # (!\inst2|state.bit0~q  & (((\inst2|rxDataTemp [0]))))

	.dataa(\inst2|state.bit0~q ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rxDataTemp [0]),
	.datad(\GPIO_24~input_o ),
	.cin(gnd),
	.combout(\inst2|rxDataTemp[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxDataTemp[0]~7 .lut_mask = 16'hF870;
defparam \inst2|rxDataTemp[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \inst2|rxDataTemp[0] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxDataTemp[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxDataTemp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxDataTemp[0] .is_wysiwyg = "true";
defparam \inst2|rxDataTemp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \inst2|rxData[0]~feeder (
// Equation(s):
// \inst2|rxData[0]~feeder_combout  = \inst2|rxDataTemp [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rxDataTemp [0]),
	.cin(gnd),
	.combout(\inst2|rxData[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rxData[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rxData[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \inst2|rxData[0] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst2|rxData[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rxData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rxData[0] .is_wysiwyg = "true";
defparam \inst2|rxData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneive_lcell_comb \inst3|xPWMStore[0]~feeder (
// Equation(s):
// \inst3|xPWMStore[0]~feeder_combout  = \inst2|rxData [0]

	.dataa(gnd),
	.datab(\inst2|rxData [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|xPWMStore[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|xPWMStore[0]~feeder .lut_mask = 16'hCCCC;
defparam \inst3|xPWMStore[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N1
dffeas \inst3|xPWMStore[0] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|xPWMStore[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|xPWMStore [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|xPWMStore[0] .is_wysiwyg = "true";
defparam \inst3|xPWMStore[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N3
dffeas \PWM_X_DRIVER|mark[0] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|xPWMStore [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|mark [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|mark[0] .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|mark[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~1 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~1_cout  = CARRY((!\PWM_X_DRIVER|Add0~0_combout  & \PWM_X_DRIVER|mark [0]))

	.dataa(\PWM_X_DRIVER|Add0~0_combout ),
	.datab(\PWM_X_DRIVER|mark [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\PWM_X_DRIVER|LessThan1~1_cout ));
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~1 .lut_mask = 16'h0044;
defparam \PWM_X_DRIVER|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~3 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~3_cout  = CARRY((\PWM_X_DRIVER|Add0~2_combout  & ((!\PWM_X_DRIVER|LessThan1~1_cout ) # (!\PWM_X_DRIVER|mark [1]))) # (!\PWM_X_DRIVER|Add0~2_combout  & (!\PWM_X_DRIVER|mark [1] & !\PWM_X_DRIVER|LessThan1~1_cout )))

	.dataa(\PWM_X_DRIVER|Add0~2_combout ),
	.datab(\PWM_X_DRIVER|mark [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|LessThan1~1_cout ),
	.combout(),
	.cout(\PWM_X_DRIVER|LessThan1~3_cout ));
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~3 .lut_mask = 16'h002B;
defparam \PWM_X_DRIVER|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~5 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~5_cout  = CARRY((\PWM_X_DRIVER|mark [2] & ((!\PWM_X_DRIVER|LessThan1~3_cout ) # (!\PWM_X_DRIVER|Add0~4_combout ))) # (!\PWM_X_DRIVER|mark [2] & (!\PWM_X_DRIVER|Add0~4_combout  & !\PWM_X_DRIVER|LessThan1~3_cout )))

	.dataa(\PWM_X_DRIVER|mark [2]),
	.datab(\PWM_X_DRIVER|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|LessThan1~3_cout ),
	.combout(),
	.cout(\PWM_X_DRIVER|LessThan1~5_cout ));
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~5 .lut_mask = 16'h002B;
defparam \PWM_X_DRIVER|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~7 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~7_cout  = CARRY((\PWM_X_DRIVER|Add0~6_combout  & ((!\PWM_X_DRIVER|LessThan1~5_cout ) # (!\PWM_X_DRIVER|mark [3]))) # (!\PWM_X_DRIVER|Add0~6_combout  & (!\PWM_X_DRIVER|mark [3] & !\PWM_X_DRIVER|LessThan1~5_cout )))

	.dataa(\PWM_X_DRIVER|Add0~6_combout ),
	.datab(\PWM_X_DRIVER|mark [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|LessThan1~5_cout ),
	.combout(),
	.cout(\PWM_X_DRIVER|LessThan1~7_cout ));
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~7 .lut_mask = 16'h002B;
defparam \PWM_X_DRIVER|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~9 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~9_cout  = CARRY((\PWM_X_DRIVER|mark [4] & ((!\PWM_X_DRIVER|LessThan1~7_cout ) # (!\PWM_X_DRIVER|Add0~8_combout ))) # (!\PWM_X_DRIVER|mark [4] & (!\PWM_X_DRIVER|Add0~8_combout  & !\PWM_X_DRIVER|LessThan1~7_cout )))

	.dataa(\PWM_X_DRIVER|mark [4]),
	.datab(\PWM_X_DRIVER|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|LessThan1~7_cout ),
	.combout(),
	.cout(\PWM_X_DRIVER|LessThan1~9_cout ));
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~9 .lut_mask = 16'h002B;
defparam \PWM_X_DRIVER|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~11 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~11_cout  = CARRY((\PWM_X_DRIVER|mark [5] & (\PWM_X_DRIVER|Add0~10_combout  & !\PWM_X_DRIVER|LessThan1~9_cout )) # (!\PWM_X_DRIVER|mark [5] & ((\PWM_X_DRIVER|Add0~10_combout ) # (!\PWM_X_DRIVER|LessThan1~9_cout ))))

	.dataa(\PWM_X_DRIVER|mark [5]),
	.datab(\PWM_X_DRIVER|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_X_DRIVER|LessThan1~9_cout ),
	.combout(),
	.cout(\PWM_X_DRIVER|LessThan1~11_cout ));
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~11 .lut_mask = 16'h004D;
defparam \PWM_X_DRIVER|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneive_lcell_comb \PWM_X_DRIVER|LessThan1~12 (
// Equation(s):
// \PWM_X_DRIVER|LessThan1~12_combout  = (\PWM_X_DRIVER|mark [6] & ((!\PWM_X_DRIVER|Add0~12_combout ) # (!\PWM_X_DRIVER|LessThan1~11_cout ))) # (!\PWM_X_DRIVER|mark [6] & (!\PWM_X_DRIVER|LessThan1~11_cout  & !\PWM_X_DRIVER|Add0~12_combout ))

	.dataa(\PWM_X_DRIVER|mark [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PWM_X_DRIVER|Add0~12_combout ),
	.cin(\PWM_X_DRIVER|LessThan1~11_cout ),
	.combout(\PWM_X_DRIVER|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_X_DRIVER|LessThan1~12 .lut_mask = 16'h0AAF;
defparam \PWM_X_DRIVER|LessThan1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N15
dffeas \PWM_X_DRIVER|pulse (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_X_DRIVER|LessThan1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_X_DRIVER|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_X_DRIVER|pulse .is_wysiwyg = "true";
defparam \PWM_X_DRIVER|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneive_lcell_comb \inst3|yPWMStore[6]~feeder (
// Equation(s):
// \inst3|yPWMStore[6]~feeder_combout  = \inst2|rxData [6]

	.dataa(\inst2|rxData [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[6]~feeder .lut_mask = 16'hAAAA;
defparam \inst3|yPWMStore[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N29
dffeas \inst3|yPWMStore[6] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[6] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneive_lcell_comb \PWM_Y_DRIVER|mark[6]~feeder (
// Equation(s):
// \PWM_Y_DRIVER|mark[6]~feeder_combout  = \inst3|yPWMStore [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|yPWMStore [6]),
	.cin(gnd),
	.combout(\PWM_Y_DRIVER|mark[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[6]~feeder .lut_mask = 16'hFF00;
defparam \PWM_Y_DRIVER|mark[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N7
dffeas \PWM_Y_DRIVER|mark[6] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_Y_DRIVER|mark[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[6] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneive_lcell_comb \inst3|yPWMStore[5]~feeder (
// Equation(s):
// \inst3|yPWMStore[5]~feeder_combout  = \inst2|rxData [5]

	.dataa(gnd),
	.datab(\inst2|rxData [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[5]~feeder .lut_mask = 16'hCCCC;
defparam \inst3|yPWMStore[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \inst3|yPWMStore[5] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[5] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N25
dffeas \PWM_Y_DRIVER|mark[5] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|yPWMStore [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[5] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneive_lcell_comb \inst3|yPWMStore[4]~feeder (
// Equation(s):
// \inst3|yPWMStore[4]~feeder_combout  = \inst2|rxData [4]

	.dataa(\inst2|rxData [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[4]~feeder .lut_mask = 16'hAAAA;
defparam \inst3|yPWMStore[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \inst3|yPWMStore[4] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[4] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N23
dffeas \PWM_Y_DRIVER|mark[4] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|yPWMStore [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[4] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneive_lcell_comb \inst3|yPWMStore[3]~feeder (
// Equation(s):
// \inst3|yPWMStore[3]~feeder_combout  = \inst2|rxData [3]

	.dataa(gnd),
	.datab(\inst2|rxData [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[3]~feeder .lut_mask = 16'hCCCC;
defparam \inst3|yPWMStore[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \inst3|yPWMStore[3] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[3] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \PWM_Y_DRIVER|mark[3] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|yPWMStore [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[3] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \inst3|yPWMStore[2]~feeder (
// Equation(s):
// \inst3|yPWMStore[2]~feeder_combout  = \inst2|rxData [2]

	.dataa(\inst2|rxData [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[2]~feeder .lut_mask = 16'hAAAA;
defparam \inst3|yPWMStore[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \inst3|yPWMStore[2] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[2] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \PWM_Y_DRIVER|mark[2] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|yPWMStore [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[2] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneive_lcell_comb \inst3|yPWMStore[1]~feeder (
// Equation(s):
// \inst3|yPWMStore[1]~feeder_combout  = \inst2|rxData [1]

	.dataa(gnd),
	.datab(\inst2|rxData [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[1]~feeder .lut_mask = 16'hCCCC;
defparam \inst3|yPWMStore[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \inst3|yPWMStore[1] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[1] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N17
dffeas \PWM_Y_DRIVER|mark[1] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|yPWMStore [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[1] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \inst3|yPWMStore[0]~feeder (
// Equation(s):
// \inst3|yPWMStore[0]~feeder_combout  = \inst2|rxData [0]

	.dataa(\inst2|rxData [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|yPWMStore[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|yPWMStore[0]~feeder .lut_mask = 16'hAAAA;
defparam \inst3|yPWMStore[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N11
dffeas \inst3|yPWMStore[0] (
	.clk(\inst2|rxCompleteFlag~clkctrl_outclk ),
	.d(\inst3|yPWMStore[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rxData [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|yPWMStore [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|yPWMStore[0] .is_wysiwyg = "true";
defparam \inst3|yPWMStore[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N15
dffeas \PWM_Y_DRIVER|mark[0] (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|yPWMStore [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|mark [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|mark[0] .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|mark[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~1 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~1_cout  = CARRY((\PWM_Y_DRIVER|mark [0] & !\PWM_X_DRIVER|Add0~0_combout ))

	.dataa(\PWM_Y_DRIVER|mark [0]),
	.datab(\PWM_X_DRIVER|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\PWM_Y_DRIVER|LessThan1~1_cout ));
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~1 .lut_mask = 16'h0022;
defparam \PWM_Y_DRIVER|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~3 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~3_cout  = CARRY((\PWM_Y_DRIVER|mark [1] & (\PWM_X_DRIVER|Add0~2_combout  & !\PWM_Y_DRIVER|LessThan1~1_cout )) # (!\PWM_Y_DRIVER|mark [1] & ((\PWM_X_DRIVER|Add0~2_combout ) # (!\PWM_Y_DRIVER|LessThan1~1_cout ))))

	.dataa(\PWM_Y_DRIVER|mark [1]),
	.datab(\PWM_X_DRIVER|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_Y_DRIVER|LessThan1~1_cout ),
	.combout(),
	.cout(\PWM_Y_DRIVER|LessThan1~3_cout ));
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~3 .lut_mask = 16'h004D;
defparam \PWM_Y_DRIVER|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~5 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~5_cout  = CARRY((\PWM_Y_DRIVER|mark [2] & ((!\PWM_Y_DRIVER|LessThan1~3_cout ) # (!\PWM_X_DRIVER|Add0~4_combout ))) # (!\PWM_Y_DRIVER|mark [2] & (!\PWM_X_DRIVER|Add0~4_combout  & !\PWM_Y_DRIVER|LessThan1~3_cout )))

	.dataa(\PWM_Y_DRIVER|mark [2]),
	.datab(\PWM_X_DRIVER|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_Y_DRIVER|LessThan1~3_cout ),
	.combout(),
	.cout(\PWM_Y_DRIVER|LessThan1~5_cout ));
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~5 .lut_mask = 16'h002B;
defparam \PWM_Y_DRIVER|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~7 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~7_cout  = CARRY((\PWM_Y_DRIVER|mark [3] & (\PWM_X_DRIVER|Add0~6_combout  & !\PWM_Y_DRIVER|LessThan1~5_cout )) # (!\PWM_Y_DRIVER|mark [3] & ((\PWM_X_DRIVER|Add0~6_combout ) # (!\PWM_Y_DRIVER|LessThan1~5_cout ))))

	.dataa(\PWM_Y_DRIVER|mark [3]),
	.datab(\PWM_X_DRIVER|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_Y_DRIVER|LessThan1~5_cout ),
	.combout(),
	.cout(\PWM_Y_DRIVER|LessThan1~7_cout ));
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~7 .lut_mask = 16'h004D;
defparam \PWM_Y_DRIVER|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~9 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~9_cout  = CARRY((\PWM_X_DRIVER|Add0~8_combout  & (\PWM_Y_DRIVER|mark [4] & !\PWM_Y_DRIVER|LessThan1~7_cout )) # (!\PWM_X_DRIVER|Add0~8_combout  & ((\PWM_Y_DRIVER|mark [4]) # (!\PWM_Y_DRIVER|LessThan1~7_cout ))))

	.dataa(\PWM_X_DRIVER|Add0~8_combout ),
	.datab(\PWM_Y_DRIVER|mark [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_Y_DRIVER|LessThan1~7_cout ),
	.combout(),
	.cout(\PWM_Y_DRIVER|LessThan1~9_cout ));
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~9 .lut_mask = 16'h004D;
defparam \PWM_Y_DRIVER|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~11 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~11_cout  = CARRY((\PWM_Y_DRIVER|mark [5] & (\PWM_X_DRIVER|Add0~10_combout  & !\PWM_Y_DRIVER|LessThan1~9_cout )) # (!\PWM_Y_DRIVER|mark [5] & ((\PWM_X_DRIVER|Add0~10_combout ) # (!\PWM_Y_DRIVER|LessThan1~9_cout ))))

	.dataa(\PWM_Y_DRIVER|mark [5]),
	.datab(\PWM_X_DRIVER|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PWM_Y_DRIVER|LessThan1~9_cout ),
	.combout(),
	.cout(\PWM_Y_DRIVER|LessThan1~11_cout ));
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~11 .lut_mask = 16'h004D;
defparam \PWM_Y_DRIVER|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneive_lcell_comb \PWM_Y_DRIVER|LessThan1~12 (
// Equation(s):
// \PWM_Y_DRIVER|LessThan1~12_combout  = (\PWM_Y_DRIVER|mark [6] & ((!\PWM_X_DRIVER|Add0~12_combout ) # (!\PWM_Y_DRIVER|LessThan1~11_cout ))) # (!\PWM_Y_DRIVER|mark [6] & (!\PWM_Y_DRIVER|LessThan1~11_cout  & !\PWM_X_DRIVER|Add0~12_combout ))

	.dataa(\PWM_Y_DRIVER|mark [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PWM_X_DRIVER|Add0~12_combout ),
	.cin(\PWM_Y_DRIVER|LessThan1~11_cout ),
	.combout(\PWM_Y_DRIVER|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \PWM_Y_DRIVER|LessThan1~12 .lut_mask = 16'h0AAF;
defparam \PWM_Y_DRIVER|LessThan1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y28_N27
dffeas \PWM_Y_DRIVER|pulse (
	.clk(\inst1|pwmClk~clkctrl_outclk ),
	.d(\PWM_Y_DRIVER|LessThan1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PWM_Y_DRIVER|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PWM_Y_DRIVER|pulse .is_wysiwyg = "true";
defparam \PWM_Y_DRIVER|pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneive_lcell_comb \inst4|Add0~0 (
// Equation(s):
// \inst4|Add0~0_combout  = (((\inst4|count [0] & !\inst2|rxCompleteFlag~q )))
// \inst4|Add0~1  = CARRY((\inst4|count [0] & !\inst2|rxCompleteFlag~q ))

	.dataa(\inst4|count [0]),
	.datab(\inst2|rxCompleteFlag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add0~0_combout ),
	.cout(\inst4|Add0~1 ));
// synopsys translate_off
defparam \inst4|Add0~0 .lut_mask = 16'hDD22;
defparam \inst4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneive_lcell_comb \inst4|LessThan0~0 (
// Equation(s):
// \inst4|LessThan0~0_combout  = (\inst4|count [1]) # ((\inst4|count [2]) # ((\inst4|count [0]) # (\inst2|rxCompleteFlag~q )))

	.dataa(\inst4|count [1]),
	.datab(\inst4|count [2]),
	.datac(\inst4|count [0]),
	.datad(\inst2|rxCompleteFlag~q ),
	.cin(gnd),
	.combout(\inst4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \inst4|count~2 (
// Equation(s):
// \inst4|count~2_combout  = (\inst4|Add0~0_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|Add0~0_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~2 .lut_mask = 16'hF0E0;
defparam \inst4|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneive_lcell_comb \inst4|count~1 (
// Equation(s):
// \inst4|count~1_combout  = (\inst4|LessThan0~1_combout ) # ((\inst2|rxCompleteFlag~q ) # ((\inst4|LessThan0~2_combout ) # (\inst4|LessThan0~0_combout )))

	.dataa(\inst4|LessThan0~1_combout ),
	.datab(\inst2|rxCompleteFlag~q ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~1 .lut_mask = 16'hFFFE;
defparam \inst4|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N31
dffeas \inst4|count[0] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[0] .is_wysiwyg = "true";
defparam \inst4|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
cycloneive_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (\inst4|count [1] & ((\inst2|rxCompleteFlag~q  & (!\inst4|Add0~1 )) # (!\inst2|rxCompleteFlag~q  & (\inst4|Add0~1  & VCC)))) # (!\inst4|count [1] & (((!\inst4|Add0~1 ))))
// \inst4|Add0~3  = CARRY((!\inst4|Add0~1  & ((\inst2|rxCompleteFlag~q ) # (!\inst4|count [1]))))

	.dataa(\inst4|count [1]),
	.datab(\inst2|rxCompleteFlag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~1 ),
	.combout(\inst4|Add0~2_combout ),
	.cout(\inst4|Add0~3 ));
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h2D0D;
defparam \inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \inst4|count~0 (
// Equation(s):
// \inst4|count~0_combout  = (\inst4|Add0~2_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|Add0~2_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~0 .lut_mask = 16'hF0E0;
defparam \inst4|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N7
dffeas \inst4|count[1] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[1] .is_wysiwyg = "true";
defparam \inst4|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \inst4|Add0~4 (
// Equation(s):
// \inst4|Add0~4_combout  = (\inst4|Add0~3  & ((((\inst4|count [2] & !\inst2|rxCompleteFlag~q ))))) # (!\inst4|Add0~3  & (((\inst4|count [2] & !\inst2|rxCompleteFlag~q )) # (GND)))
// \inst4|Add0~5  = CARRY(((\inst4|count [2] & !\inst2|rxCompleteFlag~q )) # (!\inst4|Add0~3 ))

	.dataa(\inst4|count [2]),
	.datab(\inst2|rxCompleteFlag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~3 ),
	.combout(\inst4|Add0~4_combout ),
	.cout(\inst4|Add0~5 ));
// synopsys translate_off
defparam \inst4|Add0~4 .lut_mask = 16'hD22F;
defparam \inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneive_lcell_comb \inst4|count~3 (
// Equation(s):
// \inst4|count~3_combout  = (\inst4|Add0~4_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|Add0~4_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~3 .lut_mask = 16'hF0E0;
defparam \inst4|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N15
dffeas \inst4|count[2] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[2] .is_wysiwyg = "true";
defparam \inst4|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneive_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = (\inst2|rxCompleteFlag~q  & (((!\inst4|Add0~5 )))) # (!\inst2|rxCompleteFlag~q  & ((\inst4|count [3] & (\inst4|Add0~5  & VCC)) # (!\inst4|count [3] & (!\inst4|Add0~5 ))))
// \inst4|Add0~7  = CARRY((!\inst4|Add0~5  & ((\inst2|rxCompleteFlag~q ) # (!\inst4|count [3]))))

	.dataa(\inst2|rxCompleteFlag~q ),
	.datab(\inst4|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~5 ),
	.combout(\inst4|Add0~6_combout ),
	.cout(\inst4|Add0~7 ));
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'h4B0B;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
cycloneive_lcell_comb \inst4|count~4 (
// Equation(s):
// \inst4|count~4_combout  = (\inst4|Add0~6_combout  & ((\inst4|LessThan0~1_combout ) # ((\inst4|LessThan0~2_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|Add0~6_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~4 .lut_mask = 16'hAAA8;
defparam \inst4|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N1
dffeas \inst4|count[3] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[3] .is_wysiwyg = "true";
defparam \inst4|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (\inst4|Add0~7  & ((((!\inst2|rxCompleteFlag~q  & \inst4|count [4]))))) # (!\inst4|Add0~7  & (((!\inst2|rxCompleteFlag~q  & \inst4|count [4])) # (GND)))
// \inst4|Add0~9  = CARRY(((!\inst2|rxCompleteFlag~q  & \inst4|count [4])) # (!\inst4|Add0~7 ))

	.dataa(\inst2|rxCompleteFlag~q ),
	.datab(\inst4|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~7 ),
	.combout(\inst4|Add0~8_combout ),
	.cout(\inst4|Add0~9 ));
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'hB44F;
defparam \inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneive_lcell_comb \inst4|count~5 (
// Equation(s):
// \inst4|count~5_combout  = (\inst4|Add0~8_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|Add0~8_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~5 .lut_mask = 16'hF0E0;
defparam \inst4|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N3
dffeas \inst4|count[4] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[4] .is_wysiwyg = "true";
defparam \inst4|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \inst4|Add0~10 (
// Equation(s):
// \inst4|Add0~10_combout  = (\inst2|rxCompleteFlag~q  & (((!\inst4|Add0~9 )))) # (!\inst2|rxCompleteFlag~q  & ((\inst4|count [5] & (\inst4|Add0~9  & VCC)) # (!\inst4|count [5] & (!\inst4|Add0~9 ))))
// \inst4|Add0~11  = CARRY((!\inst4|Add0~9  & ((\inst2|rxCompleteFlag~q ) # (!\inst4|count [5]))))

	.dataa(\inst2|rxCompleteFlag~q ),
	.datab(\inst4|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~9 ),
	.combout(\inst4|Add0~10_combout ),
	.cout(\inst4|Add0~11 ));
// synopsys translate_off
defparam \inst4|Add0~10 .lut_mask = 16'h4B0B;
defparam \inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneive_lcell_comb \inst4|count~6 (
// Equation(s):
// \inst4|count~6_combout  = (\inst4|Add0~10_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|Add0~10_combout ),
	.datac(\inst4|LessThan0~1_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~6 .lut_mask = 16'hCCC8;
defparam \inst4|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N7
dffeas \inst4|count[5] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[5] .is_wysiwyg = "true";
defparam \inst4|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = (\inst4|Add0~11  & ((((\inst4|count [6] & !\inst2|rxCompleteFlag~q ))))) # (!\inst4|Add0~11  & (((\inst4|count [6] & !\inst2|rxCompleteFlag~q )) # (GND)))
// \inst4|Add0~13  = CARRY(((\inst4|count [6] & !\inst2|rxCompleteFlag~q )) # (!\inst4|Add0~11 ))

	.dataa(\inst4|count [6]),
	.datab(\inst2|rxCompleteFlag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~11 ),
	.combout(\inst4|Add0~12_combout ),
	.cout(\inst4|Add0~13 ));
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hD22F;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneive_lcell_comb \inst4|count[6]~7 (
// Equation(s):
// \inst4|count[6]~7_combout  = (\inst4|Add0~12_combout  & ((\inst4|LessThan0~1_combout ) # ((\inst4|LessThan0~2_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|Add0~12_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count[6]~7 .lut_mask = 16'hAAA8;
defparam \inst4|count[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N17
dffeas \inst4|count[6] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[6] .is_wysiwyg = "true";
defparam \inst4|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneive_lcell_comb \inst4|LessThan0~1 (
// Equation(s):
// \inst4|LessThan0~1_combout  = (\inst4|count [5]) # ((\inst4|count [6]) # ((\inst4|count [3]) # (\inst4|count [4])))

	.dataa(\inst4|count [5]),
	.datab(\inst4|count [6]),
	.datac(\inst4|count [3]),
	.datad(\inst4|count [4]),
	.cin(gnd),
	.combout(\inst4|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \inst4|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneive_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = (\inst4|Add0~13  & (((\inst2|rxCompleteFlag~q ) # (\inst4|count [7])))) # (!\inst4|Add0~13  & (!\inst2|rxCompleteFlag~q  & (!\inst4|count [7])))
// \inst4|Add0~15  = CARRY((!\inst2|rxCompleteFlag~q  & (!\inst4|count [7] & !\inst4|Add0~13 )))

	.dataa(\inst2|rxCompleteFlag~q ),
	.datab(\inst4|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~13 ),
	.combout(\inst4|Add0~14_combout ),
	.cout(\inst4|Add0~15 ));
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'hE101;
defparam \inst4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \inst4|count~8 (
// Equation(s):
// \inst4|count~8_combout  = (\inst4|Add0~14_combout  & ((\inst4|LessThan0~1_combout ) # ((\inst4|LessThan0~2_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~1_combout ),
	.datab(\inst4|Add0~14_combout ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~8 .lut_mask = 16'hCCC8;
defparam \inst4|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \inst4|count[7] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[7] .is_wysiwyg = "true";
defparam \inst4|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneive_lcell_comb \inst4|Add0~16 (
// Equation(s):
// \inst4|Add0~16_combout  = (\inst4|Add0~15  & ((((\inst2|rxCompleteFlag~q ) # (\inst4|count [8]))))) # (!\inst4|Add0~15  & ((\inst2|rxCompleteFlag~q ) # ((\inst4|count [8]) # (GND))))
// \inst4|Add0~17  = CARRY((\inst2|rxCompleteFlag~q ) # ((\inst4|count [8]) # (!\inst4|Add0~15 )))

	.dataa(\inst2|rxCompleteFlag~q ),
	.datab(\inst4|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~15 ),
	.combout(\inst4|Add0~16_combout ),
	.cout(\inst4|Add0~17 ));
// synopsys translate_off
defparam \inst4|Add0~16 .lut_mask = 16'h1EEF;
defparam \inst4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
cycloneive_lcell_comb \inst4|count~9 (
// Equation(s):
// \inst4|count~9_combout  = (\inst4|Add0~16_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|Add0~16_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~9 .lut_mask = 16'hF0E0;
defparam \inst4|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N5
dffeas \inst4|count[8] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[8] .is_wysiwyg = "true";
defparam \inst4|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneive_lcell_comb \inst4|Add0~18 (
// Equation(s):
// \inst4|Add0~18_combout  = (\inst4|Add0~17  & (((\inst2|rxCompleteFlag~q ) # (\inst4|count [9])))) # (!\inst4|Add0~17  & (!\inst2|rxCompleteFlag~q  & (!\inst4|count [9])))
// \inst4|Add0~19  = CARRY((!\inst2|rxCompleteFlag~q  & (!\inst4|count [9] & !\inst4|Add0~17 )))

	.dataa(\inst2|rxCompleteFlag~q ),
	.datab(\inst4|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~17 ),
	.combout(\inst4|Add0~18_combout ),
	.cout(\inst4|Add0~19 ));
// synopsys translate_off
defparam \inst4|Add0~18 .lut_mask = 16'hE101;
defparam \inst4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneive_lcell_comb \inst4|count~10 (
// Equation(s):
// \inst4|count~10_combout  = (\inst4|Add0~18_combout  & ((\inst4|LessThan0~1_combout ) # ((\inst4|LessThan0~2_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~1_combout ),
	.datab(\inst4|Add0~18_combout ),
	.datac(\inst4|LessThan0~2_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~10 .lut_mask = 16'hCCC8;
defparam \inst4|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N23
dffeas \inst4|count[9] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[9] .is_wysiwyg = "true";
defparam \inst4|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \inst4|Add0~20 (
// Equation(s):
// \inst4|Add0~20_combout  = \inst4|Add0~19  $ (((\inst4|count [10]) # (\inst2|rxCompleteFlag~q )))

	.dataa(gnd),
	.datab(\inst4|count [10]),
	.datac(gnd),
	.datad(\inst2|rxCompleteFlag~q ),
	.cin(\inst4|Add0~19 ),
	.combout(\inst4|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~20 .lut_mask = 16'h0F3C;
defparam \inst4|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneive_lcell_comb \inst4|count~11 (
// Equation(s):
// \inst4|count~11_combout  = (\inst4|Add0~20_combout  & ((\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(\inst4|LessThan0~1_combout ),
	.datac(\inst4|Add0~20_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~11 .lut_mask = 16'hF0E0;
defparam \inst4|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N5
dffeas \inst4|count[10] (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[10] .is_wysiwyg = "true";
defparam \inst4|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneive_lcell_comb \inst4|LessThan0~2 (
// Equation(s):
// \inst4|LessThan0~2_combout  = (\inst4|count [9]) # ((\inst4|count [7]) # ((\inst4|count [10]) # (\inst4|count [8])))

	.dataa(\inst4|count [9]),
	.datab(\inst4|count [7]),
	.datac(\inst4|count [10]),
	.datad(\inst4|count [8]),
	.cin(gnd),
	.combout(\inst4|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \inst4|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneive_lcell_comb \inst4|LessThan0~3 (
// Equation(s):
// \inst4|LessThan0~3_combout  = (\inst4|LessThan0~2_combout ) # ((\inst4|LessThan0~1_combout ) # (\inst4|LessThan0~0_combout ))

	.dataa(\inst4|LessThan0~2_combout ),
	.datab(gnd),
	.datac(\inst4|LessThan0~1_combout ),
	.datad(\inst4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst4|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|LessThan0~3 .lut_mask = 16'hFFFA;
defparam \inst4|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N21
dffeas \inst4|rxLED (
	.clk(\inst|baudClk~clkctrl_outclk ),
	.d(\inst4|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|rxLED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|rxLED .is_wysiwyg = "true";
defparam \inst4|rxLED .power_up = "low";
// synopsys translate_on

assign GPIO_15 = \GPIO_15~output_o ;

assign GPIO_17 = \GPIO_17~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[0] = \LED[0]~output_o ;

endmodule
