// Seed: 2638557715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  wire id_8;
  tri1 id_9 = id_9 != 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  wire id_3
    , id_7,
    input  wor  id_4,
    output wor  id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
