#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffddaea4c0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x7fffddb21070_0 .net "clk", 0 0, v0x7fffddae5e70_0;  1 drivers
S_0x7fffddaeb840 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x7fffddaea4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
v0x7fffddadc3e0_0 .var *"_s0", 0 0; Local signal
v0x7fffddae5e70_0 .var "out", 0 0;
S_0x7fffddb08ea0 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x7fffddaea4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x7fffddaf4830 .param/str "IM_DATA" 0 3 34, "im_data1.txt";
P_0x7fffddaf4870 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7f6c2a440a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffddb37e70 .functor XNOR 1, L_0x7fffddb37520, L_0x7f6c2a440a38, C4<0>, C4<0>;
L_0x7f6c2a440018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffddb1bd00_0 .net/2u *"_s0", 31 0, L_0x7f6c2a440018;  1 drivers
v0x7fffddb1be00_0 .net/2u *"_s144", 0 0, L_0x7f6c2a440a38;  1 drivers
v0x7fffddb1bee0_0 .net *"_s146", 0 0, L_0x7fffddb37e70;  1 drivers
v0x7fffddb1bf80_0 .net *"_s17", 3 0, L_0x7fffddb31b30;  1 drivers
v0x7fffddb1c060_0 .net *"_s19", 25 0, L_0x7fffddb31c20;  1 drivers
L_0x7f6c2a4400a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb1c190_0 .net/2u *"_s20", 1 0, L_0x7f6c2a4400a8;  1 drivers
v0x7fffddb1c270_0 .net *"_s25", 0 0, L_0x7fffddb31fa0;  1 drivers
v0x7fffddb1c350_0 .net *"_s26", 15 0, L_0x7fffddb32040;  1 drivers
v0x7fffddb1c430_0 .net *"_s29", 15 0, L_0x7fffddb32260;  1 drivers
v0x7fffddb1c510_0 .net *"_s47", 29 0, L_0x7fffddb32910;  1 drivers
L_0x7f6c2a440180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb1c5f0_0 .net/2u *"_s48", 1 0, L_0x7f6c2a440180;  1 drivers
v0x7fffddb1c6d0_0 .net "aluctl", 3 0, v0x7fffddb0b5e0_0;  1 drivers
v0x7fffddb1c790_0 .net "aluop", 1 0, v0x7fffddb0db00_0;  1 drivers
v0x7fffddb1c850_0 .net "aluop_s3", 1 0, L_0x7fffddb338d0;  1 drivers
v0x7fffddb1c8f0_0 .net "alurslt", 31 0, v0x7fffddb0ae30_0;  1 drivers
v0x7fffddb1c9c0_0 .net "alurslt_s4", 31 0, L_0x7fffddb368d0;  1 drivers
v0x7fffddb1ca90_0 .net "alurslt_s5", 31 0, v0x7fffddb10da0_0;  1 drivers
v0x7fffddb1cc70_0 .net "alusrc", 0 0, v0x7fffddb0dc00_0;  1 drivers
v0x7fffddb1cd40_0 .net "alusrc_data2", 31 0, L_0x7fffddb34880;  1 drivers
v0x7fffddb1ce10_0 .net "alusrc_s3", 0 0, L_0x7fffddb33b10;  1 drivers
v0x7fffddb1ceb0_0 .net "baddr_s2", 31 0, L_0x7fffddb32f00;  1 drivers
v0x7fffddb1cf80_0 .net "baddr_s3", 31 0, v0x7fffddb0bec0_0;  1 drivers
v0x7fffddb1d070_0 .net "baddr_s4", 31 0, v0x7fffddb0c710_0;  1 drivers
v0x7fffddb1d130_0 .net "branch_eq_s2", 0 0, v0x7fffddb0dcc0_0;  1 drivers
v0x7fffddb1d200_0 .net "branch_eq_s3", 0 0, L_0x7fffddb33e00;  1 drivers
v0x7fffddb1d2a0_0 .net "branch_eq_s4", 0 0, L_0x7fffddb36e50;  1 drivers
v0x7fffddb1d340_0 .net "branch_ne_s2", 0 0, v0x7fffddb0dd60_0;  1 drivers
v0x7fffddb1d410_0 .net "branch_ne_s3", 0 0, L_0x7fffddb33ea0;  1 drivers
v0x7fffddb1d4b0_0 .net "branch_ne_s4", 0 0, L_0x7fffddb37070;  1 drivers
v0x7fffddb1d570_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb1d610_0 .var "clock_counter", 5 0;
v0x7fffddb1d6f0_0 .net "data1", 31 0, v0x7fffddb19670_0;  1 drivers
v0x7fffddb1d7e0_0 .net "data1_s3", 31 0, L_0x7fffddb32600;  1 drivers
v0x7fffddb1dab0_0 .net "data2", 31 0, v0x7fffddb19770_0;  1 drivers
v0x7fffddb1dba0_0 .net "data2_s3", 31 0, L_0x7fffddb32730;  1 drivers
v0x7fffddb1dc60_0 .net "data2_s4", 31 0, v0x7fffddb115a0_0;  1 drivers
v0x7fffddb1dd70_0 .var "flush_s1", 0 0;
v0x7fffddb1de60_0 .var "flush_s2", 0 0;
v0x7fffddb1df00_0 .var "flush_s3", 0 0;
v0x7fffddb1dfa0_0 .var "forward_a", 1 0;
v0x7fffddb1e080_0 .var "forward_b", 1 0;
v0x7fffddb1e160_0 .net "funct", 5 0, L_0x7fffddb34b60;  1 drivers
v0x7fffddb1e220_0 .var "fw_data1_s3", 31 0;
v0x7fffddb1e2c0_0 .var "fw_data2_s3", 31 0;
v0x7fffddb1e390_0 .net "imm", 15 0, L_0x7fffddb319b0;  1 drivers
v0x7fffddb1e450_0 .net "inst", 31 0, L_0x7fffdda43150;  1 drivers
v0x7fffddb1e560_0 .net "inst_s2", 31 0, v0x7fffddb1aba0_0;  1 drivers
v0x7fffddb1e620_0 .net "jaddr_s2", 31 0, L_0x7fffddb31dd0;  1 drivers
v0x7fffddb1e6f0_0 .net "jaddr_s3", 31 0, v0x7fffddb11db0_0;  1 drivers
v0x7fffddb1e7e0_0 .net "jaddr_s4", 31 0, v0x7fffddb125c0_0;  1 drivers
v0x7fffddb1e8a0_0 .net "jump_s2", 0 0, v0x7fffddb0de20_0;  1 drivers
v0x7fffddb1e990_0 .net "jump_s3", 0 0, v0x7fffddb12d60_0;  1 drivers
v0x7fffddb1ea80_0 .net "jump_s4", 0 0, v0x7fffddb13550_0;  1 drivers
v0x7fffddb1eb20_0 .net "memread", 0 0, v0x7fffddb0df30_0;  1 drivers
v0x7fffddb1ebc0_0 .net "memread_s3", 0 0, L_0x7fffddb334d0;  1 drivers
v0x7fffddb1ec60_0 .net "memread_s4", 0 0, L_0x7fffddb344d0;  1 drivers
v0x7fffddb1ed30_0 .net "memtoreg", 0 0, v0x7fffddb0dff0_0;  1 drivers
v0x7fffddb1ee00_0 .net "memtoreg_s3", 0 0, L_0x7fffddb33740;  1 drivers
v0x7fffddb1eea0_0 .net "memtoreg_s4", 0 0, L_0x7fffddb33f90;  1 drivers
v0x7fffddb1ef40_0 .net "memtoreg_s5", 0 0, L_0x7fffddb37520;  1 drivers
v0x7fffddb1efe0_0 .net "memwrite", 0 0, v0x7fffddb0e0b0_0;  1 drivers
v0x7fffddb1f0b0_0 .net "memwrite_s3", 0 0, L_0x7fffddb336a0;  1 drivers
v0x7fffddb1f150_0 .net "memwrite_s4", 0 0, L_0x7fffddb34700;  1 drivers
v0x7fffddb1f220_0 .net "opcode", 5 0, L_0x7fffddb31610;  1 drivers
v0x7fffddb1f2f0_0 .var "pc", 31 0;
v0x7fffddb1f7d0_0 .net "pc4", 31 0, L_0x7fffddb31120;  1 drivers
v0x7fffddb1f8a0_0 .net "pc4_s2", 31 0, v0x7fffddb1b350_0;  1 drivers
v0x7fffddb1f990_0 .net "pc4_s3", 31 0, v0x7fffddb13e60_0;  1 drivers
v0x7fffddb1fa30_0 .var "pcsrc", 0 0;
v0x7fffddb1fad0_0 .net "rd", 4 0, L_0x7fffddb31910;  1 drivers
v0x7fffddb1fbb0_0 .net "rd_s3", 4 0, L_0x7fffddb32a80;  1 drivers
v0x7fffddb1fc90_0 .net "rdata", 31 0, L_0x7fffddb379c0;  1 drivers
v0x7fffddb1fda0_0 .net "rdata_s5", 31 0, v0x7fffddb14690_0;  1 drivers
v0x7fffddb1fe60_0 .net "regdst", 0 0, v0x7fffddb0e2e0_0;  1 drivers
v0x7fffddb1ff30_0 .net "regdst_s3", 0 0, L_0x7fffddb33430;  1 drivers
v0x7fffddb1ffd0_0 .net "regwrite", 0 0, v0x7fffddb0e3a0_0;  1 drivers
v0x7fffddb200a0_0 .net "regwrite_s3", 0 0, L_0x7fffddb33970;  1 drivers
v0x7fffddb20140_0 .net "regwrite_s4", 0 0, L_0x7fffddb34300;  1 drivers
v0x7fffddb201e0_0 .net "regwrite_s5", 0 0, L_0x7fffddb37430;  1 drivers
v0x7fffddb202b0_0 .net "rs", 4 0, L_0x7fffddb31750;  1 drivers
v0x7fffddb203a0_0 .net "rs_s3", 4 0, v0x7fffddb1bb70_0;  1 drivers
v0x7fffddb20460_0 .net "rt", 4 0, L_0x7fffddb317f0;  1 drivers
v0x7fffddb20530_0 .net "rt_s3", 4 0, L_0x7fffddb329b0;  1 drivers
v0x7fffddb205f0_0 .net "seimm", 31 0, L_0x7fffddb32300;  1 drivers
v0x7fffddb206e0_0 .net "seimm_s3", 31 0, v0x7fffddb16e10_0;  1 drivers
v0x7fffddb207b0_0 .net "seimm_sl2", 31 0, L_0x7fffddb32cd0;  1 drivers
v0x7fffddb20870_0 .net "shamt", 4 0, L_0x7fffddb31a90;  1 drivers
v0x7fffddb20950_0 .var "stall_s1_s2", 0 0;
v0x7fffddb20b00_0 .net "wrdata_s5", 31 0, L_0x7fffddb37fb0;  1 drivers
v0x7fffddb20bf0_0 .net "wrreg", 4 0, L_0x7fffddb369c0;  1 drivers
v0x7fffddb20cc0_0 .net "wrreg_s4", 4 0, v0x7fffddb17e50_0;  1 drivers
v0x7fffddb20db0_0 .net "wrreg_s5", 4 0, v0x7fffddb18680_0;  1 drivers
v0x7fffddb20ec0_0 .net "zero_s3", 0 0, L_0x7fffddb34c50;  1 drivers
v0x7fffddb20fb0_0 .net "zero_s4", 0 0, v0x7fffddb18e90_0;  1 drivers
E_0x7fffdda55670 .event edge, v0x7fffddb1ebc0_0, v0x7fffddb1a0b0_0, v0x7fffddb20530_0, v0x7fffddb19fd0_0;
E_0x7fffdda54bf0/0 .event edge, v0x7fffddb20140_0, v0x7fffddb17e50_0, v0x7fffddb1bb70_0, v0x7fffddb1a190_0;
E_0x7fffdda54bf0/1 .event edge, v0x7fffddb18680_0, v0x7fffddb20530_0;
E_0x7fffdda54bf0 .event/or E_0x7fffdda54bf0/0, E_0x7fffdda54bf0/1;
E_0x7fffdda55950 .event edge, v0x7fffddb18e90_0, v0x7fffddb1d2a0_0, v0x7fffddb1d4b0_0;
E_0x7fffdda55090 .event edge, v0x7fffddb1e080_0, v0x7fffddb10ce0_0, v0x7fffddb1a250_0, v0x7fffddb1dba0_0;
E_0x7fffdda54df0 .event edge, v0x7fffddb1dfa0_0, v0x7fffddb10ce0_0, v0x7fffddb1a250_0, v0x7fffddb1d7e0_0;
E_0x7fffddaf4950 .event edge, v0x7fffddb1fa30_0, v0x7fffddb13550_0;
L_0x7fffddb31120 .arith/sum 32, v0x7fffddb1f2f0_0, L_0x7f6c2a440018;
L_0x7fffddb31610 .part v0x7fffddb1aba0_0, 26, 6;
L_0x7fffddb31750 .part v0x7fffddb1aba0_0, 21, 5;
L_0x7fffddb317f0 .part v0x7fffddb1aba0_0, 16, 5;
L_0x7fffddb31910 .part v0x7fffddb1aba0_0, 11, 5;
L_0x7fffddb319b0 .part v0x7fffddb1aba0_0, 0, 16;
L_0x7fffddb31a90 .part v0x7fffddb1aba0_0, 6, 5;
L_0x7fffddb31b30 .part v0x7fffddb1f2f0_0, 28, 4;
L_0x7fffddb31c20 .part v0x7fffddb1aba0_0, 0, 26;
L_0x7fffddb31dd0 .concat [ 2 26 4 0], L_0x7f6c2a4400a8, L_0x7fffddb31c20, L_0x7fffddb31b30;
L_0x7fffddb31fa0 .part v0x7fffddb1aba0_0, 15, 1;
LS_0x7fffddb32040_0_0 .concat [ 1 1 1 1], L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0;
LS_0x7fffddb32040_0_4 .concat [ 1 1 1 1], L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0;
LS_0x7fffddb32040_0_8 .concat [ 1 1 1 1], L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0;
LS_0x7fffddb32040_0_12 .concat [ 1 1 1 1], L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0, L_0x7fffddb31fa0;
L_0x7fffddb32040 .concat [ 4 4 4 4], LS_0x7fffddb32040_0_0, LS_0x7fffddb32040_0_4, LS_0x7fffddb32040_0_8, LS_0x7fffddb32040_0_12;
L_0x7fffddb32260 .part v0x7fffddb1aba0_0, 0, 16;
L_0x7fffddb32300 .concat [ 16 16 0 0], L_0x7fffddb32260, L_0x7fffddb32040;
L_0x7fffddb32560 .concat [ 32 32 0 0], v0x7fffddb19770_0, v0x7fffddb19670_0;
L_0x7fffddb32600 .part v0x7fffddb15e80_0, 32, 32;
L_0x7fffddb32730 .part v0x7fffddb15e80_0, 0, 32;
L_0x7fffddb32820 .concat [ 5 5 0 0], L_0x7fffddb31910, L_0x7fffddb317f0;
L_0x7fffddb329b0 .part v0x7fffddb16630_0, 5, 5;
L_0x7fffddb32a80 .part v0x7fffddb16630_0, 0, 5;
L_0x7fffddb32910 .part L_0x7fffddb32300, 0, 30;
L_0x7fffddb32cd0 .concat [ 2 30 0 0], L_0x7f6c2a440180, L_0x7fffddb32910;
L_0x7fffddb32f00 .arith/sum 32, v0x7fffddb1b350_0, L_0x7fffddb32cd0;
LS_0x7fffddb33040_0_0 .concat [ 1 1 2 1], v0x7fffddb0dc00_0, v0x7fffddb0e3a0_0, v0x7fffddb0db00_0, v0x7fffddb0dff0_0;
LS_0x7fffddb33040_0_4 .concat [ 1 1 1 0], v0x7fffddb0e0b0_0, v0x7fffddb0df30_0, v0x7fffddb0e2e0_0;
L_0x7fffddb33040 .concat [ 5 3 0 0], LS_0x7fffddb33040_0_0, LS_0x7fffddb33040_0_4;
L_0x7fffddb33430 .part v0x7fffddb156a0_0, 7, 1;
L_0x7fffddb334d0 .part v0x7fffddb156a0_0, 6, 1;
L_0x7fffddb336a0 .part v0x7fffddb156a0_0, 5, 1;
L_0x7fffddb33740 .part v0x7fffddb156a0_0, 4, 1;
L_0x7fffddb338d0 .part v0x7fffddb156a0_0, 2, 2;
L_0x7fffddb33970 .part v0x7fffddb156a0_0, 1, 1;
L_0x7fffddb33b10 .part v0x7fffddb156a0_0, 0, 1;
L_0x7fffddb33bb0 .concat [ 1 1 0 0], v0x7fffddb0dd60_0, v0x7fffddb0dcc0_0;
L_0x7fffddb33e00 .part v0x7fffddb0cf20_0, 1, 1;
L_0x7fffddb33ea0 .part v0x7fffddb0cf20_0, 0, 1;
L_0x7fffddb34110 .concat [ 1 1 1 1], L_0x7fffddb336a0, L_0x7fffddb334d0, L_0x7fffddb33740, L_0x7fffddb33970;
L_0x7fffddb34300 .part v0x7fffddb17650_0, 3, 1;
L_0x7fffddb33f90 .part v0x7fffddb17650_0, 2, 1;
L_0x7fffddb344d0 .part v0x7fffddb17650_0, 1, 1;
L_0x7fffddb34700 .part v0x7fffddb17650_0, 0, 1;
L_0x7fffddb34880 .functor MUXZ 32, v0x7fffddb1e2c0_0, v0x7fffddb16e10_0, L_0x7fffddb33b10, C4<>;
L_0x7fffddb34b60 .part v0x7fffddb16e10_0, 0, 6;
L_0x7fffddb363f0 .concat [ 32 0 0 0], v0x7fffddb0ae30_0;
L_0x7fffddb368d0 .part v0x7fffddb10580_0, 0, 32;
L_0x7fffddb369c0 .functor MUXZ 5, L_0x7fffddb329b0, L_0x7fffddb32a80, L_0x7fffddb33430, C4<>;
L_0x7fffddb36d10 .concat [ 1 1 0 0], L_0x7fffddb33ea0, L_0x7fffddb33e00;
L_0x7fffddb36e50 .part v0x7fffddb0d730_0, 1, 1;
L_0x7fffddb37070 .part v0x7fffddb0d730_0, 0, 1;
L_0x7fffddb37160 .concat [ 1 1 0 0], L_0x7fffddb33f90, L_0x7fffddb34300;
L_0x7fffddb37430 .part v0x7fffddb14e90_0, 1, 1;
L_0x7fffddb37520 .part v0x7fffddb14e90_0, 0, 1;
L_0x7fffddb37ab0 .part L_0x7fffddb368d0, 2, 7;
L_0x7fffddb37fb0 .functor MUXZ 32, v0x7fffddb10da0_0, v0x7fffddb14690_0, L_0x7fffddb37e70, C4<>;
S_0x7fffddb092f0 .scope module, "alu1" "alu" 3 275, 4 6 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffdda5f000 .functor XNOR 1, L_0x7fffddb34fb0, L_0x7fffddb350e0, C4<0>, C4<0>;
L_0x7fffdda5f0f0 .functor XOR 1, L_0x7fffddb35180, L_0x7fffddb352b0, C4<0>, C4<0>;
L_0x7fffdda612e0 .functor AND 1, L_0x7fffdda5f000, L_0x7fffdda5f0f0, C4<1>, C4<1>;
L_0x7fffdda611f0 .functor XNOR 1, L_0x7fffddb35760, L_0x7fffddb35860, C4<0>, C4<0>;
L_0x7fffddae8450 .functor XOR 1, L_0x7fffddb35950, L_0x7fffddb35ab0, C4<0>, C4<0>;
L_0x7fffddb35bf0 .functor AND 1, L_0x7fffdda611f0, L_0x7fffddae8450, C4<1>, C4<1>;
L_0x7fffddb35a40 .functor NOT 1, L_0x7fffddb36350, C4<0>, C4<0>, C4<0>;
L_0x7f6c2a440378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffddadb090_0 .net/2u *"_s0", 31 0, L_0x7f6c2a440378;  1 drivers
v0x7fffddae45c0_0 .net *"_s11", 0 0, L_0x7fffddb350e0;  1 drivers
v0x7fffddade0c0_0 .net *"_s12", 0 0, L_0x7fffdda5f000;  1 drivers
v0x7fffddac8f60_0 .net *"_s15", 0 0, L_0x7fffddb35180;  1 drivers
v0x7fffddadf4f0_0 .net *"_s17", 0 0, L_0x7fffddb352b0;  1 drivers
v0x7fffddb096d0_0 .net *"_s18", 0 0, L_0x7fffdda5f0f0;  1 drivers
v0x7fffddb09790_0 .net *"_s20", 0 0, L_0x7fffdda612e0;  1 drivers
L_0x7f6c2a4403c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffddb09850_0 .net/2s *"_s22", 1 0, L_0x7f6c2a4403c0;  1 drivers
L_0x7f6c2a440408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb09930_0 .net/2s *"_s24", 1 0, L_0x7f6c2a440408;  1 drivers
v0x7fffddb09a10_0 .net *"_s26", 1 0, L_0x7fffddb35490;  1 drivers
v0x7fffddb09af0_0 .net *"_s31", 0 0, L_0x7fffddb35760;  1 drivers
v0x7fffddb09bd0_0 .net *"_s33", 0 0, L_0x7fffddb35860;  1 drivers
v0x7fffddb09cb0_0 .net *"_s34", 0 0, L_0x7fffdda611f0;  1 drivers
v0x7fffddb09d70_0 .net *"_s37", 0 0, L_0x7fffddb35950;  1 drivers
v0x7fffddb09e50_0 .net *"_s39", 0 0, L_0x7fffddb35ab0;  1 drivers
v0x7fffddb09f30_0 .net *"_s40", 0 0, L_0x7fffddae8450;  1 drivers
v0x7fffddb09ff0_0 .net *"_s42", 0 0, L_0x7fffddb35bf0;  1 drivers
L_0x7f6c2a440450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0a0b0_0 .net/2s *"_s44", 1 0, L_0x7f6c2a440450;  1 drivers
L_0x7f6c2a440498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0a190_0 .net/2s *"_s46", 1 0, L_0x7f6c2a440498;  1 drivers
v0x7fffddb0a270_0 .net *"_s48", 1 0, L_0x7fffddb35d40;  1 drivers
L_0x7f6c2a4404e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0a350_0 .net/2u *"_s52", 3 0, L_0x7f6c2a4404e0;  1 drivers
v0x7fffddb0a430_0 .net *"_s54", 0 0, L_0x7fffddb36040;  1 drivers
v0x7fffddb0a4f0_0 .net *"_s59", 0 0, L_0x7fffddb36350;  1 drivers
v0x7fffddb0a5d0_0 .net *"_s60", 0 0, L_0x7fffddb35a40;  1 drivers
v0x7fffddb0a6b0_0 .net *"_s63", 0 0, L_0x7fffddb364e0;  1 drivers
v0x7fffddb0a790_0 .net *"_s9", 0 0, L_0x7fffddb34fb0;  1 drivers
v0x7fffddb0a870_0 .net "a", 31 0, v0x7fffddb1e220_0;  1 drivers
v0x7fffddb0a950_0 .net "add_ab", 31 0, L_0x7fffddb34e80;  1 drivers
v0x7fffddb0aa30_0 .net "b", 31 0, L_0x7fffddb34880;  alias, 1 drivers
v0x7fffddb0ab10_0 .net "ctl", 3 0, v0x7fffddb0b5e0_0;  alias, 1 drivers
v0x7fffddb0abf0_0 .net "oflow", 0 0, L_0x7fffddb361c0;  1 drivers
v0x7fffddb0acb0_0 .net "oflow_add", 0 0, L_0x7fffddb35670;  1 drivers
v0x7fffddb0ad70_0 .net "oflow_sub", 0 0, L_0x7fffddb35f50;  1 drivers
v0x7fffddb0ae30_0 .var "out", 31 0;
v0x7fffddb0af10_0 .net "slt", 0 0, L_0x7fffddb36580;  1 drivers
v0x7fffddb0afd0_0 .net "sub_ab", 31 0, L_0x7fffddb34d90;  1 drivers
v0x7fffddb0b0b0_0 .net "zero", 0 0, L_0x7fffddb34c50;  alias, 1 drivers
E_0x7fffddb094c0/0 .event edge, v0x7fffddb0ab10_0, v0x7fffddb0a950_0, v0x7fffddb0a870_0, v0x7fffddb0aa30_0;
E_0x7fffddb094c0/1 .event edge, v0x7fffddb0af10_0, v0x7fffddb0afd0_0;
E_0x7fffddb094c0 .event/or E_0x7fffddb094c0/0, E_0x7fffddb094c0/1;
L_0x7fffddb34c50 .cmp/eq 32, L_0x7f6c2a440378, v0x7fffddb0ae30_0;
L_0x7fffddb34d90 .arith/sub 32, v0x7fffddb1e220_0, L_0x7fffddb34880;
L_0x7fffddb34e80 .arith/sum 32, v0x7fffddb1e220_0, L_0x7fffddb34880;
L_0x7fffddb34fb0 .part v0x7fffddb1e220_0, 31, 1;
L_0x7fffddb350e0 .part L_0x7fffddb34880, 31, 1;
L_0x7fffddb35180 .part L_0x7fffddb34e80, 31, 1;
L_0x7fffddb352b0 .part v0x7fffddb1e220_0, 31, 1;
L_0x7fffddb35490 .functor MUXZ 2, L_0x7f6c2a440408, L_0x7f6c2a4403c0, L_0x7fffdda612e0, C4<>;
L_0x7fffddb35670 .part L_0x7fffddb35490, 0, 1;
L_0x7fffddb35760 .part v0x7fffddb1e220_0, 31, 1;
L_0x7fffddb35860 .part L_0x7fffddb34880, 31, 1;
L_0x7fffddb35950 .part L_0x7fffddb34d90, 31, 1;
L_0x7fffddb35ab0 .part v0x7fffddb1e220_0, 31, 1;
L_0x7fffddb35d40 .functor MUXZ 2, L_0x7f6c2a440498, L_0x7f6c2a440450, L_0x7fffddb35bf0, C4<>;
L_0x7fffddb35f50 .part L_0x7fffddb35d40, 0, 1;
L_0x7fffddb36040 .cmp/eq 4, v0x7fffddb0b5e0_0, L_0x7f6c2a4404e0;
L_0x7fffddb361c0 .functor MUXZ 1, L_0x7fffddb35f50, L_0x7fffddb35670, L_0x7fffddb36040, C4<>;
L_0x7fffddb36350 .part v0x7fffddb1e220_0, 31, 1;
L_0x7fffddb364e0 .part v0x7fffddb1e220_0, 31, 1;
L_0x7fffddb36580 .functor MUXZ 1, L_0x7fffddb364e0, L_0x7fffddb35a40, L_0x7fffddb35f50, C4<>;
S_0x7fffddb0b210 .scope module, "alu_ctl1" "alu_control" 3 264, 5 4 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x7fffddb0b4e0_0 .var "_funct", 3 0;
v0x7fffddb0b5e0_0 .var "aluctl", 3 0;
v0x7fffddb0b6a0_0 .net "aluop", 1 0, L_0x7fffddb338d0;  alias, 1 drivers
v0x7fffddb0b740_0 .net "funct", 5 0, L_0x7fffddb34b60;  alias, 1 drivers
E_0x7fffddb0b400 .event edge, v0x7fffddb0b6a0_0, v0x7fffddb0b4e0_0;
E_0x7fffddb0b480 .event edge, v0x7fffddb0b740_0;
S_0x7fffddb0b8a0 .scope module, "baddr_s2_s3" "regr" 3 230, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb0ba70 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb0bba0_0 .net "clear", 0 0, v0x7fffddb1de60_0;  1 drivers
v0x7fffddb0bc60_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0bd50_0 .net "hold", 0 0, L_0x7f6c2a440258;  1 drivers
v0x7fffddb0be20_0 .net "in", 31 0, L_0x7fffddb32f00;  alias, 1 drivers
v0x7fffddb0bec0_0 .var "out", 31 0;
E_0x7fffddb0bb40 .event posedge, v0x7fffddae5e70_0;
S_0x7fffddb0c090 .scope module, "baddr_s3_s4" "regr" 3 313, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb0c260 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb0c3b0_0 .net "clear", 0 0, v0x7fffddb1df00_0;  1 drivers
v0x7fffddb0c490_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4406d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0c5a0_0 .net "hold", 0 0, L_0x7f6c2a4406d8;  1 drivers
v0x7fffddb0c640_0 .net "in", 31 0, v0x7fffddb0bec0_0;  alias, 1 drivers
v0x7fffddb0c710_0 .var "out", 31 0;
S_0x7fffddb0c8c0 .scope module, "branch_s2_s3" "regr" 3 225, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x7fffddb0cae0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x7fffddb0cc00_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb0ccf0_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0cd90_0 .net "hold", 0 0, L_0x7f6c2a440210;  1 drivers
v0x7fffddb0ce60_0 .net "in", 1 0, L_0x7fffddb33bb0;  1 drivers
v0x7fffddb0cf20_0 .var "out", 1 0;
S_0x7fffddb0d0f0 .scope module, "branch_s3_s4" "regr" 3 308, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x7fffddb0d2c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x7fffddb0d410_0 .net "clear", 0 0, v0x7fffddb1df00_0;  alias, 1 drivers
v0x7fffddb0d500_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0d5a0_0 .net "hold", 0 0, L_0x7f6c2a440690;  1 drivers
v0x7fffddb0d670_0 .net "in", 1 0, L_0x7fffddb36d10;  1 drivers
v0x7fffddb0d730_0 .var "out", 1 0;
S_0x7fffddb0d8b0 .scope module, "ctl1" "control" 3 194, 7 4 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x7fffddb0db00_0 .var "aluop", 1 0;
v0x7fffddb0dc00_0 .var "alusrc", 0 0;
v0x7fffddb0dcc0_0 .var "branch_eq", 0 0;
v0x7fffddb0dd60_0 .var "branch_ne", 0 0;
v0x7fffddb0de20_0 .var "jump", 0 0;
v0x7fffddb0df30_0 .var "memread", 0 0;
v0x7fffddb0dff0_0 .var "memtoreg", 0 0;
v0x7fffddb0e0b0_0 .var "memwrite", 0 0;
v0x7fffddb0e170_0 .net "opcode", 5 0, L_0x7fffddb31610;  alias, 1 drivers
v0x7fffddb0e2e0_0 .var "regdst", 0 0;
v0x7fffddb0e3a0_0 .var "regwrite", 0 0;
E_0x7fffddb0da80 .event edge, v0x7fffddb0e170_0;
S_0x7fffddb0e5c0 .scope module, "dm1" "dm" 3 336, 8 32 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
P_0x7fffddb0e740 .param/l "NMEM" 0 8 38, +C4<00000000000000000000000000010100>;
P_0x7fffddb0e780 .param/str "RM_DATA" 0 8 40, "dm_data.txt";
v0x7fffddb0ea00_0 .net *"_s0", 31 0, L_0x7fffddb377b0;  1 drivers
v0x7fffddb0eb00_0 .net *"_s2", 8 0, L_0x7fffddb37850;  1 drivers
L_0x7f6c2a440840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0ebe0_0 .net *"_s5", 1 0, L_0x7f6c2a440840;  1 drivers
v0x7fffddb0ecd0_0 .net "addr", 6 0, L_0x7fffddb37ab0;  1 drivers
v0x7fffddb0edb0_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb0eea0 .array "mem", 127 0, 31 0;
v0x7fffddb0ef60_0 .net "rd", 0 0, L_0x7fffddb344d0;  alias, 1 drivers
v0x7fffddb0f020_0 .net "rdata", 31 0, L_0x7fffddb379c0;  alias, 1 drivers
v0x7fffddb0f100_0 .net "wdata", 31 0, v0x7fffddb115a0_0;  alias, 1 drivers
v0x7fffddb0f1e0_0 .net "wr", 0 0, L_0x7fffddb34700;  alias, 1 drivers
L_0x7fffddb377b0 .array/port v0x7fffddb0eea0, L_0x7fffddb37850;
L_0x7fffddb37850 .concat [ 7 2 0 0], L_0x7fffddb37ab0, L_0x7f6c2a440840;
L_0x7fffddb379c0 .functor MUXZ 32, L_0x7fffddb377b0, v0x7fffddb115a0_0, L_0x7fffddb34700, C4<>;
S_0x7fffddb0f3a0 .scope module, "im1" "im" 3 122, 9 24 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x7fffddb0f5b0 .param/str "IM_DATA" 0 9 31, "im_data1.txt";
P_0x7fffddb0f5f0 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x7fffdda43150 .functor BUFZ 32, L_0x7fffddb312d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffddb0f7b0_0 .net *"_s0", 31 0, L_0x7fffddb312d0;  1 drivers
v0x7fffddb0f8b0_0 .net *"_s3", 6 0, L_0x7fffddb31390;  1 drivers
v0x7fffddb0f990_0 .net *"_s4", 8 0, L_0x7fffddb31430;  1 drivers
L_0x7f6c2a440060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffddb0fa80_0 .net *"_s7", 1 0, L_0x7f6c2a440060;  1 drivers
v0x7fffddb0fb60_0 .net "addr", 31 0, v0x7fffddb1f2f0_0;  1 drivers
v0x7fffddb0fc90_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb0fd30_0 .net "data", 31 0, L_0x7fffdda43150;  alias, 1 drivers
v0x7fffddb0fe10 .array "mem", 127 0, 31 0;
L_0x7fffddb312d0 .array/port v0x7fffddb0fe10, L_0x7fffddb31430;
L_0x7fffddb31390 .part v0x7fffddb1f2f0_0, 2, 7;
L_0x7fffddb31430 .concat [ 7 2 0 0], L_0x7fffddb31390, L_0x7f6c2a440060;
S_0x7fffddb0ff50 .scope module, "reg_alurslt" "regr" 3 283, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb10120 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb10270_0 .net "clear", 0 0, v0x7fffddb1df00_0;  alias, 1 drivers
v0x7fffddb10360_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4405b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb10420_0 .net "hold", 0 0, L_0x7f6c2a4405b8;  1 drivers
v0x7fffddb104c0_0 .net "in", 31 0, L_0x7fffddb363f0;  1 drivers
v0x7fffddb10580_0 .var "out", 31 0;
S_0x7fffddb10750 .scope module, "reg_alurslt_s4" "regr" 3 346, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb10920 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f6c2a440918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb10a70_0 .net "clear", 0 0, L_0x7f6c2a440918;  1 drivers
v0x7fffddb10b50_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb10c10_0 .net "hold", 0 0, L_0x7f6c2a440960;  1 drivers
v0x7fffddb10ce0_0 .net "in", 31 0, L_0x7fffddb368d0;  alias, 1 drivers
v0x7fffddb10da0_0 .var "out", 31 0;
S_0x7fffddb10f70 .scope module, "reg_data2_s3" "regr" 3 296, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb11140 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb11290_0 .net "clear", 0 0, v0x7fffddb1df00_0;  alias, 1 drivers
v0x7fffddb11350_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb11410_0 .net "hold", 0 0, L_0x7f6c2a440600;  1 drivers
v0x7fffddb114e0_0 .net "in", 31 0, v0x7fffddb1e2c0_0;  1 drivers
v0x7fffddb115a0_0 .var "out", 31 0;
S_0x7fffddb11760 .scope module, "reg_jaddr_s3" "regr" 3 239, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb11930 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb11a80_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb11b90_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb11c50_0 .net "hold", 0 0, L_0x7f6c2a4402e8;  1 drivers
v0x7fffddb11cf0_0 .net "in", 31 0, L_0x7fffddb31dd0;  alias, 1 drivers
v0x7fffddb11db0_0 .var "out", 31 0;
S_0x7fffddb11f80 .scope module, "reg_jaddr_s4" "regr" 3 322, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb12150 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb122a0_0 .net "clear", 0 0, v0x7fffddb1df00_0;  alias, 1 drivers
v0x7fffddb12360_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb12420_0 .net "hold", 0 0, L_0x7f6c2a440768;  1 drivers
v0x7fffddb124f0_0 .net "in", 31 0, v0x7fffddb11db0_0;  alias, 1 drivers
v0x7fffddb125c0_0 .var "out", 31 0;
S_0x7fffddb12720 .scope module, "reg_jump_s3" "regr" 3 234, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x7fffddb128f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x7fffddb12a40_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb12b00_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4402a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb12bc0_0 .net "hold", 0 0, L_0x7f6c2a4402a0;  1 drivers
v0x7fffddb12c90_0 .net "in", 0 0, v0x7fffddb0de20_0;  alias, 1 drivers
v0x7fffddb12d60_0 .var "out", 0 0;
S_0x7fffddb12f10 .scope module, "reg_jump_s4" "regr" 3 317, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x7fffddb130e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x7fffddb13230_0 .net "clear", 0 0, v0x7fffddb1df00_0;  alias, 1 drivers
v0x7fffddb132f0_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb133b0_0 .net "hold", 0 0, L_0x7f6c2a440720;  1 drivers
v0x7fffddb13480_0 .net "in", 0 0, v0x7fffddb12d60_0;  alias, 1 drivers
v0x7fffddb13550_0 .var "out", 0 0;
S_0x7fffddb13700 .scope module, "reg_pc4_s2" "regr" 3 179, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb139e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f6c2a440138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb13b30_0 .net "clear", 0 0, L_0x7f6c2a440138;  1 drivers
v0x7fffddb13c10_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb13cd0_0 .net "hold", 0 0, v0x7fffddb20950_0;  1 drivers
v0x7fffddb13da0_0 .net "in", 31 0, v0x7fffddb1b350_0;  alias, 1 drivers
v0x7fffddb13e60_0 .var "out", 31 0;
S_0x7fffddb14030 .scope module, "reg_rdata_s4" "regr" 3 340, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb14200 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f6c2a440888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb14350_0 .net "clear", 0 0, L_0x7f6c2a440888;  1 drivers
v0x7fffddb14430_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4408d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb144f0_0 .net "hold", 0 0, L_0x7f6c2a4408d0;  1 drivers
v0x7fffddb145c0_0 .net "in", 31 0, L_0x7fffddb379c0;  alias, 1 drivers
v0x7fffddb14690_0 .var "out", 31 0;
S_0x7fffddb14840 .scope module, "reg_regwrite_s4" "regr" 3 330, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x7fffddb14a10 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7f6c2a4407b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb14b60_0 .net "clear", 0 0, L_0x7f6c2a4407b0;  1 drivers
v0x7fffddb14c40_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4407f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb14d00_0 .net "hold", 0 0, L_0x7f6c2a4407f8;  1 drivers
v0x7fffddb14dd0_0 .net "in", 1 0, L_0x7fffddb37160;  1 drivers
v0x7fffddb14e90_0 .var "out", 1 0;
S_0x7fffddb15060 .scope module, "reg_s2_control" "regr" 3 218, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x7fffddb15230 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x7fffddb15380_0 .net "clear", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb15470_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4401c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb15510_0 .net "hold", 0 0, L_0x7f6c2a4401c8;  1 drivers
v0x7fffddb155e0_0 .net "in", 7 0, L_0x7fffddb33040;  1 drivers
v0x7fffddb156a0_0 .var "out", 7 0;
S_0x7fffddb15870 .scope module, "reg_s2_mem" "regr" 3 164, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x7fffddb15a40 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x7fffddb15b90_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb15c50_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb15d10_0 .net "hold", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb15de0_0 .net "in", 63 0, L_0x7fffddb32560;  1 drivers
v0x7fffddb15e80_0 .var "out", 63 0;
S_0x7fffddb16050 .scope module, "reg_s2_rt_rd" "regr" 3 174, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x7fffddb16220 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x7fffddb16340_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb16400_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb164c0_0 .net "hold", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb16590_0 .net "in", 9 0, L_0x7fffddb32820;  1 drivers
v0x7fffddb16630_0 .var "out", 9 0;
S_0x7fffddb16800 .scope module, "reg_s2_seimm" "regr" 3 172, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb169d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb16b20_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb16be0_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb16ca0_0 .net "hold", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb16d70_0 .net "in", 31 0, L_0x7fffddb32300;  alias, 1 drivers
v0x7fffddb16e10_0 .var "out", 31 0;
S_0x7fffddb16f90 .scope module, "reg_s3" "regr" 3 250, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x7fffddb17160 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x7fffddb17340_0 .net "clear", 0 0, v0x7fffddb1de60_0;  alias, 1 drivers
v0x7fffddb17400_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb174c0_0 .net "hold", 0 0, L_0x7f6c2a440330;  1 drivers
v0x7fffddb17590_0 .net "in", 3 0, L_0x7fffddb34110;  1 drivers
v0x7fffddb17650_0 .var "out", 3 0;
S_0x7fffddb17820 .scope module, "reg_wrreg" "regr" 3 304, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x7fffddb179f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x7fffddb17b40_0 .net "clear", 0 0, v0x7fffddb1df00_0;  alias, 1 drivers
v0x7fffddb17c00_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb17cc0_0 .net "hold", 0 0, L_0x7f6c2a440648;  1 drivers
v0x7fffddb17d90_0 .net "in", 4 0, L_0x7fffddb369c0;  alias, 1 drivers
v0x7fffddb17e50_0 .var "out", 4 0;
S_0x7fffddb18020 .scope module, "reg_wrreg_s4" "regr" 3 351, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x7fffddb181f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f6c2a4409a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb18340_0 .net "clear", 0 0, L_0x7f6c2a4409a8;  1 drivers
v0x7fffddb18420_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a4409f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb184e0_0 .net "hold", 0 0, L_0x7f6c2a4409f0;  1 drivers
v0x7fffddb185b0_0 .net "in", 4 0, v0x7fffddb17e50_0;  alias, 1 drivers
v0x7fffddb18680_0 .var "out", 4 0;
S_0x7fffddb18830 .scope module, "reg_zero_s3_s4" "regr" 3 278, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x7fffddb18a00 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7f6c2a440528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb18b50_0 .net "clear", 0 0, L_0x7f6c2a440528;  1 drivers
v0x7fffddb18c30_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
L_0x7f6c2a440570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb18cf0_0 .net "hold", 0 0, L_0x7f6c2a440570;  1 drivers
v0x7fffddb18dc0_0 .net "in", 0 0, L_0x7fffddb34c50;  alias, 1 drivers
v0x7fffddb18e90_0 .var "out", 0 0;
S_0x7fffddb19040 .scope module, "regm1" "regm" 3 152, 10 27 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
P_0x7fffddb17200 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x7fffddb17240 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x7fffddb19670_0 .var "_data1", 31 0;
v0x7fffddb19770_0 .var "_data2", 31 0;
v0x7fffddb19850_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb19920_0 .net "data1", 31 0, v0x7fffddb19670_0;  alias, 1 drivers
v0x7fffddb199e0_0 .net "data2", 31 0, v0x7fffddb19770_0;  alias, 1 drivers
v0x7fffddb19b10 .array "mem", 31 0, 31 0;
v0x7fffddb19fd0_0 .net "read1", 4 0, L_0x7fffddb31750;  alias, 1 drivers
v0x7fffddb1a0b0_0 .net "read2", 4 0, L_0x7fffddb317f0;  alias, 1 drivers
v0x7fffddb1a190_0 .net "regwrite", 0 0, L_0x7fffddb37430;  alias, 1 drivers
v0x7fffddb1a250_0 .net "wrdata", 31 0, L_0x7fffddb37fb0;  alias, 1 drivers
v0x7fffddb1a330_0 .net "wrreg", 4 0, v0x7fffddb18680_0;  alias, 1 drivers
E_0x7fffddb0e920/0 .event edge, v0x7fffddb1a0b0_0, v0x7fffddb18680_0, v0x7fffddb1a190_0, v0x7fffddb1a250_0;
v0x7fffddb19b10_0 .array/port v0x7fffddb19b10, 0;
v0x7fffddb19b10_1 .array/port v0x7fffddb19b10, 1;
v0x7fffddb19b10_2 .array/port v0x7fffddb19b10, 2;
v0x7fffddb19b10_3 .array/port v0x7fffddb19b10, 3;
E_0x7fffddb0e920/1 .event edge, v0x7fffddb19b10_0, v0x7fffddb19b10_1, v0x7fffddb19b10_2, v0x7fffddb19b10_3;
v0x7fffddb19b10_4 .array/port v0x7fffddb19b10, 4;
v0x7fffddb19b10_5 .array/port v0x7fffddb19b10, 5;
v0x7fffddb19b10_6 .array/port v0x7fffddb19b10, 6;
v0x7fffddb19b10_7 .array/port v0x7fffddb19b10, 7;
E_0x7fffddb0e920/2 .event edge, v0x7fffddb19b10_4, v0x7fffddb19b10_5, v0x7fffddb19b10_6, v0x7fffddb19b10_7;
v0x7fffddb19b10_8 .array/port v0x7fffddb19b10, 8;
v0x7fffddb19b10_9 .array/port v0x7fffddb19b10, 9;
v0x7fffddb19b10_10 .array/port v0x7fffddb19b10, 10;
v0x7fffddb19b10_11 .array/port v0x7fffddb19b10, 11;
E_0x7fffddb0e920/3 .event edge, v0x7fffddb19b10_8, v0x7fffddb19b10_9, v0x7fffddb19b10_10, v0x7fffddb19b10_11;
v0x7fffddb19b10_12 .array/port v0x7fffddb19b10, 12;
v0x7fffddb19b10_13 .array/port v0x7fffddb19b10, 13;
v0x7fffddb19b10_14 .array/port v0x7fffddb19b10, 14;
v0x7fffddb19b10_15 .array/port v0x7fffddb19b10, 15;
E_0x7fffddb0e920/4 .event edge, v0x7fffddb19b10_12, v0x7fffddb19b10_13, v0x7fffddb19b10_14, v0x7fffddb19b10_15;
v0x7fffddb19b10_16 .array/port v0x7fffddb19b10, 16;
v0x7fffddb19b10_17 .array/port v0x7fffddb19b10, 17;
v0x7fffddb19b10_18 .array/port v0x7fffddb19b10, 18;
v0x7fffddb19b10_19 .array/port v0x7fffddb19b10, 19;
E_0x7fffddb0e920/5 .event edge, v0x7fffddb19b10_16, v0x7fffddb19b10_17, v0x7fffddb19b10_18, v0x7fffddb19b10_19;
v0x7fffddb19b10_20 .array/port v0x7fffddb19b10, 20;
v0x7fffddb19b10_21 .array/port v0x7fffddb19b10, 21;
v0x7fffddb19b10_22 .array/port v0x7fffddb19b10, 22;
v0x7fffddb19b10_23 .array/port v0x7fffddb19b10, 23;
E_0x7fffddb0e920/6 .event edge, v0x7fffddb19b10_20, v0x7fffddb19b10_21, v0x7fffddb19b10_22, v0x7fffddb19b10_23;
v0x7fffddb19b10_24 .array/port v0x7fffddb19b10, 24;
v0x7fffddb19b10_25 .array/port v0x7fffddb19b10, 25;
v0x7fffddb19b10_26 .array/port v0x7fffddb19b10, 26;
v0x7fffddb19b10_27 .array/port v0x7fffddb19b10, 27;
E_0x7fffddb0e920/7 .event edge, v0x7fffddb19b10_24, v0x7fffddb19b10_25, v0x7fffddb19b10_26, v0x7fffddb19b10_27;
v0x7fffddb19b10_28 .array/port v0x7fffddb19b10, 28;
v0x7fffddb19b10_29 .array/port v0x7fffddb19b10, 29;
v0x7fffddb19b10_30 .array/port v0x7fffddb19b10, 30;
v0x7fffddb19b10_31 .array/port v0x7fffddb19b10, 31;
E_0x7fffddb0e920/8 .event edge, v0x7fffddb19b10_28, v0x7fffddb19b10_29, v0x7fffddb19b10_30, v0x7fffddb19b10_31;
E_0x7fffddb0e920 .event/or E_0x7fffddb0e920/0, E_0x7fffddb0e920/1, E_0x7fffddb0e920/2, E_0x7fffddb0e920/3, E_0x7fffddb0e920/4, E_0x7fffddb0e920/5, E_0x7fffddb0e920/6, E_0x7fffddb0e920/7, E_0x7fffddb0e920/8;
E_0x7fffddb19500/0 .event edge, v0x7fffddb19fd0_0, v0x7fffddb18680_0, v0x7fffddb1a190_0, v0x7fffddb1a250_0;
E_0x7fffddb19500/1 .event edge, v0x7fffddb19b10_0, v0x7fffddb19b10_1, v0x7fffddb19b10_2, v0x7fffddb19b10_3;
E_0x7fffddb19500/2 .event edge, v0x7fffddb19b10_4, v0x7fffddb19b10_5, v0x7fffddb19b10_6, v0x7fffddb19b10_7;
E_0x7fffddb19500/3 .event edge, v0x7fffddb19b10_8, v0x7fffddb19b10_9, v0x7fffddb19b10_10, v0x7fffddb19b10_11;
E_0x7fffddb19500/4 .event edge, v0x7fffddb19b10_12, v0x7fffddb19b10_13, v0x7fffddb19b10_14, v0x7fffddb19b10_15;
E_0x7fffddb19500/5 .event edge, v0x7fffddb19b10_16, v0x7fffddb19b10_17, v0x7fffddb19b10_18, v0x7fffddb19b10_19;
E_0x7fffddb19500/6 .event edge, v0x7fffddb19b10_20, v0x7fffddb19b10_21, v0x7fffddb19b10_22, v0x7fffddb19b10_23;
E_0x7fffddb19500/7 .event edge, v0x7fffddb19b10_24, v0x7fffddb19b10_25, v0x7fffddb19b10_26, v0x7fffddb19b10_27;
E_0x7fffddb19500/8 .event edge, v0x7fffddb19b10_28, v0x7fffddb19b10_29, v0x7fffddb19b10_30, v0x7fffddb19b10_31;
E_0x7fffddb19500 .event/or E_0x7fffddb19500/0, E_0x7fffddb19500/1, E_0x7fffddb19500/2, E_0x7fffddb19500/3, E_0x7fffddb19500/4, E_0x7fffddb19500/5, E_0x7fffddb19500/6, E_0x7fffddb19500/7, E_0x7fffddb19500/8;
S_0x7fffddb1a4d0 .scope module, "regr_im_s2" "regr" 3 123, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb1a650 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb1a860_0 .net "clear", 0 0, v0x7fffddb1dd70_0;  1 drivers
v0x7fffddb1a940_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb1aa00_0 .net "hold", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb1aad0_0 .net "in", 31 0, L_0x7fffdda43150;  alias, 1 drivers
v0x7fffddb1aba0_0 .var "out", 31 0;
S_0x7fffddb1ad30 .scope module, "regr_pc4_s2" "regr" 3 114, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fffddb1af00 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x7fffddb1b050_0 .net "clear", 0 0, v0x7fffddb1dd70_0;  alias, 1 drivers
v0x7fffddb1b140_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb1b1e0_0 .net "hold", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb1b2b0_0 .net "in", 31 0, L_0x7fffddb31120;  alias, 1 drivers
v0x7fffddb1b350_0 .var "out", 31 0;
S_0x7fffddb1b510 .scope module, "regr_s2_rs" "regr" 3 159, 6 31 0, S_0x7fffddb08ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x7fffddb1b6e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f6c2a4400f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffddb1b830_0 .net "clear", 0 0, L_0x7f6c2a4400f0;  1 drivers
v0x7fffddb1b910_0 .net "clk", 0 0, v0x7fffddae5e70_0;  alias, 1 drivers
v0x7fffddb1b9d0_0 .net "hold", 0 0, v0x7fffddb20950_0;  alias, 1 drivers
v0x7fffddb1baa0_0 .net "in", 4 0, L_0x7fffddb31750;  alias, 1 drivers
v0x7fffddb1bb70_0 .var "out", 4 0;
    .scope S_0x7fffddaeb840;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffddae5e70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffddaeb840;
T_1 ;
    %load/vec4 v0x7fffddae5e70_0;
    %inv;
    %store/vec4 v0x7fffddadc3e0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffddadc3e0_0;
    %store/vec4 v0x7fffddae5e70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffddb1ad30;
T_2 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb1b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb1b350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffddb1b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffddb1b350_0;
    %assign/vec4 v0x7fffddb1b350_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffddb1b2b0_0;
    %assign/vec4 v0x7fffddb1b350_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffddb0f3a0;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x7fffddb0f5b0, v0x7fffddb0fe10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffddb1a4d0;
T_4 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb1a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb1aba0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffddb1aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fffddb1aba0_0;
    %assign/vec4 v0x7fffddb1aba0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffddb1aad0_0;
    %assign/vec4 v0x7fffddb1aba0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffddb19040;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x7fffddb17240, v0x7fffddb19b10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffddb19040;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x7fffddb19040;
T_7 ;
    %wait E_0x7fffddb19500;
    %load/vec4 v0x7fffddb19fd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddb19670_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffddb19fd0_0;
    %load/vec4 v0x7fffddb1a330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb1a190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fffddb1a250_0;
    %store/vec4 v0x7fffddb19670_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fffddb19fd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffddb19b10, 4;
    %store/vec4 v0x7fffddb19670_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffddb19040;
T_8 ;
    %wait E_0x7fffddb0e920;
    %load/vec4 v0x7fffddb1a0b0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffddb19770_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffddb1a0b0_0;
    %load/vec4 v0x7fffddb1a330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb1a190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffddb1a250_0;
    %store/vec4 v0x7fffddb19770_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffddb1a0b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffddb19b10, 4;
    %store/vec4 v0x7fffddb19770_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffddb19040;
T_9 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb1a190_0;
    %load/vec4 v0x7fffddb1a330_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fffddb1a250_0;
    %load/vec4 v0x7fffddb1a330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddb19b10, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffddb1b510;
T_10 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb1b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffddb1bb70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffddb1b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fffddb1bb70_0;
    %assign/vec4 v0x7fffddb1bb70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffddb1baa0_0;
    %assign/vec4 v0x7fffddb1bb70_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffddb15870;
T_11 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb15b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fffddb15e80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffddb15d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffddb15e80_0;
    %assign/vec4 v0x7fffddb15e80_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fffddb15de0_0;
    %assign/vec4 v0x7fffddb15e80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffddb16800;
T_12 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb16b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb16e10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffddb16ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fffddb16e10_0;
    %assign/vec4 v0x7fffddb16e10_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fffddb16d70_0;
    %assign/vec4 v0x7fffddb16e10_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffddb16050;
T_13 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb16340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffddb16630_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffddb164c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fffddb16630_0;
    %assign/vec4 v0x7fffddb16630_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fffddb16590_0;
    %assign/vec4 v0x7fffddb16630_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffddb13700;
T_14 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb13b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb13e60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffddb13cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7fffddb13e60_0;
    %assign/vec4 v0x7fffddb13e60_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fffddb13da0_0;
    %assign/vec4 v0x7fffddb13e60_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffddb0d8b0;
T_15 ;
    %wait E_0x7fffddb0da80;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffddb0db00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0dc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0df30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0dff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0e0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0de20_0, 0;
    %load/vec4 v0x7fffddb0e170_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0df30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0dff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0dc00_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0dc00_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0e3a0_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0dc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0e3a0_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fffddb0db00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb0e3a0_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb0de20_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffddb15060;
T_16 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb15380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffddb156a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffddb15510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fffddb156a0_0;
    %assign/vec4 v0x7fffddb156a0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fffddb155e0_0;
    %assign/vec4 v0x7fffddb156a0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffddb0c8c0;
T_17 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb0cc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddb0cf20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fffddb0cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7fffddb0cf20_0;
    %assign/vec4 v0x7fffddb0cf20_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fffddb0ce60_0;
    %assign/vec4 v0x7fffddb0cf20_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffddb0b8a0;
T_18 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb0bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb0bec0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fffddb0bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fffddb0bec0_0;
    %assign/vec4 v0x7fffddb0bec0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fffddb0be20_0;
    %assign/vec4 v0x7fffddb0bec0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fffddb12720;
T_19 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb12a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb12d60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffddb12bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fffddb12d60_0;
    %assign/vec4 v0x7fffddb12d60_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7fffddb12c90_0;
    %assign/vec4 v0x7fffddb12d60_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffddb11760;
T_20 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb11a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb11db0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fffddb11c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fffddb11db0_0;
    %assign/vec4 v0x7fffddb11db0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fffddb11cf0_0;
    %assign/vec4 v0x7fffddb11db0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fffddb16f90;
T_21 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb17340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffddb17650_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffddb174c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fffddb17650_0;
    %assign/vec4 v0x7fffddb17650_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7fffddb17590_0;
    %assign/vec4 v0x7fffddb17650_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffddb0b210;
T_22 ;
    %wait E_0x7fffddb0b480;
    %load/vec4 v0x7fffddb0b740_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fffddb0b4e0_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fffddb0b210;
T_23 ;
    %wait E_0x7fffddb0b400;
    %load/vec4 v0x7fffddb0b6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffddb0b5e0_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffddb0b5e0_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fffddb0b5e0_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x7fffddb0b4e0_0;
    %store/vec4 v0x7fffddb0b5e0_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffddb0b5e0_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fffddb092f0;
T_24 ;
    %wait E_0x7fffddb094c0;
    %load/vec4 v0x7fffddb0ab10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x7fffddb0a950_0;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x7fffddb0a870_0;
    %load/vec4 v0x7fffddb0aa30_0;
    %and;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x7fffddb0a870_0;
    %load/vec4 v0x7fffddb0aa30_0;
    %or;
    %inv;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x7fffddb0a870_0;
    %load/vec4 v0x7fffddb0aa30_0;
    %or;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7fffddb0af10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x7fffddb0afd0_0;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x7fffddb0a870_0;
    %load/vec4 v0x7fffddb0aa30_0;
    %xor;
    %assign/vec4 v0x7fffddb0ae30_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffddb18830;
T_25 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb18b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb18e90_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fffddb18cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x7fffddb18e90_0;
    %assign/vec4 v0x7fffddb18e90_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x7fffddb18dc0_0;
    %assign/vec4 v0x7fffddb18e90_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fffddb0ff50;
T_26 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb10270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb10580_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fffddb10420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x7fffddb10580_0;
    %assign/vec4 v0x7fffddb10580_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7fffddb104c0_0;
    %assign/vec4 v0x7fffddb10580_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fffddb10f70;
T_27 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb11290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb115a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fffddb11410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x7fffddb115a0_0;
    %assign/vec4 v0x7fffddb115a0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7fffddb114e0_0;
    %assign/vec4 v0x7fffddb115a0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fffddb17820;
T_28 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb17b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffddb17e50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fffddb17cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x7fffddb17e50_0;
    %assign/vec4 v0x7fffddb17e50_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x7fffddb17d90_0;
    %assign/vec4 v0x7fffddb17e50_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fffddb0d0f0;
T_29 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb0d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddb0d730_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fffddb0d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x7fffddb0d730_0;
    %assign/vec4 v0x7fffddb0d730_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x7fffddb0d670_0;
    %assign/vec4 v0x7fffddb0d730_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fffddb0c090;
T_30 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb0c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb0c710_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fffddb0c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x7fffddb0c710_0;
    %assign/vec4 v0x7fffddb0c710_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7fffddb0c640_0;
    %assign/vec4 v0x7fffddb0c710_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffddb12f10;
T_31 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb13230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb13550_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fffddb133b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x7fffddb13550_0;
    %assign/vec4 v0x7fffddb13550_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x7fffddb13480_0;
    %assign/vec4 v0x7fffddb13550_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fffddb11f80;
T_32 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb122a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb125c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fffddb12420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7fffddb125c0_0;
    %assign/vec4 v0x7fffddb125c0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fffddb124f0_0;
    %assign/vec4 v0x7fffddb125c0_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fffddb14840;
T_33 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb14b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddb14e90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fffddb14d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x7fffddb14e90_0;
    %assign/vec4 v0x7fffddb14e90_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7fffddb14dd0_0;
    %assign/vec4 v0x7fffddb14e90_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fffddb0e5c0;
T_34 ;
    %vpi_call 8 45 "$readmemh", P_0x7fffddb0e780, v0x7fffddb0eea0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7fffddb0e5c0;
T_35 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb0f1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x7fffddb0f100_0;
    %load/vec4 v0x7fffddb0ecd0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffddb0eea0, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fffddb14030;
T_36 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb14350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb14690_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fffddb144f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x7fffddb14690_0;
    %assign/vec4 v0x7fffddb14690_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x7fffddb145c0_0;
    %assign/vec4 v0x7fffddb14690_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fffddb10750;
T_37 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb10a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb10da0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fffddb10c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7fffddb10da0_0;
    %assign/vec4 v0x7fffddb10da0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fffddb10ce0_0;
    %assign/vec4 v0x7fffddb10da0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fffddb18020;
T_38 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb18340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffddb18680_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fffddb184e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x7fffddb18680_0;
    %assign/vec4 v0x7fffddb18680_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x7fffddb185b0_0;
    %assign/vec4 v0x7fffddb18680_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fffddb08ea0;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "PC=%x %x||rs=%d rt=%d rd=%d||A=%x B=%x||w=%x Ram%x R%xW%x||D=%x \012b=%x j%x||Opcode=%x Func=%x||I=%x R=%x||D=%d alu=%x branch%x j%x||R=%x C=%d \012-------------------------------------------------------------------------------------------------------", v0x7fffddb1f2f0_0, v0x7fffddb1e450_0, v0x7fffddb202b0_0, v0x7fffddb20460_0, v0x7fffddb1fad0_0, v0x7fffddb1e220_0, v0x7fffddb1cd40_0, v0x7fffddb1dc60_0, v0x7fffddb1fc90_0, v0x7fffddb1ec60_0, v0x7fffddb1f150_0, v0x7fffddb20b00_0, v0x7fffddb1d070_0, v0x7fffddb1e7e0_0, v0x7fffddb1f220_0, &PV<v0x7fffddb1e560_0, 0, 6>, v0x7fffddb206e0_0, v0x7fffddb1c8f0_0, v0x7fffddb20cc0_0, v0x7fffddb1c9c0_0, v0x7fffddb1fa30_0, v0x7fffddb1ea80_0, v0x7fffddb20db0_0, v0x7fffddb1d610_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x7fffddb08ea0;
T_40 ;
    %wait E_0x7fffddaf4950;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb1dd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb1de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb1df00_0, 0;
    %load/vec4 v0x7fffddb1fa30_0;
    %load/vec4 v0x7fffddb1ea80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb1dd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb1de60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb1df00_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fffddb08ea0;
T_41 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7fffddb1d610_0, 0;
    %end;
    .thread T_41;
    .scope S_0x7fffddb08ea0;
T_42 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb1d610_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fffddb1d610_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fffddb08ea0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffddb1f2f0_0, 0;
    %end;
    .thread T_43;
    .scope S_0x7fffddb08ea0;
T_44 ;
    %wait E_0x7fffddb0bb40;
    %load/vec4 v0x7fffddb20950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x7fffddb1f2f0_0;
    %assign/vec4 v0x7fffddb1f2f0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7fffddb1fa30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x7fffddb1d070_0;
    %assign/vec4 v0x7fffddb1f2f0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x7fffddb1ea80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x7fffddb1e7e0_0;
    %assign/vec4 v0x7fffddb1f2f0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x7fffddb1f7d0_0;
    %assign/vec4 v0x7fffddb1f2f0_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fffddb08ea0;
T_45 ;
    %wait E_0x7fffdda54df0;
    %load/vec4 v0x7fffddb1dfa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0x7fffddb1d7e0_0;
    %store/vec4 v0x7fffddb1e220_0, 0, 32;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x7fffddb1c9c0_0;
    %store/vec4 v0x7fffddb1e220_0, 0, 32;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x7fffddb20b00_0;
    %store/vec4 v0x7fffddb1e220_0, 0, 32;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fffddb08ea0;
T_46 ;
    %wait E_0x7fffdda55090;
    %load/vec4 v0x7fffddb1e080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v0x7fffddb1dba0_0;
    %store/vec4 v0x7fffddb1e2c0_0, 0, 32;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v0x7fffddb1c9c0_0;
    %store/vec4 v0x7fffddb1e2c0_0, 0, 32;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v0x7fffddb20b00_0;
    %store/vec4 v0x7fffddb1e2c0_0, 0, 32;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fffddb08ea0;
T_47 ;
    %wait E_0x7fffdda55950;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x7fffddb1d2a0_0;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %load/vec4 v0x7fffddb1d4b0_0;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb1fa30_0, 0;
    %jmp T_47.3;
T_47.0 ;
    %load/vec4 v0x7fffddb20fb0_0;
    %assign/vec4 v0x7fffddb1fa30_0, 0;
    %jmp T_47.3;
T_47.1 ;
    %load/vec4 v0x7fffddb20fb0_0;
    %inv;
    %assign/vec4 v0x7fffddb1fa30_0, 0;
    %jmp T_47.3;
T_47.3 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x7fffddb08ea0;
T_48 ;
    %wait E_0x7fffdda54bf0;
    %load/vec4 v0x7fffddb20140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb20cc0_0;
    %load/vec4 v0x7fffddb203a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffddb1dfa0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7fffddb201e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb20db0_0;
    %load/vec4 v0x7fffddb203a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffddb1dfa0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddb1dfa0_0, 0;
T_48.3 ;
T_48.1 ;
    %load/vec4 v0x7fffddb20140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb20cc0_0;
    %load/vec4 v0x7fffddb20530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffddb1e080_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x7fffddb201e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb20db0_0;
    %load/vec4 v0x7fffddb20530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffddb1e080_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffddb1e080_0, 0;
T_48.7 ;
T_48.5 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fffddb08ea0;
T_49 ;
    %wait E_0x7fffdda55670;
    %load/vec4 v0x7fffddb1ebc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb20460_0;
    %load/vec4 v0x7fffddb20530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffddb202b0_0;
    %load/vec4 v0x7fffddb20530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffddb20950_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffddb20950_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fffddaea4c0;
T_50 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffddaea4c0 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
