Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Aug 31 13:39:52 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  919         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (594)
6. checking no_output_delay (325)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (594)
--------------------------------
 There are 594 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (325)
---------------------------------
 There are 325 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.366        0.000                      0                 1157        0.036        0.000                      0                 1157        4.600        0.000                       0                   682  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.366        0.000                      0                 1157        0.036        0.000                      0                 1157        4.600        0.000                       0                   682  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 3.160ns (48.227%)  route 3.392ns (51.773%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/Q
                         net (fo=18, routed)          0.850     1.591    bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg_n_0_[3]
    SLICE_X20Y165        LUT5 (Prop_lut5_I3_O)        0.129     1.720 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     2.349    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     2.483 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     2.962    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.005 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     3.372    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.415 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.421     3.836    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     6.443 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, routed)           0.647     7.089    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X16Y166        FDRE (Setup_fdre_C_D)       -0.019    10.456    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 3.160ns (49.029%)  route 3.285ns (50.971%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg[3]/Q
                         net (fo=18, routed)          0.850     1.591    bd_0_i/hls_inst/inst/tmp_2_reg_1036_reg_n_0_[3]
    SLICE_X20Y165        LUT5 (Prop_lut5_I3_O)        0.129     1.720 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     2.349    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     2.483 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     2.962    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.005 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     3.372    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.415 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.421     3.836    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     6.443 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, routed)           0.540     6.982    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X16Y166        FDRE (Setup_fdre_C_D)       -0.010    10.465    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.157ns (28.696%)  route 2.875ns (71.304%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.404 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.404    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.569 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.569    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[62]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y180         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 1.104ns (27.746%)  route 2.875ns (72.254%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.404 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.404    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.516 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.516    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[63]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y180         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.103ns (27.728%)  route 2.875ns (72.272%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.515 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.515    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[58]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[58]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.100ns (27.673%)  route 2.875ns (72.327%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.404 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.404    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.512 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.512    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[61]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y180         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[61]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.089ns (27.472%)  route 2.875ns (72.528%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     4.501 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.501    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[60]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.050ns (26.752%)  route 2.875ns (73.248%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.462 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.462    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[59]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[59]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.049ns (26.733%)  route 2.875ns (73.267%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.461 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.461    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[54]
    SLICE_X2Y178         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y178         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y178         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[54]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.046ns (26.677%)  route 2.875ns (73.323%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/Q
                         net (fo=128, routed)         2.399     3.140    bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep_n_0
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.135     3.275 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_91/O
                         net (fo=1, routed)           0.469     3.744    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din1[37]
    SLICE_X2Y174         LUT3 (Prop_lut3_I0_O)        0.137     3.881 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[37]_INST_0/O
                         net (fo=1, routed)           0.000     3.881    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[37]
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.127 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     4.134    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.188 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.242 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.242    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.296 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.350 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     4.458 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.458    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[57]
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510    10.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y179         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X2Y179         FDRE (Setup_fdre_C_D)        0.076    10.551    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[57]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  6.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.734%)  route 0.105ns (51.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y166         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[30]/Q
                         net (fo=2, routed)           0.105     0.471    bd_0_i/hls_inst/inst/queue_1_U/d0[30]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.784%)  route 0.145ns (59.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y166         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[62]/Q
                         net (fo=2, routed)           0.145     0.511    bd_0_i/hls_inst/inst/queue_1_U/d0[62]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.737%)  route 0.145ns (59.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y166         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[26]/Q
                         net (fo=2, routed)           0.145     0.512    bd_0_i/hls_inst/inst/queue_1_U/d0[26]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.460%)  route 0.147ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y167         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[14]/Q
                         net (fo=2, routed)           0.147     0.513    bd_0_i/hls_inst/inst/queue_1_U/d0[14]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.766%)  route 0.158ns (61.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y167         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[44]/Q
                         net (fo=2, routed)           0.158     0.524    bd_0_i/hls_inst/inst/queue_1_U/d0[44]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/clk
    SLICE_X19Y163        FDRE                                         r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.081     0.447    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend0[0]
    SLICE_X18Y163        LUT3 (Prop_lut3_I1_O)        0.028     0.475 r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.475    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend_tmp[1]_i_1_n_0
    SLICE_X18Y163        FDRE                                         r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/clk
    SLICE_X18Y163        FDRE                                         r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend_tmp_reg[1]/C
                         clock pessimism              0.000     0.280    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/bfs_urem_7ns_3ns_7_11_seq_1_divseq_u/dividend_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dummy_2_reg_977_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y169        FDRE                                         r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/dummy_fu_142_reg[2]/Q
                         net (fo=5, routed)           0.083     0.449    bd_0_i/hls_inst/inst/dummy_fu_142_reg_n_0_[2]
    SLICE_X10Y169        LUT6 (Prop_lut6_I4_O)        0.028     0.477 r  bd_0_i/hls_inst/inst/dummy_2_reg_977[5]_i_1/O
                         net (fo=1, routed)           0.000     0.477    bd_0_i/hls_inst/inst/dummy_2_fu_421_p2[5]
    SLICE_X10Y169        FDRE                                         r  bd_0_i/hls_inst/inst/dummy_2_reg_977_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y169        FDRE                                         r  bd_0_i/hls_inst/inst/dummy_2_reg_977_reg[5]/C
                         clock pessimism              0.000     0.280    
    SLICE_X10Y169        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/dummy_2_reg_977_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.344%)  route 0.153ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y166         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[31]/Q
                         net (fo=2, routed)           0.153     0.510    bd_0_i/hls_inst/inst/queue_1_U/d0[31]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.119     0.399    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.396%)  route 0.191ns (65.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y164         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y164         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[46]/Q
                         net (fo=2, routed)           0.191     0.557    bd_0_i/hls_inst/inst/queue_1_U/d0[46]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.060%)  route 0.194ns (65.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y163         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/tmp_dst_reg_1059_reg[40]/Q
                         net (fo=2, routed)           0.194     0.560    bd_0_i/hls_inst/inst/queue_1_U/d0[40]
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/queue_1_U/clk
    RAMB36_X0Y33         RAMB36E1                                     r  bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.280    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.435    bd_0_i/hls_inst/inst/queue_1_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y33   bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y33   bd_0_i/hls_inst/inst/queue_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y32   bd_0_i/hls_inst/inst/queue_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y32   bd_0_i/hls_inst/inst/queue_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X13Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X13Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X13Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y166  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X12Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y165  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y164   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y164   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y167   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y167   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y167   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y167   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y167   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y167   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y168   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y168   bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 edges_0_q0[1]
                            (input port)
  Destination:            level_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.383ns  (logic 0.234ns (9.821%)  route 2.149ns (90.179%))
  Logic Levels:           3  (LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[1] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[1]
    SLICE_X13Y164        LUT3 (Prop_lut3_I2_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[1]_INST_0/O
                         net (fo=2, routed)           0.474     1.062    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[1]
    SLICE_X13Y164        LUT5 (Prop_lut5_I0_O)        0.136     1.198 r  bd_0_i/hls_inst/inst/level_address0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.600     1.799    bd_0_i/hls_inst/inst/level_address0[0]_INST_0_i_1_n_0
    SLICE_X12Y164        LUT5 (Prop_lut5_I4_O)        0.047     1.846 r  bd_0_i/hls_inst/inst/level_address0[0]_INST_0/O
                         net (fo=0)                   0.537     2.383    level_address0[0]
                                                                      r  level_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edges_0_q0[7]
                            (input port)
  Destination:            level_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.017ns  (logic 0.224ns (11.104%)  route 1.793ns (88.896%))
  Logic Levels:           3  (LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[7] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[7]
    SLICE_X10Y165        LUT3 (Prop_lut3_I2_O)        0.047     0.584 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[7]_INST_0/O
                         net (fo=2, routed)           0.277     0.861    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[7]
    SLICE_X10Y166        LUT5 (Prop_lut5_I0_O)        0.134     0.995 r  bd_0_i/hls_inst/inst/level_address0[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.442     1.437    bd_0_i/hls_inst/inst/level_address0[6]_INST_0_i_1_n_0
    SLICE_X11Y166        LUT5 (Prop_lut5_I4_O)        0.043     1.480 r  bd_0_i/hls_inst/inst/level_address0[6]_INST_0/O
                         net (fo=0)                   0.537     2.017    level_address0[6]
                                                                      r  level_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edges_0_q0[6]
                            (input port)
  Destination:            level_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.129ns (6.465%)  route 1.866ns (93.535%))
  Logic Levels:           3  (LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[6] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[6]
    SLICE_X10Y165        LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[6]_INST_0/O
                         net (fo=2, routed)           0.363     0.943    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[6]
    SLICE_X10Y165        LUT5 (Prop_lut5_I0_O)        0.043     0.986 r  bd_0_i/hls_inst/inst/level_address0[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     1.415    bd_0_i/hls_inst/inst/level_address0[5]_INST_0_i_1_n_0
    SLICE_X11Y165        LUT5 (Prop_lut5_I4_O)        0.043     1.458 r  bd_0_i/hls_inst/inst/level_address0[5]_INST_0/O
                         net (fo=0)                   0.537     1.995    level_address0[5]
                                                                      r  level_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edges_0_q0[3]
                            (input port)
  Destination:            level_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.925ns  (logic 0.232ns (12.054%)  route 1.693ns (87.946%))
  Logic Levels:           3  (LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[3] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[3]
    SLICE_X12Y164        LUT3 (Prop_lut3_I2_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[3]_INST_0/O
                         net (fo=2, routed)           0.174     0.762    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[3]
    SLICE_X12Y164        LUT5 (Prop_lut5_I0_O)        0.138     0.900 r  bd_0_i/hls_inst/inst/level_address0[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     1.345    bd_0_i/hls_inst/inst/level_address0[2]_INST_0_i_1_n_0
    SLICE_X11Y164        LUT5 (Prop_lut5_I4_O)        0.043     1.388 r  bd_0_i/hls_inst/inst/level_address0[2]_INST_0/O
                         net (fo=0)                   0.537     1.925    level_address0[2]
                                                                      r  level_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edges_0_q0[2]
                            (input port)
  Destination:            level_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.129ns (6.959%)  route 1.725ns (93.041%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[2] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[2]
    SLICE_X12Y164        LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[2]_INST_0/O
                         net (fo=2, routed)           0.465     1.045    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[2]
    SLICE_X12Y164        LUT6 (Prop_lut6_I1_O)        0.043     1.088 r  bd_0_i/hls_inst/inst/level_address0[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.186     1.274    bd_0_i/hls_inst/inst/level_address0[1]_INST_0_i_1_n_0
    SLICE_X12Y163        LUT5 (Prop_lut5_I4_O)        0.043     1.317 r  bd_0_i/hls_inst/inst/level_address0[1]_INST_0/O
                         net (fo=0)                   0.537     1.854    level_address0[1]
                                                                      r  level_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edges_0_q0[5]
                            (input port)
  Destination:            level_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.853ns  (logic 0.230ns (12.409%)  route 1.623ns (87.591%))
  Logic Levels:           3  (LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[5] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[5]
    SLICE_X11Y164        LUT3 (Prop_lut3_I2_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[5]_INST_0/O
                         net (fo=2, routed)           0.451     1.039    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[5]
    SLICE_X11Y166        LUT5 (Prop_lut5_I0_O)        0.136     1.175 r  bd_0_i/hls_inst/inst/level_address0[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.099     1.273    bd_0_i/hls_inst/inst/level_address0[4]_INST_0_i_1_n_0
    SLICE_X11Y166        LUT5 (Prop_lut5_I4_O)        0.043     1.316 r  bd_0_i/hls_inst/inst/level_address0[4]_INST_0/O
                         net (fo=0)                   0.537     1.853    level_address0[4]
                                                                      r  level_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edges_0_q0[4]
                            (input port)
  Destination:            level_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.713ns  (logic 0.129ns (7.531%)  route 1.584ns (92.469%))
  Logic Levels:           3  (LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  edges_0_q0[4] (IN)
                         net (fo=0)                   0.537     0.537    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din0[4]
    SLICE_X11Y164        LUT3 (Prop_lut3_I2_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[4]_INST_0/O
                         net (fo=2, routed)           0.360     0.940    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[4]
    SLICE_X11Y164        LUT5 (Prop_lut5_I0_O)        0.043     0.983 r  bd_0_i/hls_inst/inst/level_address0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.150     1.133    bd_0_i/hls_inst/inst/level_address0[3]_INST_0_i_1_n_0
    SLICE_X11Y164        LUT5 (Prop_lut5_I4_O)        0.043     1.176 r  bd_0_i/hls_inst/inst/level_address0[3]_INST_0/O
                         net (fo=0)                   0.537     1.713    level_address0[3]
                                                                      r  level_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.127ns  (logic 0.053ns (4.703%)  route 1.074ns (95.297%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y165        LUT2 (Prop_lut2_I1_O)        0.053     0.590 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.127    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            level_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y164        LUT6 (Prop_lut6_I1_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/level_ce0_INST_0/O
                         net (fo=0)                   0.537     1.117    level_ce0
                                                                      r  level_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            level_counts_0_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y165        LUT5 (Prop_lut5_I1_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/level_counts_0_ce0_INST_0/O
                         net (fo=0)                   0.537     1.117    level_counts_0_ce0
                                                                      r  level_counts_0_ce0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            level_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y164        LUT6 (Prop_lut6_I1_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_ce0_INST_0/O
                         net (fo=0)                   0.266     0.561    level_ce0
                                                                      r  level_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            level_counts_0_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X13Y165        LUT5 (Prop_lut5_I1_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_ce0_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_ce0
                                                                      r  level_counts_0_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[100]
                            (input port)
  Destination:            level_counts_0_d0[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[100] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[100]
    SLICE_X4Y172         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[100]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[100]
                                                                      r  level_counts_0_d0[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[101]
                            (input port)
  Destination:            level_counts_0_d0[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[101] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[101]
    SLICE_X5Y173         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[101]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[101]
                                                                      r  level_counts_0_d0[101] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[102]
                            (input port)
  Destination:            level_counts_0_d0[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[102] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[102]
    SLICE_X4Y174         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[102]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[102]
                                                                      r  level_counts_0_d0[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[103]
                            (input port)
  Destination:            level_counts_0_d0[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[103] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[103]
    SLICE_X5Y174         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[103]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[103]
                                                                      r  level_counts_0_d0[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[104]
                            (input port)
  Destination:            level_counts_0_d0[104]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[104] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[104]
    SLICE_X3Y174         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[104]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[104]
                                                                      r  level_counts_0_d0[104] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[105]
                            (input port)
  Destination:            level_counts_0_d0[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[105] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[105]
    SLICE_X0Y175         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[105]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[105]
                                                                      r  level_counts_0_d0[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[106]
                            (input port)
  Destination:            level_counts_0_d0[106]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[106] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[106]
    SLICE_X6Y174         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[106]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[106]
                                                                      r  level_counts_0_d0[106] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 level_counts_0_q0[107]
                            (input port)
  Destination:            level_counts_0_d0[107]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[107] (IN)
                         net (fo=2, unset)            0.266     0.266    bd_0_i/hls_inst/inst/level_counts_0_q0[107]
    SLICE_X5Y175         LUT5 (Prop_lut5_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/level_counts_0_d0[107]_INST_0/O
                         net (fo=0)                   0.266     0.561    level_counts_0_d0[107]
                                                                      r  level_counts_0_d0[107] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           325 Endpoints
Min Delay           325 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_1_d0[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.587ns  (logic 0.336ns (9.367%)  route 3.251ns (90.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.714     3.455    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X4Y180         LUT3 (Prop_lut3_I1_O)        0.132     3.587 r  bd_0_i/hls_inst/inst/level_counts_1_d0[126]_INST_0/O
                         net (fo=0)                   0.537     4.124    level_counts_1_d0[126]
                                                                      r  level_counts_1_d0[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_0_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.581ns  (logic 0.330ns (9.215%)  route 3.251ns (90.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.714     3.455    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X4Y180         LUT4 (Prop_lut4_I1_O)        0.126     3.581 r  bd_0_i/hls_inst/inst/level_counts_0_d0[62]_INST_0/O
                         net (fo=0)                   0.537     4.118    level_counts_0_d0[62]
                                                                      r  level_counts_0_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_0_d0[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.462ns  (logic 0.330ns (9.532%)  route 3.132ns (90.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.595     3.336    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X4Y180         LUT5 (Prop_lut5_I1_O)        0.126     3.462 r  bd_0_i/hls_inst/inst/level_counts_0_d0[126]_INST_0/O
                         net (fo=0)                   0.537     3.999    level_counts_0_d0[126]
                                                                      r  level_counts_0_d0[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.440ns  (logic 0.494ns (14.361%)  route 2.946ns (85.639%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y169        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[11]/Q
                         net (fo=67, routed)          1.334     2.130    bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/din2[0]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.052     2.182 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U2/dout[1]_INST_0/O
                         net (fo=2, routed)           0.474     2.657    bd_0_i/hls_inst/inst/tmp_dst_fu_587_p4[1]
    SLICE_X13Y164        LUT5 (Prop_lut5_I0_O)        0.136     2.793 r  bd_0_i/hls_inst/inst/level_address0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.600     3.393    bd_0_i/hls_inst/inst/level_address0[0]_INST_0_i_1_n_0
    SLICE_X12Y164        LUT5 (Prop_lut5_I4_O)        0.047     3.440 r  bd_0_i/hls_inst/inst/level_address0[0]_INST_0/O
                         net (fo=0)                   0.537     3.977    level_address0[0]
                                                                      r  level_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_1_d0[110]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 0.339ns (9.873%)  route 3.094ns (90.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.557     3.298    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X4Y176         LUT3 (Prop_lut3_I1_O)        0.135     3.433 r  bd_0_i/hls_inst/inst/level_counts_1_d0[110]_INST_0/O
                         net (fo=0)                   0.537     3.970    level_counts_1_d0[110]
                                                                      r  level_counts_1_d0[110] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_0_d0[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.424ns  (logic 0.330ns (9.637%)  route 3.094ns (90.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.557     3.298    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X4Y176         LUT4 (Prop_lut4_I1_O)        0.126     3.424 r  bd_0_i/hls_inst/inst/level_counts_0_d0[46]_INST_0/O
                         net (fo=0)                   0.537     3.961    level_counts_0_d0[46]
                                                                      r  level_counts_0_d0[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_1_d0[125]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.391ns  (logic 0.338ns (9.967%)  route 3.053ns (90.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.516     3.257    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X3Y180         LUT3 (Prop_lut3_I1_O)        0.134     3.391 r  bd_0_i/hls_inst/inst/level_counts_1_d0[125]_INST_0/O
                         net (fo=0)                   0.537     3.928    level_counts_1_d0[125]
                                                                      r  level_counts_1_d0[125] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_0_d0[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.383ns  (logic 0.330ns (9.754%)  route 3.053ns (90.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.516     3.257    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X3Y180         LUT4 (Prop_lut4_I1_O)        0.126     3.383 r  bd_0_i/hls_inst/inst/level_counts_0_d0[61]_INST_0/O
                         net (fo=0)                   0.537     3.920    level_counts_0_d0[61]
                                                                      r  level_counts_0_d0[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_1_d0[118]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.380ns  (logic 0.338ns (10.000%)  route 3.042ns (90.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.505     3.246    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X6Y178         LUT3 (Prop_lut3_I1_O)        0.134     3.380 r  bd_0_i/hls_inst/inst/level_counts_1_d0[118]_INST_0/O
                         net (fo=0)                   0.537     3.917    level_counts_1_d0[118]
                                                                      r  level_counts_1_d0[118] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level_counts_0_d0[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.377ns  (logic 0.330ns (9.773%)  route 3.047ns (90.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y166        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/Q
                         net (fo=256, routed)         2.510     3.251    bd_0_i/hls_inst/inst/zext_ln48_2_fu_765_p1[6]
    SLICE_X3Y180         LUT5 (Prop_lut5_I1_O)        0.126     3.377 r  bd_0_i/hls_inst/inst/level_counts_0_d0[127]_INST_0/O
                         net (fo=0)                   0.537     3.914    level_counts_0_d0[127]
                                                                      r  level_counts_0_d0[127] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodes_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y165        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y165        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=10, unset)           0.266     0.633    nodes_ce0
                                                                      r  nodes_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y167        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[0]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[0]
                                                                      r  edges_0_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y169        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y169        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[10]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[10]
                                                                      r  edges_0_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y167        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[1]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[1]
                                                                      r  edges_0_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y167        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[2]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[2]
                                                                      r  edges_0_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y167        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[3]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[3]
                                                                      r  edges_0_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y168        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[4]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[4]
                                                                      r  edges_0_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y168        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[5]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[5]
                                                                      r  edges_0_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y168        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[6]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[6]
                                                                      r  edges_0_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/e_1_reg_314_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges_0_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y168        FDRE                                         r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y168        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/e_1_reg_314_reg[7]/Q
                         net (fo=3, unset)            0.266     0.651    edges_0_address0[7]
                                                                      r  edges_0_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           698 Endpoints
Min Delay           698 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.957ns  (logic 2.878ns (48.312%)  route 3.079ns (51.688%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     1.830    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.873 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     2.239    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.282 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.421     2.703    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     5.310 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, routed)           0.647     5.957    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]_rep/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.850ns  (logic 2.878ns (49.198%)  route 2.972ns (50.802%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     1.830    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.873 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     2.239    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.282 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.421     2.703    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/din0[6]
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      2.607     5.310 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3/dout__0/P[9]
                         net (fo=2, routed)           0.540     5.850    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p2[9]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_4_reg_1099_reg[0]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/dividend0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.619ns  (logic 0.271ns (10.346%)  route 2.348ns (89.654%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     1.830    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.873 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.366     2.239    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X18Y166        LUT6 (Prop_lut6_I2_O)        0.043     2.282 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_1/O
                         net (fo=2, routed)           0.337     2.619    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/din0[6]
    SLICE_X19Y166        FDRE                                         r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/dividend0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/clk
    SLICE_X19Y166        FDRE                                         r  bd_0_i/hls_inst/inst/urem_7ns_3ns_7_11_seq_1_U4/dividend0_reg[6]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 0.277ns (10.658%)  route 2.322ns (89.342%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.480     1.831    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.874 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_3/O
                         net (fo=4, routed)           0.676     2.550    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p0[4]
    SLICE_X16Y164        LUT3 (Prop_lut3_I0_O)        0.049     2.599 r  bd_0_i/hls_inst/inst/or_ln47_reg_1089[5]_i_1/O
                         net (fo=1, routed)           0.000     2.599    bd_0_i/hls_inst/inst/or_ln47_fu_692_p2[5]
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[5]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.271ns (10.451%)  route 2.322ns (89.549%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.480     1.831    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.874 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_3/O
                         net (fo=4, routed)           0.676     2.550    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p0[4]
    SLICE_X16Y164        LUT3 (Prop_lut3_I0_O)        0.043     2.593 r  bd_0_i/hls_inst/inst/or_ln47_reg_1089[13]_i_1/O
                         net (fo=1, routed)           0.000     2.593    bd_0_i/hls_inst/inst/or_ln47_fu_692_p2[13]
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[13]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.456ns  (logic 0.282ns (11.483%)  route 2.174ns (88.517%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.318     1.669    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.712 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_2/O
                         net (fo=4, routed)           0.690     2.402    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p0[5]
    SLICE_X16Y164        LUT3 (Prop_lut3_I0_O)        0.054     2.456 r  bd_0_i/hls_inst/inst/or_ln47_reg_1089[6]_i_1/O
                         net (fo=1, routed)           0.000     2.456    bd_0_i/hls_inst/inst/or_ln47_fu_692_p2[6]
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[6]/C

Slack:                    inf
  Source:                 level_counts_0_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.448ns  (logic 1.358ns (55.481%)  route 1.090ns (44.519%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_counts_0_q0[1] (IN)
                         net (fo=1, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_counts_0_q0[1]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.054     0.591 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5_i_63/O
                         net (fo=1, routed)           0.545     1.136    bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/din0[1]
    SLICE_X2Y165         LUT3 (Prop_lut3_I2_O)        0.137     1.273 r  bd_0_i/hls_inst/inst/mux_21_64_1_1_U5/dout[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.273    bd_0_i/hls_inst/inst/tmp_9_fu_800_p4[1]
    SLICE_X2Y165         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.519 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.519    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[4]_i_1_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.573 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[8]_i_1_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.627 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[12]_i_1_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.681 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[16]_i_1_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.735 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.735    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[20]_i_1_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.789 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.789    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[24]_i_1_n_0
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.843 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.843    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[28]_i_1_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.897 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[32]_i_1_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.951 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[36]_i_1_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.005 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.007     2.013    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[40]_i_1_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.067 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[44]_i_1_n_0
    SLICE_X2Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.121 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.121    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[48]_i_1_n_0
    SLICE_X2Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.175 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.175    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[52]_i_1_n_0
    SLICE_X2Y178         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.229 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.229    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[56]_i_1_n_0
    SLICE_X2Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.283 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[60]_i_1_n_0
    SLICE_X2Y180         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.448 r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.448    bd_0_i/hls_inst/inst/add_ln48_fu_809_p2[62]
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y180         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln48_reg_1139_reg[62]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 0.271ns (11.085%)  route 2.174ns (88.915%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.318     1.669    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.712 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_2/O
                         net (fo=4, routed)           0.690     2.402    bd_0_i/hls_inst/inst/mul_ln48_fu_712_p0[5]
    SLICE_X16Y164        LUT3 (Prop_lut3_I0_O)        0.043     2.445 r  bd_0_i/hls_inst/inst/or_ln47_reg_1089[14]_i_1/O
                         net (fo=1, routed)           0.000     2.445    bd_0_i/hls_inst/inst/or_ln47_fu_692_p2[14]
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y164        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[14]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 0.271ns (11.174%)  route 2.154ns (88.826%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     1.830    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.873 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.509     2.382    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X16Y166        LUT5 (Prop_lut5_I1_O)        0.043     2.425 r  bd_0_i/hls_inst/inst/or_ln47_reg_1089[15]_i_1/O
                         net (fo=1, routed)           0.000     2.425    bd_0_i/hls_inst/inst/or_ln47_fu_692_p2[15]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[15]/C

Slack:                    inf
  Source:                 level_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.271ns (11.198%)  route 2.149ns (88.802%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  level_q0[8] (IN)
                         net (fo=8, unset)            0.537     0.537    bd_0_i/hls_inst/inst/level_q0[8]
    SLICE_X20Y165        LUT5 (Prop_lut5_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13/O
                         net (fo=2, routed)           0.629     1.217    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_13_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I2_O)        0.134     1.351 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10/O
                         net (fo=3, routed)           0.479     1.830    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_10_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I2_O)        0.043     1.873 r  bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8/O
                         net (fo=3, routed)           0.504     2.377    bd_0_i/hls_inst/inst/mul_7ns_9ns_15_1_1_U3_i_8_n_0
    SLICE_X16Y166        LUT5 (Prop_lut5_I3_O)        0.043     2.420 r  bd_0_i/hls_inst/inst/or_ln47_reg_1089[7]_i_1/O
                         net (fo=1, routed)           0.000     2.420    bd_0_i/hls_inst/inst/or_ln47_fu_692_p2[7]
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y166        FDRE                                         r  bd_0_i/hls_inst/inst/or_ln47_reg_1089_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X13Y165        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y165        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y166        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=30, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X14Y165        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=681, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y165        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C





