Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command           ap_source done; 0.149 sec.
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.313 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.14 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.618 sec.
INFO-FLOW: Workspace C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls opened at Wed Feb 25 19:26:25 +0900 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg
Execute       apply_ini C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=C:/quad_frame_remapper/quad_frame_remapper.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/quad_frame_remapper/quad_frame_remapper.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(7)
Execute         add_files C:/quad_frame_remapper/quad_frame_remapper.cpp 
INFO: [HLS 200-10] Adding design file 'C:/quad_frame_remapper/quad_frame_remapper.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=C:/quad_frame_remapper/quad_frame_remapper_tb.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=C:/quad_frame_remapper/quad_frame_remapper_tb.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(8)
Execute         add_files -tb C:/quad_frame_remapper/quad_frame_remapper_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/quad_frame_remapper/quad_frame_remapper_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=quad_frame_remapper' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=quad_frame_remapper' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(9)
Execute         set_top quad_frame_remapper 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(1)
Execute         set_part xc7z020clg400-1 
Execute           create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command           create_platform done; 0.9 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.124 sec.
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 1.038 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 1.07 sec.
Execute       write_component -config C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/vitis-comp.json
Command     open_solution done; 1.742 sec.
Command   open_component done; 1.746 sec.
Execute   apply_ini C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector C:/quad_frame_remapper/quad_frame_remapper.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.cpp.xilinx-performance-pragma-detector.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.573 seconds; current allocated memory: 143.828 MB.
Execute       set_directive_top quad_frame_remapper -name=quad_frame_remapper 
INFO: [HLS 200-10] Analyzing design file 'C:/quad_frame_remapper/quad_frame_remapper.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling C:/quad_frame_remapper/quad_frame_remapper.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang C:/quad_frame_remapper/quad_frame_remapper.cpp -foptimization-record-file=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.cpp.clang.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp  -target fpga  -directive=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.774 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp  -target fpga  -directive=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.113 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 1.476 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.clang.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.414 seconds; current allocated memory: 146.352 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.g.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.226 sec.
Execute       run_link_or_opt -opt -out C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.252 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 3.14 sec.
Execute       run_link_or_opt -opt -out C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=quad_frame_remapper -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=quad_frame_remapper -reflow-float-conversion -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.429 sec.
Execute       run_link_or_opt -out C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.152 sec.
Execute       run_link_or_opt -opt -out C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=quad_frame_remapper 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.158 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=quad_frame_remapper -mllvm -hls-db-dir -mllvm C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 161 Compile/Link (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 169 Unroll/Inline (step 1) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 143 Unroll/Inline (step 2) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Unroll/Inline (step 3) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Unroll/Inline (step 4) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Array/Struct (step 1) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Array/Struct (step 2) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Array/Struct (step 3) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 142 Array/Struct (step 4) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 145 Array/Struct (step 5) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 145 Performance (step 1) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 145 Performance (step 2) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 145 Performance (step 3) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 145 Performance (step 4) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 241 HW Transforms (step 1) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Command       send_msg_by_id done; 0.358 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 267 HW Transforms (step 2) (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'line_buf_out' (C:/quad_frame_remapper/quad_frame_remapper.cpp:140:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'line_buf_out' (C:/quad_frame_remapper/quad_frame_remapper.cpp:141:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'line_buf_out' (C:/quad_frame_remapper/quad_frame_remapper.cpp:142:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'line_buf_out' (C:/quad_frame_remapper/quad_frame_remapper.cpp:154:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'line_buf_out' (C:/quad_frame_remapper/quad_frame_remapper.cpp:155:34)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'line_buf_out' (C:/quad_frame_remapper/quad_frame_remapper.cpp:156:34)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/quad_frame_remapper/quad_frame_remapper.cpp:107:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/quad_frame_remapper/quad_frame_remapper.cpp:160:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_3> at C:/quad_frame_remapper/quad_frame_remapper.cpp:146:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_132_2> at C:/quad_frame_remapper/quad_frame_remapper.cpp:132:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:/quad_frame_remapper/quad_frame_remapper.cpp:123:9 
INFO: [HLS 214-115] Multiple burst writes of length 360 and bit width 128 in loop 'anonymous'(C:/quad_frame_remapper/quad_frame_remapper.cpp:107:13) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/quad_frame_remapper/quad_frame_remapper.cpp:107:13)
INFO: [HLS 214-115] Multiple burst reads of length 360 and bit width 128 in loop 'anonymous'(C:/quad_frame_remapper/quad_frame_remapper.cpp:123:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/quad_frame_remapper/quad_frame_remapper.cpp:123:9)
INFO: [HLS 214-115] Multiple burst writes of length 360 and bit width 128 in loop 'anonymous'(C:/quad_frame_remapper/quad_frame_remapper.cpp:160:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/quad_frame_remapper/quad_frame_remapper.cpp:160:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.317 seconds; current allocated memory: 148.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 148.773 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top quad_frame_remapper -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.0.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 153.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 154.719 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc to C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'VITIS_LOOP_91_1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91:31) in function 'quad_frame_remapper'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 176.172 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.124 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 230.809 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.669 sec.
Command     elaborate done; 20.41 sec.
Execute     ap_eval exec zip -j C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.258 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'quad_frame_remapper' ...
Execute       ap_set_top_model quad_frame_remapper 
Execute       get_model_list quad_frame_remapper -filter all-wo-channel -topdown 
Execute       preproc_iomode -model quad_frame_remapper 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_2 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_1 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_7 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_4 
Execute       preproc_iomode -model quad_frame_remapper_Pipeline_3 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list quad_frame_remapper -filter all-wo-channel 
INFO-FLOW: Model list for configure: quad_frame_remapper_Pipeline_3 quad_frame_remapper_Pipeline_4 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 quad_frame_remapper_Pipeline_7 quad_frame_remapper_Pipeline_1 quad_frame_remapper_Pipeline_2 quad_frame_remapper
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_3 ...
Execute       set_default_model quad_frame_remapper_Pipeline_3 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_3 
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_4 ...
Execute       set_default_model quad_frame_remapper_Pipeline_4 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_4 
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 ...
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 ...
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_7 ...
Execute       set_default_model quad_frame_remapper_Pipeline_7 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_7 
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_1 ...
Execute       set_default_model quad_frame_remapper_Pipeline_1 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_1 
INFO-FLOW: Configuring Module : quad_frame_remapper_Pipeline_2 ...
Execute       set_default_model quad_frame_remapper_Pipeline_2 
Execute       apply_spec_resource_limit quad_frame_remapper_Pipeline_2 
INFO-FLOW: Configuring Module : quad_frame_remapper ...
Execute       set_default_model quad_frame_remapper 
Execute       apply_spec_resource_limit quad_frame_remapper 
INFO-FLOW: Model list for preprocess: quad_frame_remapper_Pipeline_3 quad_frame_remapper_Pipeline_4 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 quad_frame_remapper_Pipeline_7 quad_frame_remapper_Pipeline_1 quad_frame_remapper_Pipeline_2 quad_frame_remapper
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_3 ...
Execute       set_default_model quad_frame_remapper_Pipeline_3 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_3 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_3 
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_4 ...
Execute       set_default_model quad_frame_remapper_Pipeline_4 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_4 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_4 
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 ...
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 ...
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_7 ...
Execute       set_default_model quad_frame_remapper_Pipeline_7 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_7 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_7 
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_1 ...
Execute       set_default_model quad_frame_remapper_Pipeline_1 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_1 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_1 
INFO-FLOW: Preprocessing Module: quad_frame_remapper_Pipeline_2 ...
Execute       set_default_model quad_frame_remapper_Pipeline_2 
Execute       cdfg_preprocess -model quad_frame_remapper_Pipeline_2 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_2 
INFO-FLOW: Preprocessing Module: quad_frame_remapper ...
Execute       set_default_model quad_frame_remapper 
Execute       cdfg_preprocess -model quad_frame_remapper 
Execute       rtl_gen_preprocess quad_frame_remapper 
INFO-FLOW: Model list for synthesis: quad_frame_remapper_Pipeline_3 quad_frame_remapper_Pipeline_4 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 quad_frame_remapper_Pipeline_7 quad_frame_remapper_Pipeline_1 quad_frame_remapper_Pipeline_2 quad_frame_remapper
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_3 
Execute       schedule -model quad_frame_remapper_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buf_in'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 234.484 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_3.
Execute       set_default_model quad_frame_remapper_Pipeline_3 
Execute       bind -model quad_frame_remapper_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 235.543 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_4 
Execute       schedule -model quad_frame_remapper_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 235.625 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_4.
Execute       set_default_model quad_frame_remapper_Pipeline_4 
Execute       bind -model quad_frame_remapper_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 235.648 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       schedule -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buf_in'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_2'.
WARNING: [HLS 200-880] The II Violation in module 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2' (loop 'VITIS_LOOP_132_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('line_buf_out_addr_3_write_ln141', C:/quad_frame_remapper/quad_frame_remapper.cpp:141) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' and 'store' operation 0 bit ('line_buf_out_addr_write_ln140', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out'.
WARNING: [HLS 200-880] The II Violation in module 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2' (loop 'VITIS_LOOP_132_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('line_buf_out_addr_4_write_ln142', C:/quad_frame_remapper/quad_frame_remapper.cpp:142) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' and 'store' operation 0 bit ('line_buf_out_addr_write_ln140', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_132_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 235.812 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       bind -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 235.820 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       schedule -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buf_in'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_3'.
WARNING: [HLS 200-880] The II Violation in module 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3' (loop 'VITIS_LOOP_146_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('line_buf_out_addr_1_write_ln155', C:/quad_frame_remapper/quad_frame_remapper.cpp:155) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' and 'store' operation 0 bit ('line_buf_out_addr_write_ln154', C:/quad_frame_remapper/quad_frame_remapper.cpp:154) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out'.
WARNING: [HLS 200-880] The II Violation in module 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3' (loop 'VITIS_LOOP_146_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('line_buf_out_addr_2_write_ln156', C:/quad_frame_remapper/quad_frame_remapper.cpp:156) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' and 'store' operation 0 bit ('line_buf_out_addr_write_ln154', C:/quad_frame_remapper/quad_frame_remapper.cpp:154) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_146_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 236.133 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.
Execute       set_default_model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       bind -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 236.133 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_7 
Execute       schedule -model quad_frame_remapper_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 236.363 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_7.
Execute       set_default_model quad_frame_remapper_Pipeline_7 
Execute       bind -model quad_frame_remapper_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.363 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_1 
Execute       schedule -model quad_frame_remapper_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 236.512 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_1.
Execute       set_default_model quad_frame_remapper_Pipeline_1 
Execute       bind -model quad_frame_remapper_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 236.512 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper_Pipeline_2 
Execute       schedule -model quad_frame_remapper_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 236.605 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper_Pipeline_2.
Execute       set_default_model quad_frame_remapper_Pipeline_2 
Execute       bind -model quad_frame_remapper_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 236.805 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quad_frame_remapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model quad_frame_remapper 
Execute       schedule -model quad_frame_remapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 237.543 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.sched.adb -f 
INFO-FLOW: Finish scheduling quad_frame_remapper.
Execute       set_default_model quad_frame_remapper 
Execute       bind -model quad_frame_remapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 237.750 MB.
Execute       syn_report -verbosereport -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.bind.adb -f 
INFO-FLOW: Finish binding quad_frame_remapper.
Execute       get_model_list quad_frame_remapper -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_3 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_4 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_7 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_1 
Execute       rtl_gen_preprocess quad_frame_remapper_Pipeline_2 
Execute       rtl_gen_preprocess quad_frame_remapper 
INFO-FLOW: Model list for RTL generation: quad_frame_remapper_Pipeline_3 quad_frame_remapper_Pipeline_4 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 quad_frame_remapper_Pipeline_7 quad_frame_remapper_Pipeline_1 quad_frame_remapper_Pipeline_2 quad_frame_remapper
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_3 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'quad_frame_remapper_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_3/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_3'.
Command       create_rtl_model done; 1.639 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.713 seconds; current allocated memory: 239.492 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_3 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_3 
Execute       gen_rtl quad_frame_remapper_Pipeline_3 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_3 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_3 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_3 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_3 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_3 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_3 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_3 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_4 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 240.863 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_4 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_4 
Execute       gen_rtl quad_frame_remapper_Pipeline_4 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_4 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_4 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_4 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_4 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_4 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_4 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_4 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2' pipeline 'VITIS_LOOP_132_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 241.730 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       gen_rtl quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3' pipeline 'VITIS_LOOP_146_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 244.055 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       gen_rtl quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_7 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'quad_frame_remapper_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_7/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_7'.
Command       create_rtl_model done; 1.175 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.416 seconds; current allocated memory: 246.176 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_7 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_7 
Execute       gen_rtl quad_frame_remapper_Pipeline_7 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_7 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_7 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_7 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_7 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_7 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_7 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_7 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_1 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 246.480 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_1 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_1 
Execute       gen_rtl quad_frame_remapper_Pipeline_1 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_1 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_1 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_1 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_1 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_1 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_1 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_1 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper_Pipeline_2 -top_prefix quad_frame_remapper_ -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'quad_frame_remapper_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'quad_frame_remapper_Pipeline_2/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 246.887 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper_Pipeline_2 -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper_quad_frame_remapper_Pipeline_2 
Execute       gen_rtl quad_frame_remapper_Pipeline_2 -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper_quad_frame_remapper_Pipeline_2 
Execute       syn_report -csynth -model quad_frame_remapper_Pipeline_2 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper_Pipeline_2 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_Pipeline_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper_Pipeline_2 -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper_Pipeline_2 -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.adb 
Execute       db_write -model quad_frame_remapper_Pipeline_2 -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper_Pipeline_2 -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quad_frame_remapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model quad_frame_remapper -top_prefix  -sub_prefix quad_frame_remapper_ -mg_file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'quad_frame_remapper/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'quad_frame_remapper/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'quad_frame_remapper/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'quad_frame_remapper/dst' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'quad_frame_remapper/size_in_16bytes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'quad_frame_remapper' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst', 'size_in_16bytes' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_11ns_10ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quad_frame_remapper'.
INFO: [RTMG 210-278] Implementing memory 'quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.355 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 251.148 MB.
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       gen_rtl quad_frame_remapper -istop -style xilinx -f -lang vhdl -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/vhdl/quad_frame_remapper 
Execute       gen_rtl quad_frame_remapper -istop -style xilinx -f -lang vlog -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/verilog/quad_frame_remapper 
Execute       syn_report -csynth -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/quad_frame_remapper_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model quad_frame_remapper -f -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.adb 
Execute       db_write -model quad_frame_remapper -bindview -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info quad_frame_remapper -p C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper 
Execute       export_constraint_db -f -tool general -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.constraint.tcl 
Execute       syn_report -designview -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.design.xml 
Execute       syn_report -csynthDesign -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth.rpt -MHOut C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model quad_frame_remapper -o C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.protoinst 
Execute       sc_get_clocks quad_frame_remapper 
Execute       sc_get_portdomain quad_frame_remapper 
INFO-FLOW: Model list for RTL component generation: quad_frame_remapper_Pipeline_3 quad_frame_remapper_Pipeline_4 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 quad_frame_remapper_Pipeline_7 quad_frame_remapper_Pipeline_1 quad_frame_remapper_Pipeline_2 quad_frame_remapper
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_3] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_4] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_VITIS_LOOP_132_2] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_VITIS_LOOP_146_3] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_7] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_1] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper_Pipeline_2] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [quad_frame_remapper] ... 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.tcl 
INFO-FLOW: Found component quad_frame_remapper_mul_11ns_10ns_19_1_1.
INFO-FLOW: Append model quad_frame_remapper_mul_11ns_10ns_19_1_1
INFO-FLOW: Found component quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W.
INFO-FLOW: Append model quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W
INFO-FLOW: Found component quad_frame_remapper_gmem0_m_axi.
INFO-FLOW: Append model quad_frame_remapper_gmem0_m_axi
INFO-FLOW: Found component quad_frame_remapper_gmem1_m_axi.
INFO-FLOW: Append model quad_frame_remapper_gmem1_m_axi
INFO-FLOW: Found component quad_frame_remapper_control_s_axi.
INFO-FLOW: Append model quad_frame_remapper_control_s_axi
INFO-FLOW: Append model quad_frame_remapper_Pipeline_3
INFO-FLOW: Append model quad_frame_remapper_Pipeline_4
INFO-FLOW: Append model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2
INFO-FLOW: Append model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3
INFO-FLOW: Append model quad_frame_remapper_Pipeline_7
INFO-FLOW: Append model quad_frame_remapper_Pipeline_1
INFO-FLOW: Append model quad_frame_remapper_Pipeline_2
INFO-FLOW: Append model quad_frame_remapper
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_flow_control_loop_pipe_sequential_init quad_frame_remapper_mul_11ns_10ns_19_1_1 quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W quad_frame_remapper_gmem0_m_axi quad_frame_remapper_gmem1_m_axi quad_frame_remapper_control_s_axi quad_frame_remapper_Pipeline_3 quad_frame_remapper_Pipeline_4 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 quad_frame_remapper_Pipeline_7 quad_frame_remapper_Pipeline_1 quad_frame_remapper_Pipeline_2 quad_frame_remapper
INFO-FLOW: Generating C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model quad_frame_remapper_mul_11ns_10ns_19_1_1
INFO-FLOW: To file: write model quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W
INFO-FLOW: To file: write model quad_frame_remapper_gmem0_m_axi
INFO-FLOW: To file: write model quad_frame_remapper_gmem1_m_axi
INFO-FLOW: To file: write model quad_frame_remapper_control_s_axi
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_3
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_4
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_VITIS_LOOP_132_2
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_VITIS_LOOP_146_3
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_7
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_1
INFO-FLOW: To file: write model quad_frame_remapper_Pipeline_2
INFO-FLOW: To file: write model quad_frame_remapper
INFO-FLOW: Generating C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/vhdl' dstVlogDir='C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/vlog' tclDir='C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db' modelList='quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_mul_11ns_10ns_19_1_1
quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W
quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W
quad_frame_remapper_gmem0_m_axi
quad_frame_remapper_gmem1_m_axi
quad_frame_remapper_control_s_axi
quad_frame_remapper_Pipeline_3
quad_frame_remapper_Pipeline_4
quad_frame_remapper_Pipeline_VITIS_LOOP_132_2
quad_frame_remapper_Pipeline_VITIS_LOOP_146_3
quad_frame_remapper_Pipeline_7
quad_frame_remapper_Pipeline_1
quad_frame_remapper_Pipeline_2
quad_frame_remapper
' expOnly='0'
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.compgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.358 seconds; current allocated memory: 255.656 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='quad_frame_remapper_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_mul_11ns_10ns_19_1_1
quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W
quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W
quad_frame_remapper_gmem0_m_axi
quad_frame_remapper_gmem1_m_axi
quad_frame_remapper_control_s_axi
quad_frame_remapper_Pipeline_3
quad_frame_remapper_Pipeline_4
quad_frame_remapper_Pipeline_VITIS_LOOP_132_2
quad_frame_remapper_Pipeline_VITIS_LOOP_146_3
quad_frame_remapper_Pipeline_7
quad_frame_remapper_Pipeline_1
quad_frame_remapper_Pipeline_2
quad_frame_remapper
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.dataonly.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.dataonly.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.dataonly.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.constraint.tcl 
Execute       sc_get_clocks quad_frame_remapper 
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST quad_frame_remapper MODULE2INSTS {quad_frame_remapper quad_frame_remapper quad_frame_remapper_Pipeline_1 grp_quad_frame_remapper_Pipeline_1_fu_189 quad_frame_remapper_Pipeline_3 grp_quad_frame_remapper_Pipeline_3_fu_194 quad_frame_remapper_Pipeline_4 grp_quad_frame_remapper_Pipeline_4_fu_202 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213 quad_frame_remapper_Pipeline_7 grp_quad_frame_remapper_Pipeline_7_fu_219 quad_frame_remapper_Pipeline_2 grp_quad_frame_remapper_Pipeline_2_fu_227} INST2MODULE {quad_frame_remapper quad_frame_remapper grp_quad_frame_remapper_Pipeline_1_fu_189 quad_frame_remapper_Pipeline_1 grp_quad_frame_remapper_Pipeline_3_fu_194 quad_frame_remapper_Pipeline_3 grp_quad_frame_remapper_Pipeline_4_fu_202 quad_frame_remapper_Pipeline_4 grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207 quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213 quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 grp_quad_frame_remapper_Pipeline_7_fu_219 quad_frame_remapper_Pipeline_7 grp_quad_frame_remapper_Pipeline_2_fu_227 quad_frame_remapper_Pipeline_2} INSTDATA {quad_frame_remapper {DEPTH 1 CHILDREN {grp_quad_frame_remapper_Pipeline_1_fu_189 grp_quad_frame_remapper_Pipeline_3_fu_194 grp_quad_frame_remapper_Pipeline_4_fu_202 grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207 grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213 grp_quad_frame_remapper_Pipeline_7_fu_219 grp_quad_frame_remapper_Pipeline_2_fu_227}} grp_quad_frame_remapper_Pipeline_1_fu_189 {DEPTH 2 CHILDREN {}} grp_quad_frame_remapper_Pipeline_3_fu_194 {DEPTH 2 CHILDREN {}} grp_quad_frame_remapper_Pipeline_4_fu_202 {DEPTH 2 CHILDREN {}} grp_quad_frame_remapper_Pipeline_VITIS_LOOP_132_2_fu_207 {DEPTH 2 CHILDREN {}} grp_quad_frame_remapper_Pipeline_VITIS_LOOP_146_3_fu_213 {DEPTH 2 CHILDREN {}} grp_quad_frame_remapper_Pipeline_7_fu_219 {DEPTH 2 CHILDREN {}} grp_quad_frame_remapper_Pipeline_2_fu_227 {DEPTH 2 CHILDREN {}}} MODULEDATA {quad_frame_remapper_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond9_fu_90_p2 SOURCE {} VARIABLE exitcond9 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_96_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond1210_fu_56_p2 SOURCE {} VARIABLE exitcond1210 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_62_p2 SOURCE {} VARIABLE empty_30 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper_Pipeline_VITIS_LOOP_132_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_fu_148_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:132 VARIABLE icmp_ln132 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_250_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln134_fu_174_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:134 VARIABLE add_ln134 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_200_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:140 VARIABLE sub_ln140 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_fu_298_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:140 VARIABLE lshr_ln140 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_1_fu_315_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:140 VARIABLE sub_ln140_1 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_321_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_fu_335_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:140 VARIABLE shl_ln140 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_1_fu_385_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:140 VARIABLE shl_ln140_1 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_225_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln141_fu_362_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:141 VARIABLE lshr_ln141 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_396_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:141 VARIABLE add_ln141_1 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln141_fu_409_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:141 VARIABLE shl_ln141 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln141_1_fu_460_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:141 VARIABLE shl_ln141_1 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_255_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_fu_436_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:142 VARIABLE lshr_ln142 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_471_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:142 VARIABLE add_ln142_1 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_fu_487_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:142 VARIABLE shl_ln142 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_1_fu_505_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:142 VARIABLE shl_ln142_1 LOOP VITIS_LOOP_132_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_148_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_260_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_174_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln154_fu_200_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE sub_ln154 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_210_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln154_fu_308_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE lshr_ln154 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln154_1_fu_325_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE sub_ln154_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1_fu_335_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE add_ln154_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln154_fu_349_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE shl_ln154 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln154_1_fu_399_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:154 VARIABLE shl_ln154_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_235_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln155_fu_376_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:155 VARIABLE lshr_ln155 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_410_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln155_fu_423_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:155 VARIABLE shl_ln155 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln155_1_fu_474_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:155 VARIABLE shl_ln155_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_265_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln156_fu_450_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:156 VARIABLE lshr_ln156 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_485_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln156_fu_501_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:156 VARIABLE shl_ln156 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln156_1_fu_519_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:156 VARIABLE shl_ln156_1 LOOP VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond2713_fu_97_p2 SOURCE {} VARIABLE exitcond2713 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_103_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond2814_fu_56_p2 SOURCE {} VARIABLE exitcond2814 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_62_p2 SOURCE {} VARIABLE empty_31 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond2915_fu_97_p2 SOURCE {} VARIABLE exitcond2915 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_103_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} quad_frame_remapper {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME line_buf_in_U SOURCE {} VARIABLE line_buf_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 360 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buf_out_U SOURCE {} VARIABLE line_buf_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {128 360 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_266_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_272_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_278_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:91 VARIABLE y_2 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_292_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME is_bottom_fu_297_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:95 VARIABLE is_bottom LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_303_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME local_y_fu_309_p3 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:98 VARIABLE local_y LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln102_fu_317_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:102 VARIABLE icmp_ln102 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln102_1_fu_323_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:102 VARIABLE icmp_ln102_1 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln102_fu_329_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:102 VARIABLE or_ln102 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_385_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME src_y_fu_391_p3 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:120 VARIABLE src_y LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11ns_10ns_19_1_1_U16 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:123 VARIABLE mul_ln123 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_418_p2 SOURCE C:/quad_frame_remapper/quad_frame_remapper.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 28 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 263.074 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for quad_frame_remapper.
INFO: [VLOG 209-307] Generating Verilog RTL for quad_frame_remapper.
Execute       syn_report -model quad_frame_remapper -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 13.054 sec.
Command   csynth_design done; 34.366 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command           ap_source done; 0.157 sec.
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.35 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.148 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.664 sec.
INFO-FLOW: Workspace C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls opened at Wed Feb 25 19:27:24 +0900 2026
Execute       source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xc7z020-clg400-1 
Execute         create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command         create_platform done; 0.892 sec.
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.112 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.032 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg
Execute       apply_ini C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=C:/quad_frame_remapper/quad_frame_remapper.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=C:/quad_frame_remapper/quad_frame_remapper.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(7)
Execute         add_files C:/quad_frame_remapper/quad_frame_remapper.cpp 
INFO: [HLS 200-10] Adding design file 'C:/quad_frame_remapper/quad_frame_remapper.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=C:/quad_frame_remapper/quad_frame_remapper_tb.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=C:/quad_frame_remapper/quad_frame_remapper_tb.cpp' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(8)
Execute         add_files -tb C:/quad_frame_remapper/quad_frame_remapper_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/quad_frame_remapper/quad_frame_remapper_tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=quad_frame_remapper' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=quad_frame_remapper' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(9)
Execute         set_top quad_frame_remapper 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(1)
Execute         set_part xc7z020clg400-1 
Execute           create_platform xc7z020clg400-1 -board  
Command           create_platform done; 0.211 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.336 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Command       apply_ini done; 0.369 sec.
Execute       write_component -config C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/vitis-comp.json
Command     open_solution done; 2.126 sec.
Command   open_component done; 2.132 sec.
Execute   apply_ini C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=quad_frame_remapper xml_exists=0
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to quad_frame_remapper
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_flow_control_loop_pipe_sequential_init
quad_frame_remapper_mul_11ns_10ns_19_1_1
quad_frame_remapper_line_buf_in_RAM_1WNR_AUTO_1R1W
quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W
quad_frame_remapper_gmem0_m_axi
quad_frame_remapper_gmem1_m_axi
quad_frame_remapper_control_s_axi
quad_frame_remapper_Pipeline_3
quad_frame_remapper_Pipeline_4
quad_frame_remapper_Pipeline_VITIS_LOOP_132_2
quad_frame_remapper_Pipeline_VITIS_LOOP_146_3
quad_frame_remapper_Pipeline_7
quad_frame_remapper_Pipeline_1
quad_frame_remapper_Pipeline_2
quad_frame_remapper
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.dataonly.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.dataonly.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.rtl_wrap.cfg.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.compgen.dataonly.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_3.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_4.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_132_2.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_VITIS_LOOP_146_3.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_7.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_1.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper_Pipeline_2.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.constraint.tcl 
Execute     sc_get_clocks quad_frame_remapper 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.constraint.tcl 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/quad_frame_remapper.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/quad_frame_remapper.zip 
INFO: [HLS 200-802] Generated output file hls_component/quad_frame_remapper.zip
Command   export_design done; 29.669 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
