<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Device geometry &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="General interconnect" href="interconnect.html" />
    <link rel="prev" title="Introduction" href="intro.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Xilinx Virtex, Virtex E, Spartan 2, Spartan 2E FPGAs</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Xilinx Virtex 2 FPGAs</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Device geometry</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#general-structure">General structure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clock-rows">Clock rows</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clock-spine">Clock spine</a></li>
<li class="toctree-l4"><a class="reference internal" href="#io-banks-and-io-buffers">IO banks and IO buffers</a></li>
<li class="toctree-l4"><a class="reference internal" href="#pci-logic">PCI logic</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-geometry">Bitstream geometry</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input / Output — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital Clock Managers — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="ppc.html">Hard PowerPC 405 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt.html">Multi-gigabit transceivers — Virtex 2 Pro</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt10.html">Multi-gigabit transceivers — Virtex 2 Pro X</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcilogic.html">Hard PCI logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers — Virtex 2, Spartan 3, Spartan 3E</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Xilinx Spartan 3 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Xilinx Spartan 6 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Xilinx Virtex 4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Xilinx Virtex 5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Xilinx Virtex 6 FPGAs</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Xilinx Virtex 2 FPGAs</a></li>
      <li class="breadcrumb-item active">Device geometry</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex2/structure.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="device-geometry">
<span id="virtex2-geometry"></span><h1>Device geometry<a class="headerlink" href="#device-geometry" title="Link to this heading"></a></h1>
<section id="general-structure">
<h2>General structure<a class="headerlink" href="#general-structure" title="Link to this heading"></a></h2>
<p>The Virtex 2 devices are made of a rectangular grid of interconnect tiles.</p>
<p>Interconnect rows come in three kinds:</p>
<ul class="simple">
<li><p>bottom IOI row (the bottommost row)</p></li>
<li><p>top IOI row (the topmost row)</p></li>
<li><p>general row (all other rows)</p></li>
</ul>
<p>Interconnect columns come in four kinds:</p>
<ul class="simple">
<li><p>left IOI column (the leftmost column)</p>
<ul>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.CNR</span></code> and the <code class="docutils literal notranslate"><span class="pre">LL</span></code> (lower left) corner tile in the bottom IOI row</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.CNR</span></code> and the <code class="docutils literal notranslate"><span class="pre">UL</span></code> (upper left) corner tile in the top IOI row</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.IOI</span></code> and an <code class="docutils literal notranslate"><span class="pre">IOI</span></code> tile in remaining rows</p></li>
</ul>
</li>
<li><p>right IOI column (the rightmost column)</p>
<ul>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.CNR</span></code> and the <code class="docutils literal notranslate"><span class="pre">LR</span></code> (lower right) corner tile in the bottom IOI row</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.CNR</span></code> and the <code class="docutils literal notranslate"><span class="pre">UR</span></code> (upper right) corner tile in the top IOI row</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.IOI</span></code> and an <code class="docutils literal notranslate"><span class="pre">IOI</span></code> tile in remaining rows</p></li>
</ul>
</li>
<li><p>CLB columns (most of the inner columns)</p>
<ul>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.IOI</span></code> and an <code class="docutils literal notranslate"><span class="pre">IOI</span></code> IO tile in the bottom and top IOI rows</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.CLB</span></code> and a <code class="docutils literal notranslate"><span class="pre">CLB</span></code> tile in the remaining rows (except for PowerPC holes)</p></li>
</ul>
</li>
<li><p>BRAM columns (some of the inner columns), which further come in three kinds:</p>
<ul>
<li><p>plain BRAM column</p>
<ul>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.DCM.*</span></code> and a <code class="docutils literal notranslate"><span class="pre">DCM</span></code> tile in the bottom and top IOI rows</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.BRAM</span></code> in the remaining rows, and a <code class="docutils literal notranslate"><span class="pre">BRAM</span></code> tile every 4 rows (except for PowerPC holes)</p></li>
</ul>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">GT</span></code> column (Virtex 2 Pro)</p>
<ul>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.GT.CLKPAD</span></code> in the bottom and top IOI rows</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> in the 4 rows above bottom IOI row and the 4 rows below top IOI row</p></li>
<li><p>contains a <code class="docutils literal notranslate"><span class="pre">GIGABIT.B</span></code> tile in the bottom and a <code class="docutils literal notranslate"><span class="pre">GIGABIT.T</span></code> tile at the top</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.BRAM</span></code> in the remaining rows, and a <code class="docutils literal notranslate"><span class="pre">BRAM</span></code> tile every 4 rows (except for PowerPC holes)</p></li>
</ul>
</li>
<li><p><code class="docutils literal notranslate"><span class="pre">GT10</span></code> column (Virtex 2 Pro X)</p>
<ul>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.GT.CLKPAD</span></code> in the bottom and top IOI rows</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> in the 8 rows above bottom IOI row and the 8 rows below top IOI row</p></li>
<li><p>contains a <code class="docutils literal notranslate"><span class="pre">GIGABIT10.B</span></code> tile in the bottom and a <code class="docutils literal notranslate"><span class="pre">GIGABIT10.T</span></code> tile at the top</p></li>
<li><p>contains <code class="docutils literal notranslate"><span class="pre">INT.BRAM</span></code> in the remaining rows, and a <code class="docutils literal notranslate"><span class="pre">BRAM</span></code> tile every 4 rows (except for PowerPC holes)</p></li>
</ul>
</li>
</ul>
</li>
</ul>
<p>The bottom and top of every interconnect column has <code class="docutils literal notranslate"><span class="pre">TERM.S</span></code> and <code class="docutils literal notranslate"><span class="pre">TERM.N</span></code> tiles, respectively. Likewise, the left edge and right edge of every interconnect row has <code class="docutils literal notranslate"><span class="pre">TERM.W</span></code> and <code class="docutils literal notranslate"><span class="pre">TERM.E</span></code> tiles.</p>
<section id="powerpc-holes">
<h3>PowerPC holes<a class="headerlink" href="#powerpc-holes" title="Link to this heading"></a></h3>
<p>Virtex 2 Pro and Virtex 2 Pro X devices have hard PowerPC cores, which create a hole in the normal pattern.  The hole is 16 rows high and 10 columns across. The 10 columns involved are always the following, in order:</p>
<ul class="simple">
<li><p>CLB column</p></li>
<li><p>BRAM column</p></li>
<li><p>6 CLB columns</p></li>
<li><p>BRAM column</p></li>
<li><p>CLB column</p></li>
</ul>
<p>The leftmost and rightmost column of the hole, as well as topmost and bottommost row of the hole contain <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> interconnect tiles. The middle 8 columns of the hole and middle 14 rows of the hole have no interconnect tiles.</p>
<p>Right above each bottom <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> tile in the 8 middle columns, there is a <code class="docutils literal notranslate"><span class="pre">PPC.N</span></code> tile, and below each top <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> tile is a <code class="docutils literal notranslate"><span class="pre">PPC.S</span></code> tile.</p>
<p>Likewise, each of the 14 middle rows has a <code class="docutils literal notranslate"><span class="pre">PPC.E</span></code> tile to the right of the left <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> tile and a <code class="docutils literal notranslate"><span class="pre">PPC.W</span></code> tile to the left of the right <code class="docutils literal notranslate"><span class="pre">INT.PPC</span></code> tile.</p>
</section>
</section>
<section id="clock-rows">
<h2>Clock rows<a class="headerlink" href="#clock-rows" title="Link to this heading"></a></h2>
<p>The device has some amount of clock rows. They exist in between interconnect rows, and are not counted in the coordinate system. Each clock row provides dedicated clock routing to some range of interconnect rows.</p>
<p>On the intersection of every clock row and interconnect column there is a <code class="docutils literal notranslate"><span class="pre">GCLKH</span></code> tile, which distributes the clocks vertically to some segment of interconnect tiles.</p>
<p>The horizontal clock lines in the clock row are driven from <code class="docutils literal notranslate"><span class="pre">GCLKC.*</span></code> tiles at the intersections with the clock spine.</p>
</section>
<section id="clock-spine">
<h2>Clock spine<a class="headerlink" href="#clock-spine" title="Link to this heading"></a></h2>
<p>The device also has a special column, called the clock spine. It is located in between two interconnect columns, somewhere in the middle of the device. It is not counted in the coordinate system.</p>
<p>The clock spine has special tiles dealing with clock interconnect:</p>
<ul class="simple">
<li><p>the bottom IOI row has the <code class="docutils literal notranslate"><span class="pre">CLKB.*</span></code> tile, with 8 <code class="docutils literal notranslate"><span class="pre">BUFGMUX</span></code> primitives</p></li>
<li><p>the top IOI row has the <code class="docutils literal notranslate"><span class="pre">CLKT.*</span></code> tile, with 8 <code class="docutils literal notranslate"><span class="pre">BUFGMUX</span></code> primitives</p></li>
<li><p>the middle row has the <code class="docutils literal notranslate"><span class="pre">CLKC</span></code> tile, which buffers the vertical clock lines</p></li>
<li><p>each clock row has a <code class="docutils literal notranslate"><span class="pre">GCLKC.*</span></code> tile, which multiplexes the vertical clock lines onto the horizontal clock lines</p></li>
</ul>
</section>
<section id="io-banks-and-io-buffers">
<h2>IO banks and IO buffers<a class="headerlink" href="#io-banks-and-io-buffers" title="Link to this heading"></a></h2>
<p>The devices have 8 IO banks, numbered 0 through 7 in clockwise fashion:</p>
<ul class="simple">
<li><p>0: top IO row, to the left of clock spine</p></li>
<li><p>1: top IO row, to the right of clock spine</p></li>
<li><p>2: right IO column, top half</p></li>
<li><p>3: right IO column, bottom half</p></li>
<li><p>4: bottom IO row, to the right of clock spine</p></li>
<li><p>5: bottom IO row, to the left of clock spine</p></li>
<li><p>6: left IO column, bottom half</p></li>
<li><p>7: left IO column, top half</p></li>
</ul>
<p>The edges of the device have <code class="docutils literal notranslate"><span class="pre">IOI</span></code> tiles, each of which contains 4 <code class="docutils literal notranslate"><span class="pre">IOI</span></code> (IO interface) primitives that implement IO registers. However, not all <code class="docutils literal notranslate"><span class="pre">IOI</span></code> primitives have an associated IO buffer.</p>
<p>The IO buffers live in special <code class="docutils literal notranslate"><span class="pre">IOBS.*</span></code> tiles, contained in:</p>
<ul class="simple">
<li><p>top IOB row, above the top IOI row</p></li>
<li><p>bottom IOB row, below the bottom IOI row</p></li>
<li><p>left IOB column, to the left of the left IOI column</p></li>
<li><p>right IOB column, to the right of the right IOI column</p></li>
</ul>
<p>The <code class="docutils literal notranslate"><span class="pre">IOBS.*</span></code> tiles come in multiple variants, and can span one or two <code class="docutils literal notranslate"><span class="pre">IOI</span></code> tiles.</p>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>more details</p>
</div>
</section>
<section id="pci-logic">
<h2>PCI logic<a class="headerlink" href="#pci-logic" title="Link to this heading"></a></h2>
<p>A Virtex 2 device contains two instances of <code class="docutils literal notranslate"><span class="pre">PCILOGIC</span></code>. They are located somewhere near the midpoint of each IOI column.</p>
</section>
<section id="bitstream-geometry">
<h2>Bitstream geometry<a class="headerlink" href="#bitstream-geometry" title="Link to this heading"></a></h2>
<p>The bitstream is made of frames, which come in three types:</p>
<ul class="simple">
<li><p>0: main area</p></li>
<li><p>1: BRAM data area</p></li>
<li><p>2: BRAM interconnect area</p></li>
</ul>
<p>Frames are identified by their type, major and minor numbers. The major number identifies a column (interconnect column, clock spine, or IOB column), and the minor number identifies a frame within a column. The major numbers are counted separately for each type of frame.</p>
<p>The main area contains the following columns, in order (with major numbers assigned sequentially from 0, one for each column):</p>
<ul class="simple">
<li><p>the clock spine (4 frames)</p></li>
<li><p>the left IOB column (4 frames)</p></li>
<li><p>the left IOI column (22 frames)</p></li>
<li><p>the CLB columns, in order (22 frames each)</p></li>
<li><p>the right IOI column (22 frames)</p></li>
<li><p>the right IOB column (4 frames)</p></li>
</ul>
<p>The BRAM data area contains 64 frames for each BRAM column, in order from left. The major numbers are assigned sequentially for each BRAM column starting from 0.</p>
<p>The BRAM interconnect area contains 22 frames for each BRAM column, in order from left. The major numbers are assigned sequentially for each BRAM column starting from 0.</p>
<p>For example, <code class="docutils literal notranslate"><span class="pre">xc2v40</span></code> has the following frames (<code class="docutils literal notranslate"><span class="pre">type.major.minor</span></code>):</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">0.0.0-3</span></code>: clock spine (between interconnect X 5 and 6)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.1.0-3</span></code>: left IOB column</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.2.0-21</span></code>: left IOI column (interconnect X == 0)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.3.0-21</span></code>: CLB column 1 (interconnect X == 1)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.4.0-21</span></code>: CLB column 2 (interconnect X == 2)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.5.0-21</span></code>: CLB column 3 (interconnect X == 4)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.6.0-21</span></code>: CLB column 4 (interconnect X == 5)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.7.0-21</span></code>: CLB column 5 (interconnect X == 6)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.8.0-21</span></code>: CLB column 6 (interconnect X == 7)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.9.0-21</span></code>: CLB column 7 (interconnect X == 9)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.10.0-21</span></code>: CLB column 8 (interconnect X == 10)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.11.0-21</span></code>: right IOI column (interconnect X == 11)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">0.12.0-3</span></code>: right IOB column</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1.0.0-63</span></code>: BRAM column 1 data</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1.1.0-63</span></code>: BRAM column 2 data</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">2.0.0-63</span></code>: BRAM column 1 interconnect (interconnect X == 3)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">2.1.0-63</span></code>: BRAM column 2 interconnect (interconnect X == 8)</p></li>
</ul>
<p>Each bitstream frame within a device has the same size. The size is <code class="docutils literal notranslate"><span class="pre">32</span> <span class="pre">+</span> <span class="pre">num_interconnect_rows</span> <span class="pre">*</span> <span class="pre">80</span></code> bits. The bits are, in order:</p>
<ul class="simple">
<li><p>4 bits for clock rows in bottom half of the device</p></li>
<li><p>12 bits for bottom IOB row</p></li>
<li><p>80 bits for every interconnect row, in order</p></li>
<li><p>12 bits for top IOB row</p></li>
<li><p>4 bits for clock rows in top half of the device</p></li>
</ul>
<p>Thus, every interconnect tile corresponds to a bitstream tile of 22×80 bits. Such bitstream tiles are shared between the interconnect tiles and their associated primitives.</p>
<p>The IOB row tiles are 22×12 bits, and are shared between <code class="docutils literal notranslate"><span class="pre">IOBS.*</span></code> tiles and <code class="docutils literal notranslate"><span class="pre">TERM.[SN]</span></code> tiles. Likewise, IOB column tiles are 4×80 bits and are shared between <code class="docutils literal notranslate"><span class="pre">IOBS.*</span></code> and <code class="docutils literal notranslate"><span class="pre">TERM.[EW]</span></code>.</p>
<p>Blockram data tiles are 64×320 bits (corresponding to 4 interconnect rows). The blockram data frame space corresponding to IOI and IOB rows is unused.</p>
<p>The space in the intersection of IOB columns and IOB or clock rows is unused.</p>
<p>The clock spine is made mostly of 4×80 tiles, most of which go unused. Additionally, there are two 4×12 tiles at the intersection with IOB rows, which are used for clock spine top/bottom configuration.</p>
<p>Every clock row in the bottom half of the device is assigned one bit from the bottom 4-bit area, in order starting from bit 0 at the bottom of the device. Every clock row in the top half of the device is assigned one bit from the top 4-bit area, in order starting from bit 0 at the <em>top</em> of the device. The remaining space, if any, is unused. The <code class="docutils literal notranslate"><span class="pre">GCLKH</span></code> tiles thus have 22×1 bits.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="intro.html" class="btn btn-neutral float-left" title="Introduction" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="interconnect.html" class="btn btn-neutral float-right" title="General interconnect" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>