.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000001
001101010000000000
000000001000000000
000000000000000000
000000000000000000
000000000011010010
000000000001110000
000001110000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
010000000000000010
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000010000100000010
000000010100100000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000010
001000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000101111000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
100000000000001000000000000000000001000000001000000000
000000000000000111000000000000001001000000000000001000
101000000000000000000000000001000001000000001000000000
100000000000001101000010100000001101000000000000000000
010000000000000000000010110101001001010010100100000000
110000000000010000000110000011101000101000010000000000
000000000000000111000000000000001100111110100100000000
000000000000000000100010101011010000111101010000000000
000000000000000000000110000011111011010100100100000000
000000000000001101000010110011111000100001010000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000011100000000000000000000000
010000000000000000000000000011100000010110100000000000
110000000000000000000000000000000000010110100000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000001
000000000000000000000000000000000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 7
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000001010000000010
000000001000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000000000000000000000000100000010000000000
000000000000000000000011110111001100010000100000000000
101000000000000101000000001011011110000001010000000000
100000000000001111100000000001011100000010000010100000
010000000000000000000000001000000000100110010000000001
010000000000000000000000000111001101011001100010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 8
100000000000000001100010101001000000101001010000000000
000000000000000000000010111001100000000000000000000000
101000000000000101100000000000001001001100000000000000
100000000000000000000010100000011000001100000000000000
010000000000000000000111110101011100010100000100000000
110000000000000000000010100000110000010100000010000000
000000000000000111000000001000001000010111110000000000
000000000000000000000000000001010000101011110000000000
000000000000000000000000001001000000010110100000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100000001010000000110100000001
000000000000010000000100000000011111000000110000000000
010000000000000000000110001001101000000000010000000000
110000000000000000000000000001111001000010100000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
101000000000001000000000010101000000000000001000000000
000000000000000011000010000000100000000000000000000000
000000000000000000000110000000001000001100110100000000
000000000000000000000000001001000000110011000100000000
000000000000000000000000000001101010001100110100000000
000000000000000000000000000000110000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001001000000101001010100000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000101000110101101001000101000000000000000
000000000000000000100010111001110000000000000000000000
101000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000001000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001001100100000000000010
000000000000000000000000000000111001100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000110000000000000010000000000000000100100000000
000000000000000000000011010000001011000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000011010000100000100000011
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000000000011111011111000100100000000
000000000000000000000000000000111101111000100000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000010000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000001000000
000000000000100000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000001000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000101000000000001100000000000000100000001
000000000000000000000000001101100000101001010000000000
000000001100000011100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101101101010101110000000000
000000000000000000000000000011011110010101010010000001
000000000000000000000000011011001110000001010100000000
000000000000000000000010100101011000001000000000000000
110000000000001111100000000001011011010000000100000000
110000000000000111100000001111001110100000100000000000

.logic_tile 2 9
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000100100000000
000000000000001101000010000000001000000000000000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000010100000001100000100000100000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000010101001010010100000000000000
110000000000000101000011110000100000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000001001001000000000001
000000000000000000000000001001001101000110000010100000

.logic_tile 6 9
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
101000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010000011100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000110000000000011000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000001000000000000111000000000000001000000000
000000000000000001000000000000101010000000000000000000
010000000000000000000110100101001000001100110100000000
110000000000000001000100000000001101110011001000000000
000000000000000001100011100111011010001100110100000000
000001000000000000000100000101100000110011001000000000
000000000000000000000000010111100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000001000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000110001001000000010110100000000000
000000000000000000000000001101100000000000000000100000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 9 9
000000000000000000000110100000000000000000000100000000
000000000000000000000010111011000000000010000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000000111100000010011001101000000000000000000
000000000000001101000010101101101000000001000000000000
000000000000001000000000010000000001000000100100000000
000000000000000001000010000000001010000000000000000000
000010100000000000000000001000001110011110100000000000
000000000000001101000000001101011001101101010000100000
000000000000000000000110000000011010010011110001000100
000000000000000000000000000011011101100011110000000000
000000000000001000000000000001011101111101010000000000
000000000000000001000000001001101010111000100000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000111000
001100000000000000
000000000000000000
000010000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000001000000100000100000001
000000000000000000000000000000010000000000000010000010
000000000000000000000000001000000001001001000000000000
000000000000000000000000001101001010000110000010100000
000000000000000001100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000110000111011010101010100000000001
000000000000000101000000000001110000111111110000000000
111000000000001000000000000000001100101001000000000001
000000000000001111000000001101011110010110000000000000
110000000000000000000011110101101000010111110000000000
110000000000000101000010001011111011101011010000000000
000000000000000000000000010000000000111001110000000000
000000000000000000000010001111001010110110110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110100000001110000100000100000000
000000000000000101000010000000000000000000000000000000
010000000000000000000000000011011101001100000000000000
010000000000000000000000000101101011000011010000000010

.logic_tile 5 10
000000000000000000000010100101100000111111110000000001
000000000000000000000111100011101001111001110000000000
111000000000100000000110100000011000000100000100000000
000000000000000000000010110000010000000000000010000000
010000000000000000000111000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000000000000011000000000000000000000000000
000000000000000000000010101001000000000010000000000000
000000000000001000000000000000001010000100000100000000
000000000000001001000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000010000000
000000000000000000000000001011001000010100000000000000
000000000000000000000000001101010000000000000010000000

.logic_tile 6 10
000000000000010000000000000000000000000000000100000000
000000000001100101000010101001000000000010000000000000
101000000000000000000010100001100000000000000100000000
000000000000000000000010100000100000000001000000000000
110000000000001000000010100001100000000000000100000000
010000000000000101000011110000100000000001000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001011000000000000000000
000000000000000001100000000111100000101001010000000000
000000000000000000100000000101001011101111010000000001
000000000000000000000000000000011100000100000100000000
000000001110000000000000000000000000000000000000000000
000000000000000101000000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000000010101000000000000000100000000
000000000000000000000010010000100000000001000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000000000111100000010110100000000000
000000000000100000000000000000100000010110100000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 8 10
000000001100001000000000001001101010111100010000000000
000000000000000001000010111101011010010100010000000000
111000000000001101000000000111100000000000000100000000
000000000000000101000000000000100000000001000000000000
110010000110000001100000000000011100000100000100000000
110001000000000000000010100000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110101011011000110001010000000000
000000000000000000000000000111101000110001100000000000
000000000000000111100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000001100111100000001000000100000100000000
010000000000000000000000000000010000000000000000000000

.logic_tile 9 10
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000001001100000000001000000000000000100000000
000000000000000111000000000000000000000001000000000000
110000000000000111100000011001001010000100000000000000
110000000000000000100010100111011101101000010000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000010110000001010000000000000000000
000000000000000000000000010001111111100000000000000000
000000000000000000000010011011011110110000010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000001100000010000000000000000000000000000
010000000000000000100010000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000001110000000000
000000001000000000
001100000000000000
100000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010001000000000101000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011011010100110000100000000
000000000000000000000000000001101010101001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000001000000111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
110000000000000000000010100111101001001000000010000000
110000000000000000000000000001011001000000000000000010
000000000000000000000000000001011001010110010000000000
000000000000000000000000001001011110101110010000000000
000000000000000000000000000000000001101111010100000000
000001000000000000000000001101001001011111100010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000001000000011110000000000
000000000000000000000100000000010000000011110010100010
010000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000

.logic_tile 5 11
000001000000000000000000000101001010111000110100000000
000000001100000000000000000000101101111000110000000000
111000000000000000000000010000000000000000000000000000
100000000000001111000011100000000000000000000000000000
010000000010000000000010000000000000000000000000000000
110000000000001111000010110000000000000000000000000000
000000000000000000000000000011011000101001010100000000
000000000000000000000000001101110000111101010000000000
000000000000000000000110000000000000000000000000000000
000000001110000000000110100000000000000000000000000000
000001000010001000000000001000011100000100000010000001
000000000000001011000011111111011101001000000000000000
000000000000100000000000001101000000101001010100000000
000000000001010000000000000011100000000000000000000000
010000000000000000000000010000000000000000000000000000
010010000000000000000010010000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000011010000100000100000000
000000000000000101000010100000010000000000000000000001
111000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010010100000000101000011100000000001000000100000000000
110000100000000000000100000000001010000000000000000000
000000000100100101100000000000011000000100000100000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000001000000

.logic_tile 7 11
000000000000000000000000001101001100101000000000000000
000000000000000000000010010111001111000100000000000001
111000000000000001000000000000000000000000000000000000
000000000000100111100010110000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000001101000010110000000000000000000000000000
000000000000000000000000000001111100010111110100000000
000000000000000000000000000000100000010111110001000000
000000000000000101000010100000001010001111110100000000
000000000000000101100100000000011100001111110000000000
000000000000000000000000001000000001011111100100000000
000000000010000101000000001111001000101111010000000000
000000000000000000000111001101000001101111010000000100
000000000000000000000100000111001111001111000000000000
010000000000000111100010101101011110111111100000000000
010001000000001101100110100111011101011111010000000010

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000111000000000010000000000000
000000000000000101100000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000101000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000010100000001000000100000100000000
000000000000000000000100000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000111000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000001010100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000001000000100100000001
001000000000000000000000000000001101000000000010000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000001000000100100000001
001000000000000000000000000000001010000000000010000001
111001000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000110001001101101000100000000000000
011000000000000000000100001111001100000000000010000000
000000000000000001100110000101100000000000000110000000
001000000000000000100100000000100000000001000000000001
000000000000000101100000010000000001000110000000000000
001000000000000000000010011101001010001001000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
001000000000000000000000000000001011000000000010000000
000000000000000000000110100111111101111001110000000100
001000000000000000000000000011101000111100110010000000

.logic_tile 6 12
010000000000000001100010100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000001101000000001000000000010000100100000000
000000000000000101000000000001001001100000010000100101
010000000000000000000110001000011010010000000000000000
011000000000000000000000001111001011100000000010000000
000000000000001000000000000000000001000110000000000000
001000000000000001000000000001001100001001000000000000
000000000000000000000000000001101000101000000100000000
001000000000000000000000000000010000101000000000000000
000000000000001101000000001111111100000110100000000100
001000000000000001100000000011101000000011000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000110000000000001010000100100000000
011000000000000000000000001001001000100000010000000010

.logic_tile 7 12
010000000000000000000110000001000000010000100000000000
001000000000000000000000000000101011010000100000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000010101000000010101011001110010111100000000000
011000000000000011000100000111011100001011100000000000
000000000000000000000000000000000000000000000100000000
001000000000001101000000000101000000000010000000000000
000000000000001101000000000000000000000000000000000000
001000000000000011100011100000000000000000000000000000
000000000000001000000000000000011100000100000100000000
001000000000001001000000000000000000000000000000000000
000000100000000000000111001101101110000110100000000000
001001000000000000000010111111011111001111110000000000
000000000000000101000110110000000000000000000000000000
001000000000000000000010010000000000000000000000000000

.logic_tile 8 12
010000000000100000000011100111101101010111100000000000
001010000000001111000110110001001110000111010000000000
111000000000000011100000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
010011000110000000000111100000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000100001100000001011111001000110100000000000
001000000001010000000000000111101100001111110000000000
000000100000000111100110100000000001000000100100000000
001000000000000001000100000000001100000000000000000000
000001000000000000000000001001011111010111100000000000
001010100001000000000000000101101110001011100000000000
000000000000000101000000000000001010000100000100000000
001000001000101101100000000000010000000000000000000000

.logic_tile 9 12
010000000000000000000000000101000001100000010100000000
001010100000000000000000000000001110100000010000000000
111000000000001000000000001111000000101001010100000000
100000000000001111000000000111001010111001110000000000
110000000000000000000000000000000000000000000000000000
011000000000001111000000000000000000000000000000000000
000000000000000111100111100000001110101000000100000000
001000000000000000100000000101010000010100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000111100110001101000000101001010100000000
001000000000000000100100001101000000000000000000000000
010000000000001111000000000101111100110110100100000000
011000000000001001100000000000001010110110101000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000011100000000
000000001100000001
000000000100100010
000000000100010000
000000000100000000
000000000100000000
000000011000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
001000000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111101111000110100010000000
001000000000000001000000000011111111001111110000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000001110000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 6 13
010000000000000001100110000000000001000000100100000001
001000000000000000100110010000001001000000000000000100
111000000000000001100000010101001011000001000010000001
000000000000000000100011010111011000000000000000000000
010000001100001001100110001011001001000001000000000000
011000000000000011100100001111011101000000000000000000
000000000000000001000000000101100000000000000100000000
001000000000000000000000000000000000000001000001000100
000000001101010101100000000000000000000000100100000101
001000000000000000000000000000001111000000000000000000
000000000000000000000000010111111101111111110000000000
001000000000000000000010100001111000111100110000000011
000000000000001000000110100111001100101000000000000000
001000000000000101000100001101000000000000000000000000
000000000000000000000110100000000000000000100100000000
001000000000000000000000000000001010000000000000000011

.logic_tile 7 13
010000000000000101100010100001100001000110000000000000
001000000000000000000000000000101101000110000000000000
111000000000000111000110000101101010000010100000000000
000001000000000000000000000000000000000010100000000000
110001000000000101000011110001001011000110100000000000
011010100000000000000110100011011111001111110000000010
000000000000000101000110000000000000100000010000000000
001000000000000000000000000111001100010000100000000000
000000000000000001100000011111001000000000000000000000
001000000000000001000011000101011010100000000001000101
000000000000000000000000010011111010000000000010000001
001000000000000000000010000011111001010000000000000000
000001000000001000000000000000000000000000100100000000
001000100000000001000000000000001011000000000000000000
000000000000000000000110101000000000000000000100000000
001000000000000000000000000001000000000010000000000000

.logic_tile 8 13
010010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000001011011101000000000000000000
011000000000000000000000000001011111010000000001100100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010011100011110000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000011100000000000000000100100000000
001000000000000000000100000000001101000000000000000000
000000000000000101100000000000000000000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000000000000011100000000001000000100100000000
001000000000001111000000000000001110000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000100
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000111100111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000100000000000000001101110111111100100000000
000000000001000000000010111011001100101111010000000010
111000000000000101000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011111111110110100100000000
000000000000000111000000001001111001111111110000000010
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 5 14
000000000000000001100111000101001111010111100000000000
000000000000000000100000000011111001000111010000000000
111000000000001000000000010000000000000000000100000000
000000000000000011000010010101000000000010000001000000
110000000000001000000110011001011111010111100000000000
110000000000001001000110010011001111000111010000000000
000000000000001000000000010011011000000000010000000000
000000000000001001000010011001101000000000000000000000
000000000000000000000110100000000000000000000100000001
000000000000000101000010001101000000000010000000000000
000010100000001000000000000001101101000000000000000000
000001000000000011000000001001011011010000000001000000
000000000000000000000110010000011010000100000100000000
000000000000000000000010100000000000000000000000000001
000000000000001101000111000111111000010111100000000000
000000000000000001000100001101011101000111010000000000

.logic_tile 6 14
000000000000000101100010101001011000010111100000000000
000000000000000101000010100111001010001011100000000000
111000000000001001100010100101100000000000000100000000
000000000000000001100100000000100000000001000000000010
010000000000000101000111100001000000000000000100000000
110000000000000000000110000000100000000001000000000000
000000000000000101000111000000000001000000100100000000
000000000000000101000110100000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000101100001001001000000000000
000000001000000000000000000000001011001001000000000000
000001000000100000000000001101111000010111100000000000
000000100001010000000000000001111001000111010000000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 7 14
000010000000000001000111000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100101111110010111100000000000
110000000000000000000000000001111101001011100000000000
000000000000000101000111111101011100110000000000000000
000000000000000000000110010011101001100000000001000000
000000000000100001100010111001011101000000000011000000
000010100001010000100010010011111010100000000000000000
000010000000000001100111100111011011011101000100000000
000000000000000001100000001111011110110100010000000000
000000001110000101000010101011001101010111100000000000
000000000000000000100110110111101010001011100000000000
000000000000000111000000010011011100000000010010000000
000000000000011101100010011001101000000000000000000010

.logic_tile 8 14
000000000000000001100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
111000000000000000000111100000000001000000100100000000
000000000000001101000100000000001001000000000001000000
010000000000000000000110100011000000000000000100000000
110000000000000000000100000000100000000001000000000000
000000000000000111100000001111111000010111100000000000
000000000000000000100000000111001110000111010000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100111100001000000000000000100000000
000000000000000101000000000000000000000001000000000000
000010000000001001100000000111000000000000000100000000
000000000000001001100000000000100000000001000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000000001000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001000000011100101101011000110100000000000
110000000000000111000000000001001101001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000001000000000000000000100000000
000000000000000111000000001001000000000010000000000000
111000000000001000000000011000001100000010100000000000
000000000000000001000011011011000000000001010010000000
110000000000001000000000010000011010000100000110000000
010000000000001011000010000000010000000000000000000010
000000000000000000000000010001101101000010110001000000
000000000000000000000011101101001101000011110000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000011100000001111000000000010000100
000000000000000000000110000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 7 15
000000000000000101100110000001001010110111110100000000
000000000000000000000110110101111111010111110000100000
111000000100001011100000011101111000110000110000000000
000000000000000101000011100001001000010000010000000000
010000000000001111100010100000000000000000000000000000
110000000000000011100010100000000000000000000000000000
000000000000001101100000001001101110111111100100000000
000000000000010101000010101111101110101111011000100000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101100001000110000000000000
000000000000000000000000000000001010000110000000000000
000000000000001001000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000001100000011001001100110111110100000000
110000000000000000100010011101101010101011110000000010

.logic_tile 8 15
000000000000000000000000000101000000001001000100000100
000000000000000000000011011011101010001111000000000001
111000000000000000000010101011011011000001000100000000
000000000000000000000010101001101110010111100001100000
010000000000000101100000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000101100000001101101101111001010100000000
000000000000000101000000000101011110111010100010000000
000000000000000000000000000111101111010001110100000000
000000000000000000000011111011001001110100010000000001
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000101001100101001010100000000
000000000000001111000000000101010000101011110010100000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000011110000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000001100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000110011001001010000001010100100000
110000000000000000000110010101010000010111110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010111000100100000000
000000000000000000000000000001011000111001110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101000000000000000100000000
010000000000000000000011010000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001110000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 3 i_sck$SB_IO_IN_$glb_clk
.sym 4 io_pmod[0]$SB_IO_OUT
.sym 7 r_counter[0]_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 636 r_counter[0]
.sym 746 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[2]
.sym 747 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 748 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 751 lvds_rx_09_inst.r_state_if[1]
.sym 830 r_counter[0]
.sym 847 r_counter[0]
.sym 863 io_pmod[5]$SB_IO_OUT
.sym 865 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 866 w_rx_09_fifo_data[0]
.sym 867 w_rx_09_fifo_data[1]
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 999 i_mosi$SB_IO_IN
.sym 1024 w_lvds_rx_09_d0
.sym 1031 $PACKER_VCC_NET
.sym 1032 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 1054 w_lvds_rx_09_d0
.sym 1055 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 io_pmod[0]$SB_IO_OUT
.sym 1191 $PACKER_VCC_NET
.sym 1256 $PACKER_VCC_NET
.sym 1271 w_lvds_rx_09_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1678 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 2645 lvds_rx_09_inst.r_phase_count[0]
.sym 2681 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2776 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[1]
.sym 2777 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 2778 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 2780 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 2781 lvds_rx_09_inst.r_phase_count[1]
.sym 2807 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2830 r_counter[0]
.sym 2880 r_counter[0]
.sym 2907 i_glob_clock$SB_IO_IN_$glb_clk
.sym 2909 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2910 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2911 io_pmod[6]$SB_IO_OUT
.sym 2912 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_E
.sym 2913 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[0]
.sym 2915 io_pmod[7]$SB_IO_OUT
.sym 2916 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2944 io_pmod[5]$SB_IO_OUT
.sym 2945 w_lvds_rx_09_d1
.sym 2964 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2966 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 2967 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 2978 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2979 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2980 lvds_rx_09_inst.r_state_if[0]
.sym 2987 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2991 lvds_rx_09_inst.r_state_if[1]
.sym 2993 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 2995 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2997 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3001 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3002 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3003 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3004 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3007 lvds_rx_09_inst.r_state_if[1]
.sym 3009 lvds_rx_09_inst.r_state_if[0]
.sym 3027 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3041 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3042 io_pmod[0]$SB_IO_OUT
.sym 3043 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3046 lvds_rx_09_inst.r_state_if[0]
.sym 3060 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3062 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3069 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3076 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 3097 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3099 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3103 w_rx_09_fifo_data[0]
.sym 3107 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3110 lvds_rx_09_inst.r_state_if[1]
.sym 3114 w_lvds_rx_09_d1
.sym 3115 lvds_rx_09_inst.r_state_if[0]
.sym 3123 lvds_rx_09_inst.r_state_if[0]
.sym 3125 w_lvds_rx_09_d0
.sym 3126 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3148 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3149 w_rx_09_fifo_data[0]
.sym 3160 w_lvds_rx_09_d1
.sym 3161 lvds_rx_09_inst.r_state_if[1]
.sym 3162 w_lvds_rx_09_d0
.sym 3163 lvds_rx_09_inst.r_state_if[0]
.sym 3166 lvds_rx_09_inst.r_state_if[1]
.sym 3167 w_lvds_rx_09_d1
.sym 3168 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3169 lvds_rx_09_inst.r_state_if[0]
.sym 3172 lvds_rx_09_inst.r_state_if[0]
.sym 3173 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3174 w_lvds_rx_09_d0
.sym 3175 lvds_rx_09_inst.r_state_if[1]
.sym 3176 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3177 io_pmod[0]$SB_IO_OUT
.sym 3178 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3180 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 3181 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 3184 spi_if_ins.spi.r3_rx_done
.sym 3193 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3200 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3210 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3320 spi_if_ins.state_if[1]
.sym 3330 spi_if_ins.spi.r2_rx_done
.sym 3462 spi_if_ins.state_if[1]
.sym 3469 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 3470 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 3472 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 3596 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 3737 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 4945 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5005 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5030 io_pmod[5]$SB_IO_OUT
.sym 5057 $PACKER_VCC_NET
.sym 5061 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[0]
.sym 5063 lvds_rx_09_inst.r_phase_count[0]
.sym 5067 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[1]
.sym 5068 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_E
.sym 5070 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5071 lvds_rx_09_inst.r_phase_count[0]
.sym 5073 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[2]
.sym 5075 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5076 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5077 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5080 lvds_rx_09_inst.r_phase_count[1]
.sym 5089 $nextpnr_ICESTORM_LC_0$O
.sym 5092 lvds_rx_09_inst.r_phase_count[0]
.sym 5095 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5097 $PACKER_VCC_NET
.sym 5098 lvds_rx_09_inst.r_phase_count[1]
.sym 5102 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[2]
.sym 5103 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[1]
.sym 5104 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[0]
.sym 5105 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5108 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5111 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5114 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[2]
.sym 5115 lvds_rx_09_inst.r_phase_count[1]
.sym 5116 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[0]
.sym 5117 lvds_rx_09_inst.r_phase_count[0]
.sym 5126 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5127 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[1]
.sym 5133 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5136 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_E
.sym 5137 io_pmod[0]$SB_IO_OUT
.sym 5138 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5158 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5161 $PACKER_VCC_NET
.sym 5165 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 5167 io_pmod[7]$SB_IO_OUT
.sym 5181 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5182 lvds_rx_09_inst.r_state_if[0]
.sym 5183 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5185 lvds_rx_09_inst.r_state_if[1]
.sym 5186 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 5190 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5191 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5193 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5203 w_rx_09_fifo_data[1]
.sym 5207 io_pmod[5]$SB_IO_OUT
.sym 5211 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5213 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 5214 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5221 lvds_rx_09_inst.r_state_if[1]
.sym 5222 lvds_rx_09_inst.r_state_if[0]
.sym 5226 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5228 w_rx_09_fifo_data[1]
.sym 5231 lvds_rx_09_inst.r_state_if[1]
.sym 5234 lvds_rx_09_inst.r_state_if[0]
.sym 5237 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 5238 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5251 io_pmod[5]$SB_IO_OUT
.sym 5252 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5255 lvds_rx_09_inst.r_state_if[1]
.sym 5256 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 5257 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 5258 lvds_rx_09_inst.r_state_if[0]
.sym 5259 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5260 io_pmod[0]$SB_IO_OUT
.sym 5261 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5277 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 5280 io_pmod[6]$SB_IO_OUT
.sym 5293 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 5296 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 5305 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5329 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5349 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5382 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5383 io_pmod[0]$SB_IO_OUT
.sym 5403 $PACKER_VCC_NET
.sym 5428 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 5439 spi_if_ins.spi.r3_rx_done
.sym 5441 spi_if_ins.spi.r2_rx_done
.sym 5468 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 5471 spi_if_ins.spi.r2_rx_done
.sym 5473 spi_if_ins.spi.r3_rx_done
.sym 5492 spi_if_ins.spi.r2_rx_done
.sym 5506 r_counter[0]_$glb_clk
.sym 5524 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 5526 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 5551 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5553 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5558 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 5561 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 5568 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 5618 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5619 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 5620 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 5621 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 5628 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5629 r_counter[0]_$glb_clk
.sym 5648 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 5649 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5650 $PACKER_VCC_NET
.sym 6021 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 6265 o_shdn_tx_lna$SB_IO_OUT
.sym 6280 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6925 i_ss$SB_IO_IN
.sym 6971 spi_if_ins.spi.r2_rx_done
.sym 7017 io_pmod[7]$SB_IO_OUT
.sym 7072 spi_if_ins.spi.r_rx_bit_count[2]
.sym 7073 spi_if_ins.spi.r_rx_bit_count[1]
.sym 7076 spi_if_ins.spi.r_rx_bit_count[0]
.sym 7172 spi_if_ins.state_if[0]
.sym 7233 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 7235 spi_if_ins.state_if[0]
.sym 7274 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 7275 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7276 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 7277 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 7280 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7281 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7321 o_miso_$_TBUF__Y_E
.sym 7328 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7378 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 7379 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7380 w_fetch
.sym 7382 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7429 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 7483 w_load
.sym 7521 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7523 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 7524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 7528 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 7531 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 7535 w_load
.sym 7585 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 7682 w_tx_data_io[1]
.sym 7688 w_tx_data_io[2]
.sym 7724 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 7729 w_rx_data[1]
.sym 7743 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 7786 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 7788 io_ctrl_ins.pmod_dir_state[2]
.sym 7828 o_led0$SB_IO_OUT
.sym 7829 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 7842 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 7929 w_rx_data[2]
.sym 7935 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 8665 i_ss$SB_IO_IN
.sym 8902 spi_if_ins.spi.r_rx_done
.sym 8959 spi_if_ins.spi.r_rx_done
.sym 8991 spi_if_ins.spi.r_rx_done
.sym 9018 r_counter[0]_$glb_clk
.sym 9020 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 9023 spi_if_ins.spi.r_rx_byte[0]
.sym 9024 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 9026 spi_if_ins.spi.r_rx_byte[2]
.sym 9043 i_ss$SB_IO_IN
.sym 9046 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9047 spi_if_ins.spi.r2_rx_done
.sym 9063 spi_if_ins.spi.r_rx_bit_count[2]
.sym 9065 i_ss$SB_IO_IN
.sym 9067 spi_if_ins.spi.r_rx_bit_count[0]
.sym 9072 spi_if_ins.spi.r_rx_bit_count[1]
.sym 9093 $nextpnr_ICESTORM_LC_1$O
.sym 9096 spi_if_ins.spi.r_rx_bit_count[0]
.sym 9099 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 9101 spi_if_ins.spi.r_rx_bit_count[1]
.sym 9106 spi_if_ins.spi.r_rx_bit_count[2]
.sym 9109 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 9113 spi_if_ins.spi.r_rx_bit_count[0]
.sym 9115 spi_if_ins.spi.r_rx_bit_count[1]
.sym 9130 spi_if_ins.spi.r_rx_bit_count[0]
.sym 9141 i_sck$SB_IO_IN_$glb_clk
.sym 9142 i_ss$SB_IO_IN
.sym 9144 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 9145 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 9148 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 9150 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9167 spi_if_ins.state_if[1]
.sym 9170 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9171 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9172 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9173 spi_if_ins.state_if[1]
.sym 9174 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9184 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9186 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9204 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9219 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9263 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9266 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9267 spi_if_ins.r_tx_byte[1]
.sym 9269 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9270 spi_if_ins.r_tx_byte[2]
.sym 9272 spi_if_ins.r_tx_byte[7]
.sym 9273 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9283 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9287 i_ss$SB_IO_IN
.sym 9291 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9307 spi_if_ins.state_if[0]
.sym 9310 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9311 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9315 spi_if_ins.state_if[0]
.sym 9317 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9318 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9321 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9325 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9327 spi_if_ins.state_if[1]
.sym 9331 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9333 spi_if_ins.state_if[1]
.sym 9334 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9340 spi_if_ins.state_if[0]
.sym 9341 spi_if_ins.state_if[1]
.sym 9343 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9346 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9348 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9349 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9352 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9353 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9354 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9355 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9358 spi_if_ins.state_if[1]
.sym 9360 spi_if_ins.state_if[0]
.sym 9379 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9382 spi_if_ins.state_if[0]
.sym 9383 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9384 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9385 spi_if_ins.state_if[1]
.sym 9386 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9389 r_tx_data[2]
.sym 9392 r_tx_data[7]
.sym 9394 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9395 r_tx_data[1]
.sym 9402 spi_if_ins.r_tx_byte[7]
.sym 9406 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9416 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9424 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9430 spi_if_ins.state_if[0]
.sym 9433 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9434 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9436 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9441 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9457 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9458 spi_if_ins.state_if[1]
.sym 9475 spi_if_ins.state_if[0]
.sym 9476 spi_if_ins.state_if[1]
.sym 9477 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9478 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9481 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9482 spi_if_ins.state_if[0]
.sym 9483 spi_if_ins.state_if[1]
.sym 9484 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9487 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9489 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9502 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9509 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9512 w_rx_data[6]
.sym 9514 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9515 w_rx_data[7]
.sym 9516 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 9518 w_rx_data[5]
.sym 9519 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9529 w_tx_data_io[7]
.sym 9532 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9534 w_fetch
.sym 9536 w_tx_data_io[1]
.sym 9538 w_load
.sym 9541 w_fetch
.sym 9564 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9582 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9618 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9632 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9639 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 9640 w_cs[0]
.sym 9648 w_rx_data[5]
.sym 9649 w_load
.sym 9650 w_rx_data[7]
.sym 9652 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9660 w_tx_data_io[2]
.sym 9669 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9690 w_rx_data[1]
.sym 9694 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9739 w_rx_data[1]
.sym 9755 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9756 r_counter[0]_$glb_clk
.sym 9758 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 9759 o_led0$SB_IO_OUT
.sym 9760 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 9761 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 9762 o_led1$SB_IO_OUT
.sym 9763 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 9764 o_ldo_2v8_en$SB_IO_OUT
.sym 9765 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 9777 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9787 o_shdn_rx_lna$SB_IO_OUT
.sym 9801 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 9804 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 9805 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9810 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9815 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 9817 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 9819 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9822 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 9823 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9829 o_ldo_2v8_en$SB_IO_OUT
.sym 9832 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 9833 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 9834 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 9835 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9868 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 9869 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 9870 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9871 o_ldo_2v8_en$SB_IO_OUT
.sym 9878 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9879 r_counter[0]_$glb_clk
.sym 9880 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9881 io_ctrl_ins.rf_pin_state[2]
.sym 9885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9886 io_ctrl_ins.rf_pin_state[1]
.sym 9897 w_load
.sym 9898 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9908 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9922 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9926 w_rx_data[2]
.sym 9930 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9933 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9934 io_ctrl_ins.pmod_dir_state[2]
.sym 9944 o_shdn_tx_lna$SB_IO_OUT
.sym 9967 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9968 io_ctrl_ins.pmod_dir_state[2]
.sym 9969 o_shdn_tx_lna$SB_IO_OUT
.sym 9970 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9981 w_rx_data[2]
.sym 10001 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 10002 r_counter[0]_$glb_clk
.sym 10006 o_shdn_rx_lna$SB_IO_OUT
.sym 10010 o_shdn_tx_lna$SB_IO_OUT
.sym 10026 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10035 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 10136 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10250 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 10906 i_mosi$SB_IO_IN
.sym 11046 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 11050 i_ss$SB_IO_IN
.sym 11073 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 11110 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 11125 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 11126 i_sck$SB_IO_IN_$glb_clk
.sym 11127 i_ss$SB_IO_IN
.sym 11132 spi_if_ins.w_rx_data[0]
.sym 11134 spi_if_ins.w_rx_data[2]
.sym 11153 spi_if_ins.w_rx_data[0]
.sym 11155 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11163 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11170 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11171 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 11172 spi_if_ins.spi.r_rx_bit_count[1]
.sym 11175 spi_if_ins.spi.r_rx_bit_count[0]
.sym 11178 i_mosi$SB_IO_IN
.sym 11179 spi_if_ins.spi.r_rx_bit_count[2]
.sym 11202 spi_if_ins.spi.r_rx_bit_count[0]
.sym 11203 spi_if_ins.spi.r_rx_bit_count[2]
.sym 11205 spi_if_ins.spi.r_rx_bit_count[1]
.sym 11223 i_mosi$SB_IO_IN
.sym 11227 spi_if_ins.spi.r_rx_bit_count[2]
.sym 11228 spi_if_ins.spi.r_rx_bit_count[0]
.sym 11229 spi_if_ins.spi.r_rx_bit_count[1]
.sym 11239 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11248 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 11249 i_sck$SB_IO_IN_$glb_clk
.sym 11251 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11253 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 11254 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 11257 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 11258 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 11277 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 11279 $PACKER_VCC_NET
.sym 11280 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 11281 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11299 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11300 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 11302 i_ss$SB_IO_IN
.sym 11308 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11315 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11317 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11319 o_miso_$_TBUF__Y_E
.sym 11334 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11338 i_ss$SB_IO_IN
.sym 11340 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 11358 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11367 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11369 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11371 o_miso_$_TBUF__Y_E
.sym 11372 i_sck$SB_IO_IN_$glb_clk
.sym 11374 spi_if_ins.spi.r_rx_byte[7]
.sym 11375 spi_if_ins.spi.r_rx_byte[4]
.sym 11376 spi_if_ins.spi.r_rx_byte[6]
.sym 11378 spi_if_ins.spi.r_rx_byte[5]
.sym 11379 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11380 spi_if_ins.spi.r_rx_byte[3]
.sym 11381 spi_if_ins.spi.r_rx_byte[1]
.sym 11402 spi_if_ins.r_tx_byte[7]
.sym 11417 spi_if_ins.state_if[1]
.sym 11418 r_tx_data[7]
.sym 11421 r_tx_data[1]
.sym 11422 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11423 r_tx_data[2]
.sym 11426 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11429 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11431 spi_if_ins.state_if[0]
.sym 11448 spi_if_ins.state_if[0]
.sym 11449 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11450 spi_if_ins.state_if[1]
.sym 11457 r_tx_data[1]
.sym 11466 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11475 r_tx_data[2]
.sym 11485 r_tx_data[7]
.sym 11490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11491 spi_if_ins.state_if[0]
.sym 11493 spi_if_ins.state_if[1]
.sym 11494 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11495 r_counter[0]_$glb_clk
.sym 11497 spi_if_ins.w_rx_data[3]
.sym 11499 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11500 spi_if_ins.w_rx_data[5]
.sym 11501 spi_if_ins.w_rx_data[4]
.sym 11502 spi_if_ins.w_rx_data[6]
.sym 11503 spi_if_ins.w_rx_data[1]
.sym 11504 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11513 spi_if_ins.r_tx_byte[1]
.sym 11519 spi_if_ins.r_tx_byte[2]
.sym 11522 spi_if_ins.w_rx_data[4]
.sym 11523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11526 w_rx_data[6]
.sym 11527 w_cs[1]
.sym 11530 io_ctrl_ins.rf_mode[2]
.sym 11542 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 11544 w_tx_data_io[7]
.sym 11546 w_tx_data_io[2]
.sym 11548 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 11549 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 11556 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 11557 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11558 w_tx_data_io[1]
.sym 11560 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11568 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11572 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 11573 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 11574 w_tx_data_io[2]
.sym 11589 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 11590 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 11592 w_tx_data_io[7]
.sym 11601 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11603 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11604 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 11607 w_tx_data_io[1]
.sym 11608 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 11617 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 11618 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11619 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 11621 w_cs[1]
.sym 11622 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 11623 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 11624 w_cs[3]
.sym 11625 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 11627 w_cs[2]
.sym 11632 w_tx_data_io[2]
.sym 11635 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11638 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 11646 spi_if_ins.w_rx_data[0]
.sym 11648 w_rx_data[5]
.sym 11652 w_rx_data[6]
.sym 11655 w_cs[1]
.sym 11666 w_cs[0]
.sym 11672 spi_if_ins.w_rx_data[5]
.sym 11674 spi_if_ins.w_rx_data[6]
.sym 11676 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11678 w_cs[1]
.sym 11679 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11681 w_cs[3]
.sym 11692 w_cs[2]
.sym 11696 spi_if_ins.w_rx_data[6]
.sym 11706 w_cs[2]
.sym 11707 w_cs[0]
.sym 11708 w_cs[3]
.sym 11709 w_cs[1]
.sym 11713 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11718 spi_if_ins.w_rx_data[5]
.sym 11720 spi_if_ins.w_rx_data[6]
.sym 11732 spi_if_ins.w_rx_data[5]
.sym 11736 w_cs[1]
.sym 11737 w_cs[2]
.sym 11738 w_cs[0]
.sym 11739 w_cs[3]
.sym 11740 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11741 r_counter[0]_$glb_clk
.sym 11743 w_rx_data[0]
.sym 11744 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11745 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11746 w_rx_data[1]
.sym 11747 w_rx_data[2]
.sym 11748 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 11749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11750 w_rx_data[4]
.sym 11755 w_rx_data[6]
.sym 11761 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 11770 w_rx_data[7]
.sym 11773 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 11776 w_rx_data[0]
.sym 11788 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11795 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11800 io_ctrl_ins.rf_mode[2]
.sym 11810 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11814 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11815 io_ctrl_ins.o_pmod[4]
.sym 11841 io_ctrl_ins.rf_mode[2]
.sym 11842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11843 io_ctrl_ins.o_pmod[4]
.sym 11844 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11850 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11863 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 11867 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11868 io_ctrl_ins.o_pmod[1]
.sym 11869 io_ctrl_ins.o_pmod[2]
.sym 11870 io_ctrl_ins.o_pmod[0]
.sym 11871 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11872 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 11873 io_ctrl_ins.o_pmod[4]
.sym 11879 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 11882 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11887 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11890 o_led1$SB_IO_OUT
.sym 11892 w_rx_data[1]
.sym 11894 w_rx_data[2]
.sym 11908 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11910 w_load
.sym 11911 w_fetch
.sym 11913 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11915 w_rx_data[0]
.sym 11917 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11918 w_rx_data[1]
.sym 11919 w_rx_data[2]
.sym 11921 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11923 io_ctrl_ins.debug_mode[1]
.sym 11925 w_cs[1]
.sym 11926 io_ctrl_ins.o_pmod[2]
.sym 11927 o_shdn_rx_lna$SB_IO_OUT
.sym 11933 io_ctrl_ins.o_pmod[1]
.sym 11934 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 11935 o_led1$SB_IO_OUT
.sym 11936 io_ctrl_ins.rf_mode[0]
.sym 11938 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11940 io_ctrl_ins.debug_mode[1]
.sym 11941 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11942 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11943 io_ctrl_ins.o_pmod[1]
.sym 11946 w_rx_data[0]
.sym 11952 o_shdn_rx_lna$SB_IO_OUT
.sym 11953 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11954 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11955 o_led1$SB_IO_OUT
.sym 11958 w_load
.sym 11959 w_cs[1]
.sym 11960 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11961 w_fetch
.sym 11964 w_rx_data[1]
.sym 11970 w_load
.sym 11971 w_fetch
.sym 11972 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11973 w_cs[1]
.sym 11979 w_rx_data[2]
.sym 11982 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11983 io_ctrl_ins.rf_mode[0]
.sym 11984 io_ctrl_ins.o_pmod[2]
.sym 11985 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11986 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 11987 r_counter[0]_$glb_clk
.sym 11989 io_ctrl_ins.debug_mode[1]
.sym 11990 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 11991 io_ctrl_ins.rf_mode[1]
.sym 11992 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11993 io_ctrl_ins.rf_mode[2]
.sym 11994 io_ctrl_ins.rf_mode[0]
.sym 11996 io_ctrl_ins.debug_mode[0]
.sym 12001 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 12008 i_config[1]$SB_IO_IN
.sym 12009 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 12014 io_ctrl_ins.rf_mode[2]
.sym 12022 o_ldo_2v8_en$SB_IO_OUT
.sym 12035 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 12052 w_rx_data[1]
.sym 12054 w_rx_data[2]
.sym 12057 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 12066 w_rx_data[2]
.sym 12088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 12096 w_rx_data[1]
.sym 12109 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 12110 r_counter[0]_$glb_clk
.sym 12129 w_rx_data[3]
.sym 12135 io_ctrl_ins.rf_mode[1]
.sym 12142 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 12153 io_ctrl_ins.rf_pin_state[2]
.sym 12154 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 12157 io_ctrl_ins.rf_mode[2]
.sym 12163 io_ctrl_ins.rf_mode[1]
.sym 12164 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12166 io_ctrl_ins.rf_pin_state[1]
.sym 12198 io_ctrl_ins.rf_pin_state[1]
.sym 12199 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 12201 io_ctrl_ins.rf_mode[1]
.sym 12222 io_ctrl_ins.rf_mode[2]
.sym 12223 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 12224 io_ctrl_ins.rf_pin_state[2]
.sym 12225 io_ctrl_ins.rf_mode[1]
.sym 12232 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12233 r_counter[0]_$glb_clk
.sym 12633 spi_if_ins.w_rx_data[2]
.sym 12881 i_mosi$SB_IO_IN
.sym 12994 o_miso_$_TBUF__Y_E
.sym 13023 spi_if_ins.w_rx_data[0]
.sym 13128 io_pmod[5]$SB_IO_OUT
.sym 13140 o_miso_$_TBUF__Y_E
.sym 13256 $PACKER_VCC_NET
.sym 13265 spi_if_ins.w_rx_data[2]
.sym 13269 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13289 spi_if_ins.spi.r_rx_byte[0]
.sym 13292 spi_if_ins.spi.r_rx_byte[2]
.sym 13296 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13337 spi_if_ins.spi.r_rx_byte[0]
.sym 13350 spi_if_ins.spi.r_rx_byte[2]
.sym 13357 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13358 r_counter[0]_$glb_clk
.sym 13363 spi_if_ins.r_tx_data_valid
.sym 13374 spi_if_ins.r_tx_byte[7]
.sym 13381 io_pmod[6]$SB_IO_OUT
.sym 13391 $PACKER_VCC_NET
.sym 13406 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13407 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13412 o_miso_$_TBUF__Y_E
.sym 13416 i_mosi$SB_IO_IN
.sym 13424 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13428 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13436 i_mosi$SB_IO_IN
.sym 13447 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13455 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13473 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13479 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13480 o_miso_$_TBUF__Y_E
.sym 13481 i_sck$SB_IO_IN_$glb_clk
.sym 13484 w_tx_data_smi
.sym 13487 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13488 w_tx_data_smi_SB_DFFESR_Q_R
.sym 13496 $PACKER_VCC_NET
.sym 13508 spi_if_ins.w_rx_data[0]
.sym 13515 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13524 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13526 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 13530 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13531 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13532 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13534 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13535 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13542 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13545 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13553 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13557 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 13564 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13570 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13583 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13587 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13588 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13589 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13596 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13600 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13603 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 13604 i_sck$SB_IO_IN_$glb_clk
.sym 13606 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13609 w_tx_data_io[7]
.sym 13610 w_tx_data_io[5]
.sym 13611 w_tx_data_io[6]
.sym 13612 w_tx_data_smi_SB_DFFESR_Q_E
.sym 13613 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 13622 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13633 w_cs[2]
.sym 13634 spi_if_ins.w_rx_data[1]
.sym 13637 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13638 spi_if_ins.w_rx_data[3]
.sym 13640 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13647 spi_if_ins.spi.r_rx_byte[7]
.sym 13649 spi_if_ins.spi.r_rx_byte[6]
.sym 13651 spi_if_ins.spi.r_rx_byte[5]
.sym 13654 spi_if_ins.spi.r_rx_byte[1]
.sym 13656 spi_if_ins.spi.r_rx_byte[4]
.sym 13658 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13660 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13661 spi_if_ins.spi.r_rx_byte[3]
.sym 13683 spi_if_ins.spi.r_rx_byte[3]
.sym 13694 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13701 spi_if_ins.spi.r_rx_byte[5]
.sym 13704 spi_if_ins.spi.r_rx_byte[4]
.sym 13713 spi_if_ins.spi.r_rx_byte[6]
.sym 13717 spi_if_ins.spi.r_rx_byte[1]
.sym 13723 spi_if_ins.spi.r_rx_byte[7]
.sym 13726 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13730 w_ioc[1]
.sym 13731 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 13732 w_ioc[0]
.sym 13734 w_ioc[4]
.sym 13735 i_button_SB_LUT4_I1_O[0]
.sym 13746 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13750 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13754 i_config[2]$SB_IO_IN
.sym 13755 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13756 w_rx_data[4]
.sym 13758 w_rx_data[0]
.sym 13760 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13761 w_tx_data_smi_SB_DFFESR_Q_E
.sym 13762 spi_if_ins.w_rx_data[2]
.sym 13763 w_cs[1]
.sym 13771 w_cs[1]
.sym 13772 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13773 spi_if_ins.w_rx_data[5]
.sym 13774 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13775 spi_if_ins.w_rx_data[6]
.sym 13781 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 13782 w_cs[3]
.sym 13790 w_cs[3]
.sym 13791 w_cs[0]
.sym 13801 w_cs[2]
.sym 13809 spi_if_ins.w_rx_data[6]
.sym 13811 spi_if_ins.w_rx_data[5]
.sym 13815 w_cs[2]
.sym 13817 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 13818 w_cs[3]
.sym 13821 w_cs[1]
.sym 13823 w_cs[0]
.sym 13828 spi_if_ins.w_rx_data[6]
.sym 13830 spi_if_ins.w_rx_data[5]
.sym 13833 w_cs[0]
.sym 13834 w_cs[2]
.sym 13835 w_cs[1]
.sym 13836 w_cs[3]
.sym 13845 spi_if_ins.w_rx_data[5]
.sym 13847 spi_if_ins.w_rx_data[6]
.sym 13849 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13852 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13853 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13854 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 13855 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 13856 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13857 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13858 w_ioc[3]
.sym 13859 w_ioc[2]
.sym 13866 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 13870 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 13876 w_rx_data[2]
.sym 13877 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13879 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13880 io_ctrl_ins.rf_mode[1]
.sym 13882 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13884 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13894 w_ioc[1]
.sym 13895 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13896 w_ioc[0]
.sym 13898 w_ioc[4]
.sym 13899 spi_if_ins.w_rx_data[0]
.sym 13901 spi_if_ins.w_rx_data[4]
.sym 13902 w_ioc[1]
.sym 13904 w_ioc[0]
.sym 13906 spi_if_ins.w_rx_data[1]
.sym 13910 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13915 w_ioc[3]
.sym 13917 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13920 spi_if_ins.w_rx_data[2]
.sym 13924 w_ioc[2]
.sym 13928 spi_if_ins.w_rx_data[0]
.sym 13932 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13933 w_ioc[1]
.sym 13934 w_ioc[4]
.sym 13935 w_ioc[0]
.sym 13938 w_ioc[2]
.sym 13939 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13940 w_ioc[3]
.sym 13941 w_ioc[0]
.sym 13945 spi_if_ins.w_rx_data[1]
.sym 13952 spi_if_ins.w_rx_data[2]
.sym 13956 w_ioc[1]
.sym 13957 w_ioc[2]
.sym 13958 w_ioc[4]
.sym 13959 w_ioc[3]
.sym 13962 w_ioc[0]
.sym 13963 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13965 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 13970 spi_if_ins.w_rx_data[4]
.sym 13972 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13977 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 13978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13979 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 13980 io_ctrl_ins.mixer_en_state
.sym 13981 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 13982 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 13993 w_rx_data[6]
.sym 13996 w_cs[1]
.sym 14003 w_tx_data_io[3]
.sym 14006 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14009 w_tx_data_io[0]
.sym 14010 w_rx_data[4]
.sym 14016 w_rx_data[0]
.sym 14017 o_led0$SB_IO_OUT
.sym 14018 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14019 w_rx_data[1]
.sym 14020 io_ctrl_ins.o_pmod[0]
.sym 14021 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14023 io_ctrl_ins.debug_mode[0]
.sym 14025 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14026 w_rx_data[4]
.sym 14027 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 14028 w_rx_data[2]
.sym 14029 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14030 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 14031 w_rx_data[7]
.sym 14045 io_ctrl_ins.mixer_en_state
.sym 14049 io_ctrl_ins.mixer_en_state
.sym 14050 o_led0$SB_IO_OUT
.sym 14051 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14052 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14056 w_rx_data[7]
.sym 14062 w_rx_data[1]
.sym 14069 w_rx_data[2]
.sym 14073 w_rx_data[0]
.sym 14080 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 14081 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 14085 io_ctrl_ins.o_pmod[0]
.sym 14086 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 14087 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14088 io_ctrl_ins.debug_mode[0]
.sym 14093 w_rx_data[4]
.sym 14095 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 14096 r_counter[0]_$glb_clk
.sym 14098 w_tx_data_io[3]
.sym 14099 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14101 w_tx_data_io[0]
.sym 14103 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 14105 w_tx_data_io[4]
.sym 14112 io_ctrl_ins.rf_pin_state[0]
.sym 14113 w_rx_data[5]
.sym 14121 w_rx_data[6]
.sym 14123 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 14139 w_rx_data[2]
.sym 14143 io_ctrl_ins.rf_mode[2]
.sym 14145 w_rx_data[1]
.sym 14147 w_rx_data[0]
.sym 14149 io_ctrl_ins.rf_mode[1]
.sym 14153 w_rx_data[3]
.sym 14155 io_ctrl_ins.debug_mode[1]
.sym 14157 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14162 io_ctrl_ins.debug_mode[0]
.sym 14170 w_rx_data[4]
.sym 14172 w_rx_data[1]
.sym 14178 io_ctrl_ins.debug_mode[0]
.sym 14181 io_ctrl_ins.debug_mode[1]
.sym 14187 w_rx_data[3]
.sym 14190 io_ctrl_ins.rf_mode[1]
.sym 14191 io_ctrl_ins.rf_mode[2]
.sym 14192 io_ctrl_ins.debug_mode[0]
.sym 14193 io_ctrl_ins.debug_mode[1]
.sym 14198 w_rx_data[4]
.sym 14203 w_rx_data[2]
.sym 14214 w_rx_data[0]
.sym 14218 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14223 io_ctrl_ins.pmod_dir_state[4]
.sym 14235 o_tr_vc1$SB_IO_OUT
.sym 14237 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14238 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 14239 i_config[0]$SB_IO_IN
.sym 14243 io_ctrl_ins.rf_mode[2]
.sym 14246 i_config[2]$SB_IO_IN
.sym 14252 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14361 o_led1$SB_IO_OUT
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14406 o_ldo_2v8_en$SB_IO_OUT
.sym 15009 i_ss$SB_IO_IN
.sym 15169 i_ss$SB_IO_IN
.sym 15194 i_ss$SB_IO_IN
.sym 15242 io_pmod[7]$SB_IO_OUT
.sym 15243 o_miso_$_TBUF__Y_E
.sym 15358 $PACKER_VCC_NET
.sym 15370 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15372 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15471 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15472 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 15473 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15474 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15475 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15514 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15521 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15532 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15564 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15589 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15592 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15593 spi_if_ins.spi.r_tx_byte[1]
.sym 15594 spi_if_ins.spi.r_tx_byte[2]
.sym 15596 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15597 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15599 spi_if_ins.spi.r_tx_byte[5]
.sym 15600 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15607 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15618 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 15619 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 15635 w_tx_data_smi_SB_DFFESR_Q_E
.sym 15639 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15644 $PACKER_VCC_NET
.sym 15646 w_tx_data_smi_SB_DFFESR_Q_R
.sym 15664 w_cs[2]
.sym 15673 $PACKER_VCC_NET
.sym 15692 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15697 w_cs[2]
.sym 15712 w_tx_data_smi_SB_DFFESR_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 w_tx_data_smi_SB_DFFESR_Q_R
.sym 15717 spi_if_ins.r_tx_byte[5]
.sym 15718 w_tx_data_io[6]
.sym 15719 w_tx_data_io[5]
.sym 15720 spi_if_ins.r_tx_byte[4]
.sym 15731 w_tx_data_smi_SB_DFFESR_Q_E
.sym 15740 i_button$SB_IO_IN
.sym 15741 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15743 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 15747 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15748 i_config[3]$SB_IO_IN
.sym 15758 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15761 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 15762 i_button_SB_LUT4_I1_O[0]
.sym 15764 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15765 w_tx_data_smi
.sym 15766 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 15772 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 15773 w_cs[1]
.sym 15775 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 15776 i_button_SB_LUT4_I1_O[1]
.sym 15783 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15784 w_cs[3]
.sym 15785 w_fetch
.sym 15786 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15787 w_cs[2]
.sym 15789 w_fetch
.sym 15790 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15791 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15792 w_cs[1]
.sym 15808 i_button_SB_LUT4_I1_O[0]
.sym 15810 i_button_SB_LUT4_I1_O[1]
.sym 15815 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 15816 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 15819 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15821 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 15825 w_fetch
.sym 15826 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15827 w_cs[2]
.sym 15831 w_cs[3]
.sym 15832 w_tx_data_smi
.sym 15833 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 15834 w_cs[2]
.sym 15835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15838 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 15839 io_ctrl_ins.pmod_dir_state[5]
.sym 15842 i_button_SB_LUT4_I1_O[1]
.sym 15843 io_ctrl_ins.pmod_dir_state[6]
.sym 15844 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15845 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15870 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 15882 w_ioc[0]
.sym 15887 spi_if_ins.w_rx_data[0]
.sym 15890 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 15891 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15895 i_config[2]$SB_IO_IN
.sym 15896 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15897 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15899 spi_if_ins.w_rx_data[4]
.sym 15905 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15906 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 15908 io_ctrl_ins.o_pmod[5]
.sym 15909 spi_if_ins.w_rx_data[1]
.sym 15910 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15913 w_ioc[0]
.sym 15914 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 15918 spi_if_ins.w_rx_data[1]
.sym 15924 io_ctrl_ins.o_pmod[5]
.sym 15925 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15926 i_config[2]$SB_IO_IN
.sym 15927 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15930 spi_if_ins.w_rx_data[0]
.sym 15945 spi_if_ins.w_rx_data[4]
.sym 15948 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15949 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15950 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 15951 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 15958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 15959 r_counter[0]_$glb_clk
.sym 15963 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 15966 io_ctrl_ins.o_pmod[5]
.sym 15967 io_ctrl_ins.o_pmod[3]
.sym 15968 io_ctrl_ins.o_pmod[6]
.sym 15979 w_tx_data_io[0]
.sym 15980 w_tx_data_io[3]
.sym 15985 w_fetch
.sym 15987 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 15988 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 16003 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16005 w_ioc[0]
.sym 16007 spi_if_ins.w_rx_data[2]
.sym 16009 w_ioc[2]
.sym 16011 w_ioc[1]
.sym 16012 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 16013 spi_if_ins.w_rx_data[3]
.sym 16015 w_ioc[4]
.sym 16017 w_ioc[2]
.sym 16018 i_config[3]$SB_IO_IN
.sym 16019 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 16024 w_ioc[3]
.sym 16026 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 16033 io_ctrl_ins.o_pmod[6]
.sym 16036 w_ioc[2]
.sym 16037 w_ioc[3]
.sym 16042 w_ioc[4]
.sym 16044 w_ioc[1]
.sym 16047 i_config[3]$SB_IO_IN
.sym 16048 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16049 io_ctrl_ins.o_pmod[6]
.sym 16050 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 16053 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 16055 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16059 w_ioc[4]
.sym 16060 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 16061 w_ioc[1]
.sym 16062 w_ioc[0]
.sym 16065 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16066 w_ioc[3]
.sym 16067 w_ioc[0]
.sym 16068 w_ioc[2]
.sym 16073 spi_if_ins.w_rx_data[3]
.sym 16077 spi_if_ins.w_rx_data[2]
.sym 16081 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.rf_pin_state[6]
.sym 16085 io_ctrl_ins.rf_pin_state[0]
.sym 16086 io_ctrl_ins.rf_pin_state[7]
.sym 16087 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 16088 io_ctrl_ins.rf_pin_state[4]
.sym 16090 io_ctrl_ins.rf_pin_state[3]
.sym 16091 io_ctrl_ins.rf_pin_state[5]
.sym 16101 spi_if_ins.w_rx_data[3]
.sym 16107 spi_if_ins.w_rx_data[3]
.sym 16108 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 16110 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16111 w_tx_data_io[4]
.sym 16113 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16114 o_tr_vc1$SB_IO_OUT
.sym 16115 w_rx_data[5]
.sym 16118 w_rx_data[7]
.sym 16119 w_load
.sym 16125 io_ctrl_ins.rf_mode[1]
.sym 16126 w_load
.sym 16128 w_cs[1]
.sym 16136 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16138 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16139 io_ctrl_ins.o_pmod[3]
.sym 16140 io_ctrl_ins.rf_pin_state[0]
.sym 16142 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16143 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 16144 o_tr_vc1_b$SB_IO_OUT
.sym 16145 w_fetch
.sym 16146 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 16148 w_load
.sym 16150 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16151 io_ctrl_ins.rf_mode[1]
.sym 16152 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16153 io_ctrl_ins.rf_mode[2]
.sym 16154 i_config[1]$SB_IO_IN
.sym 16155 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16170 io_ctrl_ins.rf_mode[1]
.sym 16171 io_ctrl_ins.o_pmod[3]
.sym 16172 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 16173 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16176 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 16177 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 16178 w_cs[1]
.sym 16179 w_fetch
.sym 16182 w_fetch
.sym 16183 w_cs[1]
.sym 16184 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16185 w_load
.sym 16188 io_ctrl_ins.rf_mode[1]
.sym 16189 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16190 io_ctrl_ins.rf_mode[2]
.sym 16191 io_ctrl_ins.rf_pin_state[0]
.sym 16194 i_config[1]$SB_IO_IN
.sym 16195 o_tr_vc1_b$SB_IO_OUT
.sym 16196 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 16197 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16200 w_cs[1]
.sym 16201 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 16202 w_load
.sym 16203 w_fetch
.sym 16204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16207 o_rx_h_tx_l$SB_IO_OUT
.sym 16208 o_tr_vc1$SB_IO_OUT
.sym 16210 o_tr_vc1_b$SB_IO_OUT
.sym 16211 o_tr_vc2$SB_IO_OUT
.sym 16214 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16215 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 16221 w_rx_data[0]
.sym 16227 o_led0$SB_IO_OUT
.sym 16229 w_rx_data[4]
.sym 16236 i_button$SB_IO_IN
.sym 16240 i_config[3]$SB_IO_IN
.sym 16249 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16250 io_ctrl_ins.pmod_dir_state[4]
.sym 16251 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 16252 io_ctrl_ins.rf_mode[2]
.sym 16253 io_ctrl_ins.rf_mode[1]
.sym 16254 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 16256 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16257 i_config[0]$SB_IO_IN
.sym 16258 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 16259 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16260 io_ctrl_ins.rf_mode[2]
.sym 16261 io_ctrl_ins.rf_mode[0]
.sym 16262 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 16264 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 16272 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16273 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16275 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16277 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16278 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 16281 i_config[0]$SB_IO_IN
.sym 16282 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 16283 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16284 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 16287 io_ctrl_ins.rf_mode[1]
.sym 16288 io_ctrl_ins.rf_mode[0]
.sym 16289 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16290 io_ctrl_ins.rf_mode[2]
.sym 16299 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 16300 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 16301 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 16302 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16312 io_ctrl_ins.rf_mode[0]
.sym 16313 io_ctrl_ins.rf_mode[2]
.sym 16323 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 16324 io_ctrl_ins.pmod_dir_state[4]
.sym 16325 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16326 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 16327 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16329 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 16347 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16362 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 16373 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 16381 w_rx_data[4]
.sym 16417 w_rx_data[4]
.sym 16450 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 16451 r_counter[0]_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16525 i_config[2]$SB_IO_IN
.sym 16974 o_rx_h_tx_l$SB_IO_OUT
.sym 16986 i_ss$SB_IO_IN
.sym 17102 i_ss$SB_IO_IN
.sym 17336 $PACKER_VCC_NET
.sym 17357 $PACKER_VCC_NET
.sym 17367 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17456 int_miso
.sym 17578 spi_if_ins.spi.SCKr[2]
.sym 17580 spi_if_ins.spi.SCKr[1]
.sym 17581 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17582 spi_if_ins.spi.SCKr[0]
.sym 17583 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17584 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17585 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17622 spi_if_ins.r_tx_data_valid
.sym 17623 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17627 $PACKER_VCC_NET
.sym 17630 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17632 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17634 i_ss$SB_IO_IN
.sym 17637 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17646 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17649 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17651 $nextpnr_ICESTORM_LC_2$O
.sym 17654 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17657 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 17659 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17660 $PACKER_VCC_NET
.sym 17665 $PACKER_VCC_NET
.sym 17666 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17667 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 17670 $PACKER_VCC_NET
.sym 17671 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17673 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17677 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17685 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17688 i_ss$SB_IO_IN
.sym 17689 spi_if_ins.r_tx_data_valid
.sym 17698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17702 spi_if_ins.spi.r_tx_byte[6]
.sym 17703 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17704 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17705 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17706 spi_if_ins.spi.r_tx_byte[3]
.sym 17707 spi_if_ins.spi.r_tx_byte[7]
.sym 17713 i_sck$SB_IO_IN
.sym 17722 i_ss$SB_IO_IN
.sym 17733 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17742 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17744 spi_if_ins.r_tx_byte[5]
.sym 17746 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17747 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17751 spi_if_ins.spi.r_tx_byte[1]
.sym 17752 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17755 spi_if_ins.r_tx_byte[4]
.sym 17757 spi_if_ins.spi.r_tx_byte[5]
.sym 17761 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17763 spi_if_ins.r_tx_byte[2]
.sym 17769 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17771 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17773 spi_if_ins.r_tx_byte[1]
.sym 17775 spi_if_ins.spi.r_tx_byte[5]
.sym 17776 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17777 spi_if_ins.spi.r_tx_byte[1]
.sym 17778 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17782 spi_if_ins.r_tx_byte[1]
.sym 17790 spi_if_ins.r_tx_byte[2]
.sym 17799 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17800 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17801 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17802 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17806 spi_if_ins.r_tx_byte[4]
.sym 17820 spi_if_ins.r_tx_byte[5]
.sym 17821 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17824 spi_if_ins.r_tx_byte[6]
.sym 17828 spi_if_ins.r_tx_byte[0]
.sym 17830 spi_if_ins.r_tx_byte[3]
.sym 17837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17842 spi_if_ins.r_tx_byte[7]
.sym 17848 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 17855 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17869 w_tx_data_io[5]
.sym 17878 w_tx_data_io[6]
.sym 17887 r_tx_data[4]
.sym 17890 r_tx_data[5]
.sym 17892 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17910 r_tx_data[5]
.sym 17919 w_tx_data_io[6]
.sym 17922 w_tx_data_io[5]
.sym 17931 r_tx_data[4]
.sym 17944 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 r_tx_data[3]
.sym 17948 r_tx_data[5]
.sym 17950 r_tx_data[6]
.sym 17953 r_tx_data[4]
.sym 17954 r_tx_data[0]
.sym 17988 o_tr_vc1$SB_IO_OUT
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 17991 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17993 i_button$SB_IO_IN
.sym 17999 w_rx_data[7]
.sym 18000 w_rx_data[5]
.sym 18001 io_ctrl_ins.pmod_dir_state[6]
.sym 18005 io_ctrl_ins.pmod_dir_state[5]
.sym 18008 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18009 w_rx_data[6]
.sym 18011 o_rx_h_tx_l$SB_IO_OUT
.sym 18016 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18017 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18021 o_tr_vc1$SB_IO_OUT
.sym 18022 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18023 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18024 io_ctrl_ins.pmod_dir_state[5]
.sym 18027 w_rx_data[5]
.sym 18045 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18046 o_rx_h_tx_l$SB_IO_OUT
.sym 18047 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 18048 i_button$SB_IO_IN
.sym 18053 w_rx_data[6]
.sym 18057 io_ctrl_ins.pmod_dir_state[6]
.sym 18058 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18059 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18060 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18066 w_rx_data[7]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 18068 r_counter[0]_$glb_clk
.sym 18071 w_rx_data[3]
.sym 18082 o_tr_vc1$SB_IO_OUT
.sym 18085 w_rx_data[7]
.sym 18086 w_tx_data_io[4]
.sym 18087 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18088 w_rx_data[5]
.sym 18092 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 18093 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 18104 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 18105 w_rx_data[3]
.sym 18115 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18128 w_fetch
.sym 18129 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 18130 w_rx_data[5]
.sym 18134 w_cs[1]
.sym 18136 w_rx_data[3]
.sym 18139 w_rx_data[6]
.sym 18142 w_load
.sym 18156 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18157 w_fetch
.sym 18158 w_load
.sym 18159 w_cs[1]
.sym 18176 w_rx_data[5]
.sym 18182 w_rx_data[3]
.sym 18188 w_rx_data[6]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.pmod_dir_state[3]
.sym 18196 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 18235 w_rx_data[3]
.sym 18238 o_tr_vc2$SB_IO_OUT
.sym 18241 w_rx_data[0]
.sym 18245 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 18247 w_rx_data[4]
.sym 18253 w_rx_data[7]
.sym 18258 io_ctrl_ins.pmod_dir_state[3]
.sym 18259 w_rx_data[6]
.sym 18261 w_rx_data[5]
.sym 18262 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18263 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18267 w_rx_data[6]
.sym 18275 w_rx_data[0]
.sym 18280 w_rx_data[7]
.sym 18285 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18286 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18287 io_ctrl_ins.pmod_dir_state[3]
.sym 18288 o_tr_vc2$SB_IO_OUT
.sym 18293 w_rx_data[4]
.sym 18304 w_rx_data[3]
.sym 18310 w_rx_data[5]
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18348 o_rx_h_tx_l$SB_IO_OUT
.sym 18359 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18363 io_ctrl_ins.rf_pin_state[3]
.sym 18364 io_ctrl_ins.rf_pin_state[5]
.sym 18365 io_ctrl_ins.rf_pin_state[6]
.sym 18366 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18367 io_ctrl_ins.rf_pin_state[7]
.sym 18369 io_ctrl_ins.rf_pin_state[4]
.sym 18370 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18375 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18381 io_ctrl_ins.rf_mode[2]
.sym 18385 io_ctrl_ins.rf_mode[1]
.sym 18390 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18391 io_ctrl_ins.rf_pin_state[7]
.sym 18392 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18396 io_ctrl_ins.rf_pin_state[5]
.sym 18397 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18398 io_ctrl_ins.rf_mode[1]
.sym 18399 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18408 io_ctrl_ins.rf_pin_state[4]
.sym 18409 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18410 io_ctrl_ins.rf_mode[1]
.sym 18411 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18414 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18415 io_ctrl_ins.rf_mode[1]
.sym 18416 io_ctrl_ins.rf_pin_state[3]
.sym 18417 io_ctrl_ins.rf_mode[2]
.sym 18432 io_ctrl_ins.rf_pin_state[6]
.sym 18433 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18435 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18436 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18459 o_tr_vc1_b$SB_IO_OUT
.sym 18467 i_config[1]$SB_IO_IN
.sym 18468 o_tr_vc2$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18693 i_mosi$SB_IO_IN
.sym 18851 int_miso
.sym 19343 int_miso
.sym 19464 $PACKER_VCC_NET
.sym 19606 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19619 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19626 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19627 spi_if_ins.r_tx_byte[7]
.sym 19644 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19645 spi_if_ins.r_tx_byte[7]
.sym 19646 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19684 r_counter[0]_$glb_clk
.sym 19702 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19729 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19730 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19732 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19737 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19739 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19740 i_sck$SB_IO_IN
.sym 19741 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19743 spi_if_ins.spi.SCKr[2]
.sym 19745 spi_if_ins.spi.SCKr[1]
.sym 19747 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19754 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19755 spi_if_ins.spi.SCKr[0]
.sym 19760 spi_if_ins.spi.SCKr[1]
.sym 19773 spi_if_ins.spi.SCKr[0]
.sym 19778 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19779 spi_if_ins.spi.SCKr[1]
.sym 19780 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19781 spi_if_ins.spi.SCKr[2]
.sym 19786 i_sck$SB_IO_IN
.sym 19790 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19792 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19793 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19796 spi_if_ins.spi.SCKr[2]
.sym 19798 spi_if_ins.spi.SCKr[1]
.sym 19799 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19802 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19803 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19804 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19805 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19807 r_counter[0]_$glb_clk
.sym 19844 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 19850 spi_if_ins.r_tx_byte[6]
.sym 19851 spi_if_ins.spi.r_tx_byte[6]
.sym 19854 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19855 spi_if_ins.spi.r_tx_byte[3]
.sym 19859 spi_if_ins.r_tx_byte[7]
.sym 19860 spi_if_ins.spi.r_tx_byte[2]
.sym 19862 spi_if_ins.r_tx_byte[0]
.sym 19864 spi_if_ins.r_tx_byte[3]
.sym 19868 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19877 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19879 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19880 spi_if_ins.spi.r_tx_byte[7]
.sym 19890 spi_if_ins.r_tx_byte[6]
.sym 19895 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19896 spi_if_ins.spi.r_tx_byte[6]
.sym 19897 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19898 spi_if_ins.spi.r_tx_byte[2]
.sym 19903 spi_if_ins.r_tx_byte[0]
.sym 19907 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19908 spi_if_ins.spi.r_tx_byte[3]
.sym 19909 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19910 spi_if_ins.spi.r_tx_byte[7]
.sym 19913 spi_if_ins.r_tx_byte[3]
.sym 19919 spi_if_ins.r_tx_byte[7]
.sym 19929 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19931 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19976 r_tx_data[6]
.sym 19981 r_tx_data[3]
.sym 19988 r_tx_data[0]
.sym 19991 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20009 r_tx_data[6]
.sym 20030 r_tx_data[0]
.sym 20043 r_tx_data[3]
.sym 20052 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 20053 r_counter[0]_$glb_clk
.sym 20100 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 20104 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20109 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 20111 w_tx_data_io[4]
.sym 20114 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 20116 w_tx_data_io[0]
.sym 20121 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 20123 w_tx_data_io[6]
.sym 20124 w_tx_data_io[5]
.sym 20125 w_tx_data_io[3]
.sym 20130 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20131 w_tx_data_io[3]
.sym 20135 w_tx_data_io[5]
.sym 20136 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 20137 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20147 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20150 w_tx_data_io[6]
.sym 20165 w_tx_data_io[4]
.sym 20166 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20172 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 20173 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20174 w_tx_data_io[0]
.sym 20175 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 20176 i_glob_clock$SB_IO_IN_$glb_clk
.sym 20177 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 20190 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 20213 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 20244 spi_if_ins.w_rx_data[3]
.sym 20246 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20259 spi_if_ins.w_rx_data[3]
.sym 20298 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20324 o_rx_h_tx_l$SB_IO_OUT
.sym 20351 w_rx_data[3]
.sym 20360 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 20368 w_rx_data[0]
.sym 20377 w_rx_data[3]
.sym 20393 w_rx_data[0]
.sym 20421 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 20422 r_counter[0]_$glb_clk
.sym 20442 o_tr_vc2$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20695 i_config[0]$SB_IO_IN
.sym 20805 int_miso
.sym 20842 i_mosi$SB_IO_IN
.sym 20914 o_miso_$_TBUF__Y_E
.sym 21141 o_miso_$_TBUF__Y_E
.sym 21231 i_mosi$SB_IO_IN
.sym 21435 io_pmod[5]$SB_IO_OUT
.sym 21647 io_pmod[6]$SB_IO_OUT
.sym 21749 $PACKER_VCC_NET
.sym 22353 o_tr_vc1$SB_IO_OUT
.sym 22371 o_led0$SB_IO_OUT
.sym 22480 o_led1$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22498 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22533 int_miso
.sym 22539 o_miso_$_TBUF__Y_E
.sym 22558 i_mosi$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 23075 $PACKER_GND_NET
.sym 23108 $PACKER_GND_NET
.sym 23340 io_pmod[7]$SB_IO_OUT
.sym 23346 i_sck$SB_IO_IN
.sym 23348 i_ss$SB_IO_IN
.sym 23601 $PACKER_GND_NET
.sym 23939 $PACKER_GND_NET
.sym 24060 io_pmod[0]$SB_IO_OUT
.sym 24448 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24616 o_led0$SB_IO_OUT
.sym 24659 i_sck$SB_IO_IN
.sym 24664 i_ss$SB_IO_IN
.sym 24786 $PACKER_GND_NET
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25727 $PACKER_GND_NET
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26023 i_sck$SB_IO_IN
.sym 26344 $PACKER_GND_NET
.sym 26429 $PACKER_GND_NET
.sym 26456 $PACKER_GND_NET
.sym 26555 io_pmod[0]$SB_IO_OUT
.sym 26563 io_pmod[0]$SB_IO_OUT
.sym 26599 io_pmod[0]$SB_IO_OUT
.sym 26961 o_tr_vc1_b$SB_IO_OUT
.sym 27310 $PACKER_GND_NET
.sym 27319 $PACKER_GND_NET
.sym 27336 io_pmod[6]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27387 io_pmod[7]$SB_IO_OUT
.sym 27388 io_pmod[5]$SB_IO_OUT
.sym 27400 $PACKER_GND_NET
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27409 $PACKER_GND_NET
.sym 27414 io_pmod[6]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27459 i_sck$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27477 i_sck$SB_IO_IN
.sym 27484 $PACKER_VCC_NET
.sym 27519 $PACKER_GND_NET
.sym 27522 $PACKER_GND_NET
.sym 27533 $PACKER_GND_NET
.sym 27541 $PACKER_GND_NET
.sym 27544 o_tr_vc1$SB_IO_OUT
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27561 $PACKER_GND_NET
.sym 27567 io_pmod[0]$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27650 o_tr_vc1_b$SB_IO_OUT
.sym 27651 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27889 r_counter[0]
.sym 27908 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27909 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27910 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27911 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27912 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27913 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 27916 lvds_rx_09_inst.r_state_if[0]
.sym 27917 lvds_rx_09_inst.r_state_if[1]
.sym 27926 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27952 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27953 w_rx_09_fifo_data[0]
.sym 27958 w_lvds_rx_09_d1
.sym 27959 w_lvds_rx_09_d0
.sym 27960 lvds_rx_09_inst.r_state_if[0]
.sym 27961 lvds_rx_09_inst.r_state_if[1]
.sym 27962 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27963 lvds_rx_09_inst.r_state_if[1]
.sym 27964 lvds_rx_09_inst.r_state_if[0]
.sym 27965 w_lvds_rx_09_d1
.sym 27966 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27967 lvds_rx_09_inst.r_state_if[1]
.sym 27968 lvds_rx_09_inst.r_state_if[0]
.sym 27969 w_lvds_rx_09_d0
.sym 28381 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 28387 lvds_rx_09_inst.r_phase_count[0]
.sym 28391 lvds_rx_09_inst.r_phase_count[1]
.sym 28392 $PACKER_VCC_NET
.sym 28394 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[0]
.sym 28395 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[1]
.sym 28396 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[2]
.sym 28397 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28400 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28401 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 28402 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[0]
.sym 28403 lvds_rx_09_inst.r_phase_count[1]
.sym 28404 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[2]
.sym 28405 lvds_rx_09_inst.r_phase_count[0]
.sym 28412 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFNESR_Q_D_SB_LUT4_O_I0[1]
.sym 28413 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28417 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28420 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 28421 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 28424 lvds_rx_09_inst.r_state_if[1]
.sym 28425 lvds_rx_09_inst.r_state_if[0]
.sym 28428 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28429 w_rx_09_fifo_data[1]
.sym 28432 lvds_rx_09_inst.r_state_if[0]
.sym 28433 lvds_rx_09_inst.r_state_if[1]
.sym 28436 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 28437 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28444 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28445 io_pmod[5]$SB_IO_OUT
.sym 28446 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]
.sym 28447 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0]
.sym 28448 lvds_rx_09_inst.r_state_if[0]
.sym 28449 lvds_rx_09_inst.r_state_if[1]
.sym 28458 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28486 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 28492 spi_if_ins.spi.r3_rx_done
.sym 28493 spi_if_ins.spi.r2_rx_done
.sym 28502 spi_if_ins.spi.r2_rx_done
.sym 28538 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28539 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 28540 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28541 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 28910 spi_if_ins.spi.r_rx_done
.sym 28931 spi_if_ins.spi.r_rx_bit_count[0]
.sym 28936 spi_if_ins.spi.r_rx_bit_count[1]
.sym 28940 spi_if_ins.spi.r_rx_bit_count[2]
.sym 28941 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 28944 spi_if_ins.spi.r_rx_bit_count[1]
.sym 28945 spi_if_ins.spi.r_rx_bit_count[0]
.sym 28957 spi_if_ins.spi.r_rx_bit_count[0]
.sym 28962 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28996 spi_if_ins.state_if[0]
.sym 28997 spi_if_ins.state_if[1]
.sym 28999 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29000 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29001 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 29002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29003 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29004 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29005 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29008 spi_if_ins.state_if[0]
.sym 29009 spi_if_ins.state_if[1]
.sym 29018 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29022 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29023 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29024 spi_if_ins.state_if[0]
.sym 29025 spi_if_ins.state_if[1]
.sym 29034 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29035 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29036 spi_if_ins.state_if[0]
.sym 29037 spi_if_ins.state_if[1]
.sym 29038 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29039 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29040 spi_if_ins.state_if[0]
.sym 29041 spi_if_ins.state_if[1]
.sym 29044 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29053 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29078 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29110 w_rx_data[1]
.sym 29122 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 29123 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 29124 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 29125 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 29146 o_ldo_2v8_en$SB_IO_OUT
.sym 29147 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29148 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[2]
.sym 29149 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_I2[3]
.sym 29162 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 29163 io_ctrl_ins.pmod_dir_state[2]
.sym 29164 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 29165 o_shdn_tx_lna$SB_IO_OUT
.sym 29170 w_rx_data[2]
.sym 29430 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 29443 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29444 spi_if_ins.spi.r_rx_bit_count[2]
.sym 29445 spi_if_ins.spi.r_rx_bit_count[1]
.sym 29454 i_mosi$SB_IO_IN
.sym 29459 spi_if_ins.spi.r_rx_bit_count[0]
.sym 29460 spi_if_ins.spi.r_rx_bit_count[2]
.sym 29461 spi_if_ins.spi.r_rx_bit_count[1]
.sym 29466 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29478 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 29484 i_ss$SB_IO_IN
.sym 29485 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 29494 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29504 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29505 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29508 spi_if_ins.state_if[1]
.sym 29509 spi_if_ins.state_if[0]
.sym 29510 r_tx_data[1]
.sym 29521 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 29522 r_tx_data[2]
.sym 29530 r_tx_data[7]
.sym 29535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29536 spi_if_ins.state_if[0]
.sym 29537 spi_if_ins.state_if[1]
.sym 29539 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29540 w_tx_data_io[2]
.sym 29541 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 29551 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29552 w_tx_data_io[7]
.sym 29553 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 29559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29560 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29561 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29564 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29565 w_tx_data_io[1]
.sym 29570 spi_if_ins.w_rx_data[6]
.sym 29578 w_cs[2]
.sym 29579 w_cs[3]
.sym 29580 w_cs[0]
.sym 29581 w_cs[1]
.sym 29582 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29588 spi_if_ins.w_rx_data[5]
.sym 29589 spi_if_ins.w_rx_data[6]
.sym 29594 spi_if_ins.w_rx_data[5]
.sym 29598 w_cs[2]
.sym 29599 w_cs[1]
.sym 29600 w_cs[3]
.sym 29601 w_cs[0]
.sym 29618 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29619 io_ctrl_ins.o_pmod[4]
.sym 29620 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 29621 io_ctrl_ins.rf_mode[2]
.sym 29622 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29634 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29635 io_ctrl_ins.o_pmod[1]
.sym 29636 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 29637 io_ctrl_ins.debug_mode[1]
.sym 29638 w_rx_data[0]
.sym 29642 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29643 o_led1$SB_IO_OUT
.sym 29644 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 29645 o_shdn_rx_lna$SB_IO_OUT
.sym 29646 w_fetch
.sym 29647 w_cs[1]
.sym 29648 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29649 w_load
.sym 29650 w_rx_data[1]
.sym 29654 w_fetch
.sym 29655 w_cs[1]
.sym 29656 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 29657 w_load
.sym 29658 w_rx_data[2]
.sym 29662 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29663 io_ctrl_ins.o_pmod[2]
.sym 29664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 29665 io_ctrl_ins.rf_mode[0]
.sym 29666 w_rx_data[2]
.sym 29685 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 29686 w_rx_data[1]
.sym 29707 io_ctrl_ins.rf_pin_state[1]
.sym 29708 io_ctrl_ins.rf_mode[1]
.sym 29709 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29722 io_ctrl_ins.rf_mode[1]
.sym 29723 io_ctrl_ins.rf_mode[2]
.sym 29724 io_ctrl_ins.rf_pin_state[2]
.sym 29725 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29970 spi_if_ins.spi.r_rx_byte[0]
.sym 29978 spi_if_ins.spi.r_rx_byte[2]
.sym 29986 i_mosi$SB_IO_IN
.sym 29994 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29998 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30010 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30014 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30018 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30022 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30026 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30034 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30039 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30040 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30041 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30042 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30046 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30050 spi_if_ins.spi.r_rx_byte[3]
.sym 30061 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30062 spi_if_ins.spi.r_rx_byte[5]
.sym 30066 spi_if_ins.spi.r_rx_byte[4]
.sym 30070 spi_if_ins.spi.r_rx_byte[6]
.sym 30074 spi_if_ins.spi.r_rx_byte[1]
.sym 30078 spi_if_ins.spi.r_rx_byte[7]
.sym 30088 spi_if_ins.w_rx_data[6]
.sym 30089 spi_if_ins.w_rx_data[5]
.sym 30091 w_cs[2]
.sym 30092 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 30093 w_cs[3]
.sym 30096 w_cs[1]
.sym 30097 w_cs[0]
.sym 30100 spi_if_ins.w_rx_data[5]
.sym 30101 spi_if_ins.w_rx_data[6]
.sym 30102 w_cs[2]
.sym 30103 w_cs[1]
.sym 30104 w_cs[3]
.sym 30105 w_cs[0]
.sym 30112 spi_if_ins.w_rx_data[5]
.sym 30113 spi_if_ins.w_rx_data[6]
.sym 30114 spi_if_ins.w_rx_data[0]
.sym 30118 w_ioc[0]
.sym 30119 w_ioc[4]
.sym 30120 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 30121 w_ioc[1]
.sym 30122 w_ioc[0]
.sym 30123 w_ioc[3]
.sym 30124 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30125 w_ioc[2]
.sym 30126 spi_if_ins.w_rx_data[1]
.sym 30130 spi_if_ins.w_rx_data[2]
.sym 30134 w_ioc[4]
.sym 30135 w_ioc[3]
.sym 30136 w_ioc[2]
.sym 30137 w_ioc[1]
.sym 30139 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 30140 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30141 w_ioc[0]
.sym 30142 spi_if_ins.w_rx_data[4]
.sym 30146 o_led0$SB_IO_OUT
.sym 30147 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30148 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30149 io_ctrl_ins.mixer_en_state
.sym 30150 w_rx_data[7]
.sym 30154 w_rx_data[1]
.sym 30158 w_rx_data[2]
.sym 30162 w_rx_data[0]
.sym 30168 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 30169 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30170 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30171 io_ctrl_ins.o_pmod[0]
.sym 30172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 30173 io_ctrl_ins.debug_mode[0]
.sym 30174 w_rx_data[4]
.sym 30178 w_rx_data[1]
.sym 30184 io_ctrl_ins.debug_mode[0]
.sym 30185 io_ctrl_ins.debug_mode[1]
.sym 30186 w_rx_data[3]
.sym 30190 io_ctrl_ins.debug_mode[0]
.sym 30191 io_ctrl_ins.rf_mode[2]
.sym 30192 io_ctrl_ins.rf_mode[1]
.sym 30193 io_ctrl_ins.debug_mode[1]
.sym 30194 w_rx_data[4]
.sym 30198 w_rx_data[2]
.sym 30206 w_rx_data[0]
.sym 30417 i_ss$SB_IO_IN
.sym 30510 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30534 $PACKER_VCC_NET
.sym 30549 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30553 w_cs[2]
.sym 30562 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30563 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30564 w_cs[1]
.sym 30565 w_fetch
.sym 30576 i_button_SB_LUT4_I1_O[0]
.sym 30577 i_button_SB_LUT4_I1_O[1]
.sym 30580 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 30581 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 30584 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 30585 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 30587 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30588 w_fetch
.sym 30589 w_cs[2]
.sym 30590 w_tx_data_smi
.sym 30591 w_cs[3]
.sym 30592 w_cs[2]
.sym 30593 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 30596 w_ioc[0]
.sym 30597 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30598 spi_if_ins.w_rx_data[1]
.sym 30602 io_ctrl_ins.o_pmod[5]
.sym 30603 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30604 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30605 i_config[2]$SB_IO_IN
.sym 30606 spi_if_ins.w_rx_data[0]
.sym 30614 spi_if_ins.w_rx_data[4]
.sym 30618 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30619 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30620 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30621 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30628 w_ioc[2]
.sym 30629 w_ioc[3]
.sym 30632 w_ioc[1]
.sym 30633 w_ioc[4]
.sym 30634 io_ctrl_ins.o_pmod[6]
.sym 30635 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30636 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30637 i_config[3]$SB_IO_IN
.sym 30640 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 30641 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30642 w_ioc[4]
.sym 30643 w_ioc[1]
.sym 30644 w_ioc[0]
.sym 30645 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 30646 w_ioc[3]
.sym 30647 w_ioc[2]
.sym 30648 w_ioc[0]
.sym 30649 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 30650 spi_if_ins.w_rx_data[3]
.sym 30654 spi_if_ins.w_rx_data[2]
.sym 30666 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30667 io_ctrl_ins.o_pmod[3]
.sym 30668 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 30669 io_ctrl_ins.rf_mode[1]
.sym 30670 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30671 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 30672 w_cs[1]
.sym 30673 w_fetch
.sym 30674 w_fetch
.sym 30675 w_cs[1]
.sym 30676 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30677 w_load
.sym 30678 io_ctrl_ins.rf_pin_state[0]
.sym 30679 io_ctrl_ins.rf_mode[1]
.sym 30680 io_ctrl_ins.rf_mode[2]
.sym 30681 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 30682 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30683 i_config[1]$SB_IO_IN
.sym 30684 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 30685 o_tr_vc1_b$SB_IO_OUT
.sym 30686 w_fetch
.sym 30687 w_cs[1]
.sym 30688 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30689 w_load
.sym 30690 i_config[0]$SB_IO_IN
.sym 30691 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30692 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 30693 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 30694 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 30695 io_ctrl_ins.rf_mode[0]
.sym 30696 io_ctrl_ins.rf_mode[2]
.sym 30697 io_ctrl_ins.rf_mode[1]
.sym 30702 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 30703 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30704 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30705 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 30712 io_ctrl_ins.rf_mode[0]
.sym 30713 io_ctrl_ins.rf_mode[2]
.sym 30718 io_ctrl_ins.pmod_dir_state[4]
.sym 30719 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30720 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 30721 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 30730 w_rx_data[4]
.sym 31011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31015 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31016 $PACKER_VCC_NET
.sym 31019 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31020 $PACKER_VCC_NET
.sym 31021 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 31023 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31024 $PACKER_VCC_NET
.sym 31025 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31029 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31033 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31036 i_ss$SB_IO_IN
.sym 31037 spi_if_ins.r_tx_data_valid
.sym 31042 spi_if_ins.spi.r_tx_byte[1]
.sym 31043 spi_if_ins.spi.r_tx_byte[5]
.sym 31044 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31045 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31046 spi_if_ins.r_tx_byte[1]
.sym 31050 spi_if_ins.r_tx_byte[2]
.sym 31058 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31059 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31060 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31061 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31062 spi_if_ins.r_tx_byte[4]
.sym 31070 spi_if_ins.r_tx_byte[5]
.sym 31082 r_tx_data[5]
.sym 31089 w_tx_data_io[6]
.sym 31093 w_tx_data_io[5]
.sym 31094 r_tx_data[4]
.sym 31106 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31107 io_ctrl_ins.pmod_dir_state[5]
.sym 31108 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31109 o_tr_vc1$SB_IO_OUT
.sym 31110 w_rx_data[5]
.sym 31122 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 31123 i_button$SB_IO_IN
.sym 31124 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31125 o_rx_h_tx_l$SB_IO_OUT
.sym 31126 w_rx_data[6]
.sym 31130 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31131 io_ctrl_ins.pmod_dir_state[6]
.sym 31132 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31133 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31134 w_rx_data[7]
.sym 31146 w_fetch
.sym 31147 w_cs[1]
.sym 31148 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31149 w_load
.sym 31158 w_rx_data[5]
.sym 31162 w_rx_data[3]
.sym 31166 w_rx_data[6]
.sym 31170 w_rx_data[6]
.sym 31174 w_rx_data[0]
.sym 31178 w_rx_data[7]
.sym 31182 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31183 io_ctrl_ins.pmod_dir_state[3]
.sym 31184 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 31185 o_tr_vc2$SB_IO_OUT
.sym 31186 w_rx_data[4]
.sym 31194 w_rx_data[3]
.sym 31198 w_rx_data[5]
.sym 31203 io_ctrl_ins.rf_pin_state[7]
.sym 31204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 31205 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31206 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31207 io_ctrl_ins.rf_mode[1]
.sym 31208 io_ctrl_ins.rf_pin_state[5]
.sym 31209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 31214 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31215 io_ctrl_ins.rf_mode[1]
.sym 31216 io_ctrl_ins.rf_pin_state[4]
.sym 31217 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 31218 io_ctrl_ins.rf_pin_state[3]
.sym 31219 io_ctrl_ins.rf_mode[1]
.sym 31220 io_ctrl_ins.rf_mode[2]
.sym 31221 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 31231 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 31232 io_ctrl_ins.rf_pin_state[6]
.sym 31233 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31495 spi_if_ins.r_tx_byte[7]
.sym 31496 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31497 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31522 spi_if_ins.spi.SCKr[1]
.sym 31530 spi_if_ins.spi.SCKr[0]
.sym 31534 spi_if_ins.spi.SCKr[2]
.sym 31535 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31536 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31537 spi_if_ins.spi.SCKr[1]
.sym 31538 i_sck$SB_IO_IN
.sym 31543 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31544 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31545 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31547 spi_if_ins.spi.SCKr[2]
.sym 31548 spi_if_ins.spi.SCKr[1]
.sym 31549 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31550 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31551 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31552 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31553 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31558 spi_if_ins.r_tx_byte[6]
.sym 31562 spi_if_ins.spi.r_tx_byte[2]
.sym 31563 spi_if_ins.spi.r_tx_byte[6]
.sym 31564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31565 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31566 spi_if_ins.r_tx_byte[0]
.sym 31570 spi_if_ins.spi.r_tx_byte[3]
.sym 31571 spi_if_ins.spi.r_tx_byte[7]
.sym 31572 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31573 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31574 spi_if_ins.r_tx_byte[3]
.sym 31578 spi_if_ins.r_tx_byte[7]
.sym 31586 r_tx_data[6]
.sym 31602 r_tx_data[0]
.sym 31610 r_tx_data[3]
.sym 31620 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 31621 w_tx_data_io[3]
.sym 31623 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 31624 w_tx_data_io[5]
.sym 31625 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 31632 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 31633 w_tx_data_io[6]
.sym 31644 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 31645 w_tx_data_io[4]
.sym 31647 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 31648 w_tx_data_io[0]
.sym 31649 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 31654 spi_if_ins.w_rx_data[3]
.sym 31682 w_rx_data[3]
.sym 31694 w_rx_data[0]
.sym 32657 $PACKER_GND_NET
.sym 32681 io_pmod[0]$SB_IO_OUT
