// Seed: 2881437826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  localparam id_5 = 1;
  logic [7:0] id_6;
  ;
  assign id_6[1] = (-1);
endmodule
module module_1 #(
    parameter id_11 = 32'd0,
    parameter id_15 = 32'd81,
    parameter id_8  = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  inout logic [7:0] id_16;
  input wire _id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire _id_11;
  output logic [7:0] id_10;
  output wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout reg id_1;
  logic [7:0] id_17;
  wire [-1 : id_11  ==  continuous] id_18;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_3,
      id_3
  );
  assign id_17[""] = -1 ? id_16[id_8] : (id_12);
  initial begin : LABEL_0
    #1 id_10[id_15 : module_1*1*-1] = 1'b0;
    id_1 <= 1'd0;
    assume (1);
  end
endmodule
