
                                      VMC 
                               Embed-It! (R)  VMC

               Version S-2021.09-SP1 for linux64 - Oct 15, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
INFO  [VMC, VMC-264]: Load of compiler database ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/cadet.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/memory.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1.glb' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1_custom.glb' ...
INFO  [VMC, CFG-018]: Reading file '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/SNPS_RF_SP_UHS_1024x8.cfg' ...
INFO  [VMC, CFG-230]: Load of cfg settings complete
INFO  [VMC, VMC-131]: Load of compiler database took 0.25 secs.
INFO  [VMC, VMC-233]: Input parameters validation ...
INFO  [VMC, VMC-131]: Input parameters validation took 0.44 secs.
INFO  [VMC, BDIST-000]: rebuf_seg_number is 0
center_decode=1 nb=8 NBR=4 r_rebuf_insertion_point=0 r_sps=1.0 NBRS1=4 NBRS2=0 NBRS3=0 NBRS4=0 NBRS5=0 NBRS6=0 NBRS7=0 NBRS8=0 
center_decode=1 nb=8 NBL=4 l_rebuf_insertion_point=0 l_sps=1.0 NBLS1=4 NBLS2=0 NBLS3=0 NBLS4=0 NBLS5=0 NBLS6=0 NBLS7=0 NBLS8=0
0 : group6l_min=0 ,group6l_max=0 :: group5l_min=0 ,group5l_max=0
0 : group4l_min=0 ,group4l_max=0 :: group3l_min=0 ,group3l_max=0
4 : group2l_min=0 ,group2l_max=1 :: group1l_min=2 ,group1l_max=3
4 : group1h_min=4 ,group1h_max=5 :: group2h_min=6 ,group2h_max=7
0 : group3h_min=0 ,group3h_max=0 :: group4h_min=0 ,group4h_max=0
0 : group5h_min=0 ,group5h_max=0 :: group6h_min=0 ,group6h_max=0
{0 0} {0 0} {0 0} {0 0} {0 1} {2 3} :  {4 5} {6 7} {0 0} {0 0} {0 0}  {0 0} 
NBL=4 NBR=4
INFO  [VMC, VMC-234]: Delay calculation ...
INFO  [VMC, CHAR-020]: Loading project ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/cadet.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/synopsys/embedit/S-2021.09-SP1/data/memory.prm' ...
INFO  [VMC, CFG-216]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1.glb' ...
INFO  [VMC, CFG-018]: Reading file '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa04p1_custom.glb' ...
INFO  [VMC, CHAR-060]: Project loaded from /usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/gf22nsd41p11s1srl256sa.cpj
INFO  [VMC, CHAR-131]: Loading project took 6.64 secs.
/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/char/arch_char
/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/char
INFO  [VMC, CHAR-105]: Running instance evaluation...
INFO  [VMC, CHAR-109]: Validating the project...
INFO  [VMC, CHAR-109]: (23-05-2022 13:51:47)  Corners validation done
INFO  [VMC, CHAR-131]: Validating netlist files took 0.00 secs.
INFO  [VMC, CHAR-113]: The project is valid
INFO  [VMC, CHAR-131]: Validating project took 0.63 secs.
INFO  [VMC, CHAR-140]: Initializing tables...
INFO  [VMC, CHAR-180]: Initialized all tables
INFO  [VMC, CHAR-200]: Determining what results are needed...
INFO  [VMC, CHAR-240]: Determined that 46125 results are needed so far
INFO  [VMC, CHAR-240]: Regular results:    819 needed,   819 final, 0 failed
INFO  [VMC, CHAR-240]: Equation results: 45306 needed, 45306 final, 0 failed
INFO  [VMC, CHAR-131]: Determining results took 27.06 secs.
INFO  [VMC, CHAR-460]: Writing of output files completed
INFO  [VMC, CHAR-434]: Instance evaluation completed
INFO  [VMC, VMC-053]: Reading delay files ...
INFO  [VMC, VMC-054]: Calculating delays for 'tt0p8v25c_0p8v_0v_0v' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ssg_fcmax0p72v125c_0p72v_0v_0v' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ssg_fcmax0p72vn40c_0p72v_0v_0v' conditions
INFO  [VMC, VMC-131]: Reading delay files took 0.49 secs.
INFO  [VMC, VMC-131]: Delay calculation took 45.79 secs.
INFO  [VMC, VMC-235]: CAF flow ...
INFO  [VMC, VMC-236]: CAF initialization ...
INFO  [VMC, VMC-131]: CAF initialization took 0.46 secs.
INFO  [VMC, VMC-237]: CAF loading ...
INFO  [VMC, VMC-131]: CAF loading took 0.21 secs.
INFO  [VMC, VMC-238]: CAF top assembly creation ...
INFO  [VMC, VMC-131]: CAF top assembly creation took 0.61 secs.
INFO  [VMC, VMC-239]: CAF execution ...
INFO  [VMC, CAF-1175]: cadet.tiler: INFO+9: Running the caf.tile flow on <Top(name='SNPS_RF_SP_UHS_1024x8')> ...
INFO  [VMC, CAF-1237]: cadet.tiler: INFO+9: The caf.tile flow completed: 0 Cells have errors, 0 Cells have warnings.
INFO  [VMC, CAF-1238]: cadet.tiler: INFO+9: Running the caf.tile flow on <Top(name='SNPS_RF_SP_UHS_1024x8')> took 2.96 secs.
INFO  [VMC, VMC-131]: CAF execution took 3.09 secs.
INFO  [VMC, VMC-240]: Pin map generation ...
INFO  [VMC, VMC-131]: Pin map generation took 0.00 secs.
INFO  [VMC, VMC-131]: CAF flow took 4.37 secs.
INFO  [VMC, VMC-193]: Expanding templates ...
INFO  [VMC, EXP-001]: Expanding 'Combined Datasheet for all PVT corners' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_allpvt.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/SNPS_RF_SP_UHS_1024x8_allpvt.ds'
INFO  [VMC, EXP-001]: Expanding 'Datasheet for HTML' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_allpvthtml.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/SNPS_RF_SP_UHS_1024x8_allpvt.html'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_1024x8.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_1024x8.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_dssum.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_1024x8.summ'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_1024x8_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_1024x8_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_vhd_rtl.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_1024x8_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/tt0p8v25c_0p8v_0v_0v/SNPS_RF_SP_UHS_1024x8_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/ssg_fcmax0p72v125c_0p72v_0v_0v/SNPS_RF_SP_UHS_1024x8_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioral Model and Vital Behavioral Model Testbench' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_vhd_stim.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/ssg_fcmax0p72vn40c_0p72v_0v_0v/SNPS_RF_SP_UHS_1024x8_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Fast functional Verilog Model ' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_fast_func_verilog.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/SNPS_RF_SP_UHS_1024x8_fast_func.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Stub Model' template '/usr/local/designkits/GF/22nm/synopsys/gf22nsd41p11s1srl256sa04p1/mc_verilog_stub.tpl' to '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/SNPS_RF_SP_UHS_1024x8_stub.v'
INFO  [VMC, VMC-131]: Expanding templates took 5.55 secs.
INFO  [VMC, VMC-149]: Extracting straps ...
INFO  [VMC, VMC-173]: File '/home/jeme/project/Imsys_copy/memory/Imsys_2/compout/views/SNPS_RF_SP_UHS_1024x8/SNPS_RF_SP_UHS_1024x8.masis': not found
INFO  [VMC, VMC-150]: Skipping strap extraction
INFO  [VMC, VMC-131]: Extracting straps took 0.00 secs.
INFO  [VMC, VMC-131]: Complete component generation took 57.61 secs.
INFO  [VMC, VMC-093]: Peak memory used: 1150.57 M
INFO  [VMC, VMC-046]: Errors: 0, Warnings: 0
