Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 44cb625bebc542d1952428894de562f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_module_debouncer_behav xil_defaultlib.tb_module_debouncer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'conta_o' [C:/TDD/lab02-g03/Ejercicios/Ejercicio2/tb_module_debouncer.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.module_DFF
Compiling module xil_defaultlib.clock_enable
Compiling module xil_defaultlib.module_debouncer
Compiling module xil_defaultlib.contador_prueba
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module xil_defaultlib.WCLK_WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module xil_defaultlib.top_module_debouncer
Compiling module xil_defaultlib.tb_module_debouncer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_module_debouncer_behav
