Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue May  7 10:56:19 2024
| Host         : fongen running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                16102        0.027        0.000                      0                16102        3.000        0.000                       0                  5989  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.758        0.000                      0                14114        0.027        0.000                      0                14114        3.000        0.000                       0                  5365  
  clk_out1_design_1_clk_wiz_0_0        7.333        0.000                      0                  845        0.359        0.000                      0                  845        9.500        0.000                       0                   621  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                           1.587        0.000                      0                   59        0.084        0.000                      0                   59  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        0.066        0.000                      0                 1731        0.107        0.000                      0                 1731  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.034        0.000                      0                   96        0.364        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 5.749ns (63.666%)  route 3.281ns (36.334%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.723    11.393    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y30         LUT3 (Prop_lut3_I2_O)        0.261    11.654 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[0]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.319    12.301    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[0]/C
                         clock pessimism              0.193    12.494    
                         clock uncertainty           -0.154    12.340    
    SLICE_X16Y30         FDRE (Setup_fdre_C_D)        0.072    12.412    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 5.762ns (63.719%)  route 3.281ns (36.281%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 12.301 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.723    11.393    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y30         LUT3 (Prop_lut3_I1_O)        0.274    11.667 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[15]_i_1/O
                         net (fo=1, routed)           0.000    11.667    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[15]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.319    12.301    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[15]/C
                         clock pessimism              0.193    12.494    
                         clock uncertainty           -0.154    12.340    
    SLICE_X16Y30         FDRE (Setup_fdre_C_D)        0.106    12.446    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 5.749ns (63.822%)  route 3.259ns (36.178%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.701    11.371    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.261    11.632 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.632    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[7]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[7]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.074    12.413    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 5.771ns (63.910%)  route 3.259ns (36.090%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.701    11.371    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.283    11.654 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[8]_i_1/O
                         net (fo=1, routed)           0.000    11.654    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[8]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[8]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.106    12.445    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 5.749ns (63.928%)  route 3.244ns (36.072%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.686    11.356    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.261    11.617 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.617    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[5]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[5]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.074    12.413    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 5.771ns (64.016%)  route 3.244ns (35.984%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.686    11.356    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.283    11.639 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.639    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[6]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[6]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.106    12.445    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 5.749ns (64.123%)  route 3.217ns (35.877%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.659    11.329    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.261    11.590 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000    11.590    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[10]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[10]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.072    12.411    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 5.749ns (64.151%)  route 3.213ns (35.849%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.655    11.325    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.261    11.586 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.586    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[3]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[3]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.076    12.415    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 5.769ns (64.203%)  route 3.217ns (35.797%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.659    11.329    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.281    11.610 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[9]_i_1/O
                         net (fo=1, routed)           0.000    11.610    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[9]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[9]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.106    12.445    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 5.770ns (64.235%)  route 3.213ns (35.765%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 12.300 - 10.000 ) 
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.545     2.624    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.398     3.022 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=12, routed)          0.879     3.901    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/Q[15]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.359     7.260 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/prod/P[12]
                         net (fo=2, routed)           1.037     8.297    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int0[1]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.105     8.402 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3/O
                         net (fo=1, routed)           0.000     8.402    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_i_3_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.859 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry/CO[3]
                         net (fo=1, routed)           0.000     8.859    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.957 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.957    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.055 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.055    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__1_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.153 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.153    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.333 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int_carry__3/O[0]
                         net (fo=4, routed)           0.642     9.975    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/output_int[16]
    SLICE_X15Y31         LUT2 (Prop_lut2_I0_O)        0.249    10.224 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.224    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1_i_4_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446    10.670 f  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1_carry__1/CO[2]
                         net (fo=16, routed)          0.655    11.325    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata1
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.282    11.607 r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.607    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata[4]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.318    12.300    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/s00_axi_aclk
    SLICE_X16Y29         FDRE                                         r  design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[4]/C
                         clock pessimism              0.193    12.493    
                         clock uncertainty           -0.154    12.339    
    SLICE_X16Y29         FDRE (Setup_fdre_C_D)        0.106    12.445    design_1_i/signalGainOffset_0/inst/signalGainOffset_v1_0_S00_AXI_inst/inst_signalGainOffset/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.737%)  route 0.173ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.563     0.899    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.235    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[33]
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.047     1.208    design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.125%)  route 0.256ns (57.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X47Y34         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=2, routed)           0.256     1.290    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[3]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.335 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[3]_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_axi_lite_aclk
    SLICE_X50Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.121     1.272    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.561     0.897    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X43Y40         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/Q
                         net (fo=1, routed)           0.055     1.093    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X42Y40         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.828     1.194    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X42Y40         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X42Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.027    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.133%)  route 0.216ns (50.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X42Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=2, routed)           0.216     1.274    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[1]
    SLICE_X51Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.319 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[1]_i_1_n_0
    SLICE_X51Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_axi_lite_aclk
    SLICE_X51Y36         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.092     1.243    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.560     0.896    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X43Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.178    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X42Y39         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.827     1.193    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X42Y39         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X42Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.092    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.539%)  route 0.217ns (59.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.217     1.259    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.829     1.195    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.010     1.170    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.522%)  route 0.217ns (59.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/Q
                         net (fo=1, routed)           0.217     1.259    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.829     1.195    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.007     1.167    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.770%)  route 0.234ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/Q
                         net (fo=1, routed)           0.234     1.275    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.829     1.195    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X46Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.022     1.182    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y6     design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X3Y6     design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y8     design_1_i/AODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y8     design_1_i/AODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7     design_1_i/AODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y7     design_1_i/AODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y8     design_1_i/DODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y8     design_1_i/DODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y7     design_1_i/DODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y7     design_1_i/DODefination/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X50Y44    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.309ns  (logic 7.487ns (60.827%)  route 4.822ns (39.172%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 22.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.054    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.152 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    14.366 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2/O[2]
                         net (fo=4, routed)           0.487    14.854    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[66]
    SLICE_X12Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.318    22.300    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X12Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3/C
                         clock pessimism              0.193    22.493    
                         clock uncertainty           -0.141    22.352    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.165    22.187    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3
  -------------------------------------------------------------------
                         required time                         22.187    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.272ns  (logic 7.160ns (58.343%)  route 5.112ns (41.657%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 22.301 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.941 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/O[0]
                         net (fo=3, routed)           1.230    12.171    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_7
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.238    12.409 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_23/O
                         net (fo=1, routed)           0.601    13.010    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_23_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.428 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.428    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.526 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.526    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.624 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1/CO[3]
                         net (fo=1, routed)           0.008    13.632    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.730 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.730    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.828 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.828    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.019 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/O[0]
                         net (fo=4, routed)           0.798    14.817    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[52]
    SLICE_X10Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.319    22.301    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X10Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17/C
                         clock pessimism              0.193    22.494    
                         clock uncertainty           -0.141    22.353    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.187    22.166    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.196ns  (logic 7.366ns (60.399%)  route 4.830ns (39.601%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 22.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.054    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.245 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/O[0]
                         net (fo=4, routed)           0.495    14.741    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[60]
    SLICE_X9Y29          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.318    22.300    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y29          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9/C
                         clock pessimism              0.193    22.493    
                         clock uncertainty           -0.141    22.352    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.225    22.127    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_24/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 7.648ns (62.421%)  route 4.604ns (37.579%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 22.304 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.054    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.152 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.250 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.250    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    14.527 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_1/O[1]
                         net (fo=4, routed)           0.270    14.797    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[69]
    SLICE_X11Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.322    22.304    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_24/C
                         clock pessimism              0.193    22.497    
                         clock uncertainty           -0.141    22.356    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.169    22.187    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_24
  -------------------------------------------------------------------
                         required time                         22.187    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 7.244ns (59.578%)  route 4.915ns (40.422%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 22.298 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.941 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/O[0]
                         net (fo=3, routed)           1.230    12.171    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_7
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.238    12.409 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_23/O
                         net (fo=1, routed)           0.601    13.010    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_23_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.428 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.428    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.526 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.526    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.624 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1/CO[3]
                         net (fo=1, routed)           0.008    13.632    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.730 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.730    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.828 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.828    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    14.103 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/O[3]
                         net (fo=4, routed)           0.601    14.704    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[55]
    SLICE_X9Y28          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.316    22.298    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y28          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14/C
                         clock pessimism              0.193    22.491    
                         clock uncertainty           -0.141    22.350    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.237    22.113    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 7.548ns (62.049%)  route 4.617ns (37.951%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 22.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.054    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.152 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    14.427 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2/O[3]
                         net (fo=4, routed)           0.282    14.710    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[67]
    SLICE_X9Y29          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.318    22.300    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y29          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[38]/C
                         clock pessimism              0.193    22.493    
                         clock uncertainty           -0.141    22.352    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.224    22.128    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[38]
  -------------------------------------------------------------------
                         required time                         22.128    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.199ns  (logic 7.452ns (61.085%)  route 4.747ns (38.915%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 22.302 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.054    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    14.331 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/O[1]
                         net (fo=4, routed)           0.413    14.744    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[61]
    SLICE_X10Y30         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.320    22.302    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X10Y30         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_8/C
                         clock pessimism              0.193    22.495    
                         clock uncertainty           -0.141    22.354    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.149    22.205    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_8
  -------------------------------------------------------------------
                         required time                         22.205    
                         arrival time                         -14.744    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_12/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.133ns  (logic 7.354ns (60.614%)  route 4.779ns (39.386%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 22.298 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    14.233 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/O[1]
                         net (fo=4, routed)           0.444    14.678    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[57]
    SLICE_X9Y28          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.316    22.298    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y28          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_12/C
                         clock pessimism              0.193    22.491    
                         clock uncertainty           -0.141    22.350    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.204    22.146    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_12
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_25/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 7.562ns (62.156%)  route 4.604ns (37.844%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 22.304 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.054    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.152 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.250 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.250    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_1/O[0]
                         net (fo=4, routed)           0.270    14.711    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[68]
    SLICE_X11Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.322    22.304    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_25/C
                         clock pessimism              0.193    22.497    
                         clock uncertainty           -0.141    22.356    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.171    22.185    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_25
  -------------------------------------------------------------------
                         required time                         22.185    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_37/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 7.268ns (59.720%)  route 4.902ns (40.280%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 22.305 - 20.000 ) 
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.466     2.545    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y24          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.379     2.924 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_14/Q
                         net (fo=1, routed)           0.977     3.901    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_111_psdsp_n_14
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.244     7.145 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.147    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     8.418 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3/P[0]
                         net (fo=2, routed)           1.488     9.906    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3_n_105
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.105    10.011 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137/O
                         net (fo=1, routed)           0.000    10.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_137_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116/CO[3]
                         net (fo=1, routed)           0.000    10.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_116_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.555 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_97_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.655 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55/CO[3]
                         net (fo=1, routed)           0.008    10.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_55_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.763 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.763    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_44_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.863 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.863    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_42_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.963 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.963    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_39_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.063    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_81_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.163 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78/CO[3]
                         net (fo=1, routed)           0.000    11.163    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_78_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.263 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75/CO[3]
                         net (fo=1, routed)           0.000    11.263    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_75_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.441 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72/O[0]
                         net (fo=3, routed)           1.367    12.807    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_72_n_7
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.238    13.045 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37/O
                         net (fo=1, routed)           0.493    13.538    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_37_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    13.956 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.956    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.147 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/O[0]
                         net (fo=4, routed)           0.568    14.715    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[56]
    SLICE_X11Y33         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.323    22.305    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y33         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_37/C
                         clock pessimism              0.193    22.498    
                         clock uncertainty           -0.141    22.357    
    SLICE_X11Y33         FDRE (Setup_fdre_C_D)       -0.168    22.189    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_37
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -14.715    
  -------------------------------------------------------------------
                         slack                                  7.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.083%)  route 0.290ns (60.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.585     0.921    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y28         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[24]/Q
                         net (fo=3, routed)           0.290     1.351    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[24]
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.396 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata[6]_i_1_n_0
    SLICE_X25Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.843     1.209    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X25Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[6]/C
                         clock pessimism             -0.263     0.946    
    SLICE_X25Y25         FDRE (Hold_fdre_C_D)         0.092     1.038    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.252%)  route 0.300ns (61.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.586     0.922    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[28]/Q
                         net (fo=3, routed)           0.300     1.363    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[28]
    SLICE_X24Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.408 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.408    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata[10]_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.844     1.210    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]/C
                         clock pessimism             -0.263     0.947    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.091     1.038    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.251ns (47.017%)  route 0.283ns (52.983%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.584     0.919    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[21]/Q
                         net (fo=2, routed)           0.283     1.343    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[21]
    SLICE_X23Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.388 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[23]_i_4/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[23]_i_4_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.453 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.453    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[23]_i_1_n_6
    SLICE_X23Y27         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.850     1.216    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y27         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[21]/C
                         clock pessimism             -0.263     0.953    
    SLICE_X23Y27         FDRE (Hold_fdre_C_D)         0.105     1.058    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.860%)  route 0.333ns (64.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.583     0.918    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[18]/Q
                         net (fo=4, routed)           0.333     1.392    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[18]
    SLICE_X27Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.437 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata[0]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.844     1.210    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[0]/C
                         clock pessimism             -0.263     0.947    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.092     1.039    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.251ns (47.017%)  route 0.283ns (52.983%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.586     0.921    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y22         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[5]/Q
                         net (fo=2, routed)           0.283     1.345    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[5]
    SLICE_X23Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.390 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[7]_i_4/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[7]_i_4_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.455 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.455    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[7]_i_1_n_6
    SLICE_X23Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.848     1.214    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[5]/C
                         clock pessimism             -0.263     0.951    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.105     1.056    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.252ns (45.081%)  route 0.307ns (54.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.584     0.919    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[10]/Q
                         net (fo=2, routed)           0.307     1.367    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[10]
    SLICE_X23Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.412 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[11]_i_3/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[11]_i_3_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.478 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.478    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[11]_i_1_n_5
    SLICE_X23Y24         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.847     1.213    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y24         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[10]/C
                         clock pessimism             -0.263     0.950    
    SLICE_X23Y24         FDRE (Hold_fdre_C_D)         0.105     1.055    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.252ns (44.382%)  route 0.316ns (55.618%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.586     0.921    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y27         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[26]/Q
                         net (fo=2, routed)           0.316     1.378    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[26]
    SLICE_X23Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.423 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[27]_i_3/O
                         net (fo=1, routed)           0.000     1.423    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[27]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.489 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.489    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[27]_i_1_n_5
    SLICE_X23Y28         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.851     1.217    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y28         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[26]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.105     1.059    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.252ns (44.308%)  route 0.317ns (55.692%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.586     0.921    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y21         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[2]/Q
                         net (fo=2, routed)           0.317     1.379    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[2]
    SLICE_X23Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.424 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[3]_i_3/O
                         net (fo=1, routed)           0.000     1.424    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[3]_i_3_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.490 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.490    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[3]_i_1_n_5
    SLICE_X23Y22         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.850     1.216    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y22         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[2]/C
                         clock pessimism             -0.263     0.953    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.105     1.058    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.252ns (44.456%)  route 0.315ns (55.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.586     0.921    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y22         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[6]/Q
                         net (fo=2, routed)           0.315     1.377    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[6]
    SLICE_X23Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.422 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[7]_i_3/O
                         net (fo=1, routed)           0.000     1.422    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int[7]_i_3_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.488 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.488    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[7]_i_1_n_5
    SLICE_X23Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.848     1.214    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[6]/C
                         clock pessimism             -0.263     0.951    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.105     1.056    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.265ns (44.859%)  route 0.326ns (55.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.587     0.923    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X11Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA_reg[32]/Q
                         net (fo=2, routed)           0.326     1.389    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA[32]
    SLICE_X23Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.513 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.513    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[35]_i_1_n_6
    SLICE_X23Y30         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.853     1.219    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X23Y30         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[33]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X23Y30         FDRE (Hold_fdre_C_D)         0.105     1.061    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_int_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.453    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            1.816         20.000      18.184     DSP48_X1Y13     design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.816         20.000      18.184     DSP48_X0Y5      design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.816         20.000      18.184     DSP48_X1Y5      design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.816         20.000      18.184     DSP48_X1Y17     design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11B_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.816         20.000      18.184     DSP48_X1Y8      design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11B_reg__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            1.816         20.000      18.184     DSP48_X2Y7      design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11B_reg__1/CLK
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X13Y18    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X12Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y18    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y18    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y14    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y14    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y15    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y15    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y18    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y18    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X12Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y14    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y14    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y15    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y15    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X13Y17    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 4.112ns (51.837%)  route 3.820ns (48.162%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 12.222 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.838 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.838    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.037 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__4/O[2]
                         net (fo=2, routed)           0.610     8.646    design_1_i/dualSampling_0/inst/mean_B0__135_carry__4_n_5
    SLICE_X38Y26         LUT3 (Prop_lut3_I1_O)        0.244     8.890 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__4_i_1/O
                         net (fo=2, routed)           0.837     9.727    design_1_i/dualSampling_0/inst/mean_B0__207_carry__4_i_1_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.264     9.991 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__4_i_4/O
                         net (fo=1, routed)           0.000     9.991    design_1_i/dualSampling_0/inst/mean_B0__207_carry__4_i_4_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.471 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.471    design_1_i/dualSampling_0/inst/p_1_in[32]
    SLICE_X38Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.240    12.222    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[32]/C
                         clock pessimism              0.097    12.319    
                         clock uncertainty           -0.362    11.957    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)        0.101    12.058    design_1_i/dualSampling_0/inst/mean_B_reg[32]
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 4.202ns (53.768%)  route 3.613ns (46.232%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 12.222 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.989 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/CO[3]
                         net (fo=1, routed)           0.008     9.997    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.097 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.097    design_1_i/dualSampling_0/inst/mean_B0__207_carry__3_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.354 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.354    design_1_i/dualSampling_0/inst/p_1_in[31]
    SLICE_X38Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.240    12.222    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[31]/C
                         clock pessimism              0.097    12.319    
                         clock uncertainty           -0.362    11.957    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)        0.101    12.058    design_1_i/dualSampling_0/inst/mean_B_reg[31]
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 4.123ns (53.296%)  route 3.613ns (46.704%))
  Logic Levels:           15  (CARRY4=10 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 12.222 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.989 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/CO[3]
                         net (fo=1, routed)           0.008     9.997    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.097 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.097    design_1_i/dualSampling_0/inst/mean_B0__207_carry__3_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.275 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__4/O[0]
                         net (fo=1, routed)           0.000    10.275    design_1_i/dualSampling_0/inst/p_1_in[30]
    SLICE_X38Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.240    12.222    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[30]/C
                         clock pessimism              0.097    12.319    
                         clock uncertainty           -0.362    11.957    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)        0.101    12.058    design_1_i/dualSampling_0/inst/mean_B_reg[30]
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 4.107ns (53.199%)  route 3.613ns (46.801%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.989 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/CO[3]
                         net (fo=1, routed)           0.008     9.997    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.259 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__3/O[3]
                         net (fo=1, routed)           0.000    10.259    design_1_i/dualSampling_0/inst/p_1_in[29]
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[29]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[29]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 4.102ns (53.169%)  route 3.613ns (46.831%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.989 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/CO[3]
                         net (fo=1, routed)           0.008     9.997    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.254 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__3/O[1]
                         net (fo=1, routed)           0.000    10.254    design_1_i/dualSampling_0/inst/p_1_in[27]
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[27]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[27]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 4.044ns (52.814%)  route 3.613ns (47.186%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.989 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/CO[3]
                         net (fo=1, routed)           0.008     9.997    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.196 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__3/O[2]
                         net (fo=1, routed)           0.000    10.196    design_1_i/dualSampling_0/inst/p_1_in[28]
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[28]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[28]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 4.023ns (52.685%)  route 3.613ns (47.315%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.989 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/CO[3]
                         net (fo=1, routed)           0.008     9.997    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.175 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.175    design_1_i/dualSampling_0/inst/p_1_in[26]
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[26]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[26]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 3.742ns (50.933%)  route 3.605ns (49.067%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[1]
                         net (fo=3, routed)           0.660     7.166    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_6
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.250     7.416 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.416    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.730 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/CO[3]
                         net (fo=1, routed)           0.008     7.738    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.916 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__3/O[0]
                         net (fo=2, routed)           0.650     8.565    design_1_i/dualSampling_0/inst/mean_B0__135_carry__3_n_7
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.260     8.825 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1/O
                         net (fo=2, routed)           0.581     9.407    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_1_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.268     9.675 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.675    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_5_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211     9.886 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/O[3]
                         net (fo=1, routed)           0.000     9.886    design_1_i/dualSampling_0/inst/p_1_in[25]
    SLICE_X38Y24         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y24         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[25]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y24         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[25]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 3.913ns (53.884%)  route 3.349ns (46.116%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.255 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.255    design_1_i/dualSampling_0/inst/mean_B1_carry__1_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.515 r  design_1_i/dualSampling_0/inst/mean_B1_carry__2/O[3]
                         net (fo=14, routed)          1.004     5.518    design_1_i/dualSampling_0/inst/mean_B1[17]
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.257     5.775 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     5.775    design_1_i/dualSampling_0/inst/mean_B0_carry__2_i_3_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.232 r  design_1_i/dualSampling_0/inst/mean_B0_carry__2/CO[3]
                         net (fo=1, routed)           0.008     6.240    design_1_i/dualSampling_0/inst/mean_B0_carry__2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.420 r  design_1_i/dualSampling_0/inst/mean_B0_carry__3/O[0]
                         net (fo=3, routed)           0.483     6.904    design_1_i/dualSampling_0/inst/mean_B0_carry__3_n_7
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.249     7.153 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_7/O
                         net (fo=1, routed)           0.000     7.153    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_i_7_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     7.633 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/O[2]
                         net (fo=2, routed)           0.808     8.441    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_5
    SLICE_X38Y24         LUT3 (Prop_lut3_I1_O)        0.264     8.705 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_3/O
                         net (fo=2, routed)           0.352     9.057    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_3_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.264     9.321 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.321    design_1_i/dualSampling_0/inst/mean_B0__207_carry__2_i_7_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     9.801 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/O[2]
                         net (fo=1, routed)           0.000     9.801    design_1_i/dualSampling_0/inst/p_1_in[24]
    SLICE_X38Y24         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y24         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[24]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y24         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[24]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/mean_B_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 3.977ns (54.811%)  route 3.279ns (45.189%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725     2.804    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.691    -0.887 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881     0.994    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.460     2.539    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X27Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.379     2.918 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.694     3.612    design_1_i/dualSampling_0/inst/input_B[3]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.105     3.717 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.717    design_1_i/dualSampling_0/inst/mean_B1_carry__0_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.157 r  design_1_i/dualSampling_0/inst/mean_B1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.157    design_1_i/dualSampling_0/inst/mean_B1_carry__0_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.422 r  design_1_i/dualSampling_0/inst/mean_B1_carry__1/O[1]
                         net (fo=14, routed)          0.744     5.166    design_1_i/dualSampling_0/inst/mean_B1[11]
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.250     5.416 r  design_1_i/dualSampling_0/inst/mean_B0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.416    design_1_i/dualSampling_0/inst/mean_B0_carry__0_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.748 r  design_1_i/dualSampling_0/inst/mean_B0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.748    design_1_i/dualSampling_0/inst/mean_B0_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.013 r  design_1_i/dualSampling_0/inst/mean_B0_carry__1/O[1]
                         net (fo=3, routed)           0.635     6.647    design_1_i/dualSampling_0/inst/mean_B0_carry__1_n_6
    SLICE_X32Y22         LUT4 (Prop_lut4_I0_O)        0.250     6.897 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.897    design_1_i/dualSampling_0/inst/mean_B0__135_carry__0_i_4_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.211 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    design_1_i/dualSampling_0/inst/mean_B0__135_carry__0_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.311 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.311    design_1_i/dualSampling_0/inst/mean_B0__135_carry__1_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.489 r  design_1_i/dualSampling_0/inst/mean_B0__135_carry__2/O[0]
                         net (fo=2, routed)           0.625     8.114    design_1_i/dualSampling_0/inst/mean_B0__135_carry__2_n_7
    SLICE_X38Y23         LUT3 (Prop_lut3_I1_O)        0.260     8.374 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__1_i_1/O
                         net (fo=2, routed)           0.581     8.956    design_1_i/dualSampling_0/inst/mean_B0__207_carry__1_i_1_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I3_O)        0.268     9.224 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.224    design_1_i/dualSampling_0/inst/mean_B0__207_carry__1_i_5_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     9.538 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/dualSampling_0/inst/mean_B0__207_carry__1_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.795 r  design_1_i/dualSampling_0/inst/mean_B0__207_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.795    design_1_i/dualSampling_0/inst/p_1_in[23]
    SLICE_X38Y24         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.239    12.221    design_1_i/dualSampling_0/inst/aclk
    SLICE_X38Y24         FDRE                                         r  design_1_i/dualSampling_0/inst/mean_B_reg[23]/C
                         clock pessimism              0.097    12.318    
                         clock uncertainty           -0.362    11.956    
    SLICE_X38Y24         FDRE (Setup_fdre_C_D)        0.101    12.057    design_1_i/dualSampling_0/inst/mean_B_reg[23]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.268ns (32.894%)  route 0.547ns (67.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.578     0.913    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/Q
                         net (fo=4, routed)           0.547     1.601    design_1_i/dualSampling_0/inst/input_B[5]
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.728 r  design_1_i/dualSampling_0/inst/sum_B_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.728    design_1_i/dualSampling_0/inst/sum_B_reg[6]_i_1_n_4
    SLICE_X28Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.842     1.208    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y25         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[9]/C
                         clock pessimism             -0.030     1.178    
                         clock uncertainty            0.362     1.540    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.105     1.645    design_1_i/dualSampling_0/inst/sum_B_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.252ns (30.583%)  route 0.572ns (69.417%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.579     0.914    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X25Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/Q
                         net (fo=4, routed)           0.572     1.627    design_1_i/dualSampling_0/inst/input_B[9]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.672 r  design_1_i/dualSampling_0/inst/sum_B[10]_i_3/O
                         net (fo=1, routed)           0.000     1.672    design_1_i/dualSampling_0/inst/sum_B[10]_i_3_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.738 r  design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.738    design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1_n_5
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.843     1.209    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[12]/C
                         clock pessimism             -0.030     1.179    
                         clock uncertainty            0.362     1.541    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.646    design_1_i/dualSampling_0/inst/sum_B_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.249ns (29.513%)  route 0.595ns (70.487%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.579     0.914    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[10]/Q
                         net (fo=4, routed)           0.595     1.650    design_1_i/dualSampling_0/inst/input_B[10]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.695 r  design_1_i/dualSampling_0/inst/sum_B[10]_i_2/O
                         net (fo=1, routed)           0.000     1.695    design_1_i/dualSampling_0/inst/sum_B[10]_i_2_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.758 r  design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.758    design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1_n_4
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.843     1.209    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[13]/C
                         clock pessimism             -0.030     1.179    
                         clock uncertainty            0.362     1.541    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.646    design_1_i/dualSampling_0/inst/sum_B_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.249ns (29.378%)  route 0.599ns (70.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.578     0.913    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[14]/Q
                         net (fo=4, routed)           0.599     1.653    design_1_i/dualSampling_0/inst/input_B[14]
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.698 r  design_1_i/dualSampling_0/inst/sum_B[14]_i_2/O
                         net (fo=1, routed)           0.000     1.698    design_1_i/dualSampling_0/inst/sum_B[14]_i_2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.761 r  design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.761    design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1_n_4
    SLICE_X28Y27         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.845     1.211    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y27         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[17]/C
                         clock pessimism             -0.030     1.181    
                         clock uncertainty            0.362     1.543    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.105     1.648    design_1_i/dualSampling_0/inst/sum_B_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.312ns (36.333%)  route 0.547ns (63.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.578     0.913    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/Q
                         net (fo=4, routed)           0.547     1.601    design_1_i/dualSampling_0/inst/input_B[5]
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.718 r  design_1_i/dualSampling_0/inst/sum_B_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.718    design_1_i/dualSampling_0/inst/sum_B_reg[6]_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.772 r  design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.772    design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1_n_7
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.843     1.209    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[10]/C
                         clock pessimism             -0.030     1.179    
                         clock uncertainty            0.362     1.541    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.646    design_1_i/dualSampling_0/inst/sum_B_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/signalProbes_0/inst/signalProbes_v1_0_S00_AXI_inst/slv_reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.620%)  route 0.707ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.579     0.914    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X25Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[13]/Q
                         net (fo=4, routed)           0.707     1.763    design_1_i/signalProbes_0/inst/signalProbes_v1_0_S00_AXI_inst/probe1[13]
    SLICE_X27Y32         FDRE                                         r  design_1_i/signalProbes_0/inst/signalProbes_v1_0_S00_AXI_inst/slv_reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.851     1.217    design_1_i/signalProbes_0/inst/signalProbes_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y32         FDRE                                         r  design_1_i/signalProbes_0/inst/signalProbes_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism             -0.030     1.187    
                         clock uncertainty            0.362     1.549    
    SLICE_X27Y32         FDRE (Hold_fdre_C_D)         0.061     1.610    design_1_i/signalProbes_0/inst/signalProbes_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.312ns (35.100%)  route 0.577ns (64.900%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.579     0.914    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X25Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/Q
                         net (fo=4, routed)           0.577     1.632    design_1_i/dualSampling_0/inst/input_B[9]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.749 r  design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.749    design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.803 r  design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1_n_7
    SLICE_X28Y27         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.845     1.211    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y27         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[14]/C
                         clock pessimism             -0.030     1.181    
                         clock uncertainty            0.362     1.543    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.105     1.648    design_1_i/dualSampling_0/inst/sum_B_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.308ns (34.414%)  route 0.587ns (65.586%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.578     0.913    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[14]/Q
                         net (fo=4, routed)           0.587     1.641    design_1_i/dualSampling_0/inst/input_B[14]
    SLICE_X28Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.754 r  design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.754    design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.808 r  design_1_i/dualSampling_0/inst/sum_B_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    design_1_i/dualSampling_0/inst/sum_B_reg[18]_i_1_n_7
    SLICE_X28Y28         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.846     1.212    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y28         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[18]/C
                         clock pessimism             -0.030     1.182    
                         clock uncertainty            0.362     1.544    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.105     1.649    design_1_i/dualSampling_0/inst/sum_B_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.348ns (38.894%)  route 0.547ns (61.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.578     0.913    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X24Y25         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[5]/Q
                         net (fo=4, routed)           0.547     1.601    design_1_i/dualSampling_0/inst/input_B[5]
    SLICE_X28Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.718 r  design_1_i/dualSampling_0/inst/sum_B_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.718    design_1_i/dualSampling_0/inst/sum_B_reg[6]_i_1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.808 r  design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.808    design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1_n_6
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.843     1.209    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y26         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[11]/C
                         clock pessimism             -0.030     1.179    
                         clock uncertainty            0.362     1.541    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.646    design_1_i/dualSampling_0/inst/sum_B_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dualSampling_0/inst/sum_B_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.323ns (35.894%)  route 0.577ns (64.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.579     0.914    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X25Y26         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/m_axis_tdata_reg[9]/Q
                         net (fo=4, routed)           0.577     1.632    design_1_i/dualSampling_0/inst/input_B[9]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.749 r  design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.749    design_1_i/dualSampling_0/inst/sum_B_reg[10]_i_1_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.814 r  design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    design_1_i/dualSampling_0/inst/sum_B_reg[14]_i_1_n_5
    SLICE_X28Y27         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.845     1.211    design_1_i/dualSampling_0/inst/aclk
    SLICE_X28Y27         FDRE                                         r  design_1_i/dualSampling_0/inst/sum_B_reg[16]/C
                         clock pessimism             -0.030     1.181    
                         clock uncertainty            0.362     1.543    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.105     1.648    design_1_i/dualSampling_0/inst/sum_B_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_26/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.143ns  (logic 7.108ns (77.745%)  route 2.035ns (22.255%))
  Logic Levels:           17  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 22.229 - 20.000 ) 
    Source Clock Delay      (SCD):    2.556ns = ( 12.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.556    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    15.936 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    15.938    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    17.209 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8/P[1]
                         net (fo=2, routed)           0.653    17.862    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.105    17.967 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139/O
                         net (fo=1, routed)           0.000    17.967    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.283 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.283    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.383 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.383    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.483 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.483    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.583    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.683 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43/CO[3]
                         net (fo=1, routed)           0.008    18.691    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.791 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.891 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82/CO[3]
                         net (fo=1, routed)           0.000    18.891    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.991 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.991    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.091 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.091    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.191 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.191    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.291 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.291    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.490 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67/O[2]
                         net (fo=3, routed)           0.485    19.975    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67_n_5
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.244    20.219 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19/O
                         net (fo=1, routed)           0.492    20.711    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    21.029 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.029    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    21.304 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_2/O[3]
                         net (fo=4, routed)           0.394    21.698    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB1[67]
    SLICE_X33Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.247    22.229    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X33Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_26/C
                         clock pessimism              0.097    22.326    
                         clock uncertainty           -0.362    21.964    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)       -0.200    21.764    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_26
  -------------------------------------------------------------------
                         required time                         21.764    
                         arrival time                         -21.698    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.140ns  (logic 6.915ns (75.660%)  route 2.225ns (24.340%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 22.301 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns = ( 12.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.558    12.637    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    16.017 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.019    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    17.290 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8/P[0]
                         net (fo=2, routed)           0.537    17.827    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.105    17.932 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140/O
                         net (fo=1, routed)           0.000    17.932    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    18.376 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.376    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.476 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.476    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.576 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.576    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    18.754 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45/O[0]
                         net (fo=3, routed)           0.278    19.032    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.238    19.270 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32/O
                         net (fo=1, routed)           0.600    19.871    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    20.289 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.289    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.387    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.485    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1/CO[3]
                         net (fo=1, routed)           0.008    20.591    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.689 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.689    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.787 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.787    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    20.978 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/O[0]
                         net (fo=4, routed)           0.798    21.776    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[52]
    SLICE_X10Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.319    22.301    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X10Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17/C
                         clock pessimism              0.097    22.398    
                         clock uncertainty           -0.362    22.036    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.187    21.849    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_17
  -------------------------------------------------------------------
                         required time                         21.849    
                         arrival time                         -21.776    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_85_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.143ns  (logic 7.108ns (77.745%)  route 2.035ns (22.255%))
  Logic Levels:           17  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 22.229 - 20.000 ) 
    Source Clock Delay      (SCD):    2.556ns = ( 12.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.556    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    15.936 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    15.938    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    17.209 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8/P[1]
                         net (fo=2, routed)           0.653    17.862    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.105    17.967 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139/O
                         net (fo=1, routed)           0.000    17.967    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.283 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.283    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.383 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.383    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.483 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.483    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.583    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.683 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43/CO[3]
                         net (fo=1, routed)           0.008    18.691    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.791 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.891 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82/CO[3]
                         net (fo=1, routed)           0.000    18.891    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.991 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.991    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.091 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.091    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.191 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.191    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.291 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.291    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.490 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67/O[2]
                         net (fo=3, routed)           0.485    19.975    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67_n_5
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.244    20.219 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19/O
                         net (fo=1, routed)           0.492    20.711    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    21.029 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.029    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    21.304 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_2/O[3]
                         net (fo=4, routed)           0.394    21.698    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB1[67]
    SLICE_X33Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_85_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.247    22.229    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X33Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_85_psdsp_2/C
                         clock pessimism              0.097    22.326    
                         clock uncertainty           -0.362    21.964    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)       -0.191    21.773    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_85_psdsp_2
  -------------------------------------------------------------------
                         required time                         21.773    
                         arrival time                         -21.698    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.146ns  (logic 7.232ns (79.076%)  route 1.914ns (20.924%))
  Logic Levels:           17  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 22.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns = ( 12.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.558    12.637    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    16.017 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.019    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    17.290 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8/P[0]
                         net (fo=2, routed)           0.537    17.827    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.105    17.932 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140/O
                         net (fo=1, routed)           0.000    17.932    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    18.376 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.376    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.476 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.476    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.576 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.576    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    18.754 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45/O[0]
                         net (fo=3, routed)           0.278    19.032    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.238    19.270 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32/O
                         net (fo=1, routed)           0.600    19.871    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    20.289 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.289    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.387    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.485    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1/CO[3]
                         net (fo=1, routed)           0.008    20.591    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.689 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.689    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.787 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.787    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.885 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.885    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.983 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.983    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.081 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.081    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    21.295 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_2/O[2]
                         net (fo=4, routed)           0.487    21.782    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[66]
    SLICE_X12Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.318    22.300    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X12Y29         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3/C
                         clock pessimism              0.097    22.397    
                         clock uncertainty           -0.362    22.035    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.165    21.870    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3
  -------------------------------------------------------------------
                         required time                         21.870    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.026ns  (logic 6.999ns (77.542%)  route 2.027ns (22.458%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 22.298 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns = ( 12.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.558    12.637    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    16.017 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.019    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    17.290 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8/P[0]
                         net (fo=2, routed)           0.537    17.827    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.105    17.932 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140/O
                         net (fo=1, routed)           0.000    17.932    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    18.376 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.376    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.476 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.476    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.576 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.576    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    18.754 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45/O[0]
                         net (fo=3, routed)           0.278    19.032    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.238    19.270 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32/O
                         net (fo=1, routed)           0.600    19.871    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    20.289 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.289    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.387    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.485    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1/CO[3]
                         net (fo=1, routed)           0.008    20.591    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.689 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.689    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.787 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.787    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    21.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/O[3]
                         net (fo=4, routed)           0.601    21.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[55]
    SLICE_X9Y28          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.316    22.298    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y28          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14/C
                         clock pessimism              0.097    22.395    
                         clock uncertainty           -0.362    22.033    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.237    21.796    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_14
  -------------------------------------------------------------------
                         required time                         21.796    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.059ns  (logic 7.008ns (77.360%)  route 2.051ns (22.641%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 22.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.556ns = ( 12.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.556    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    15.936 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    15.938    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    17.209 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8/P[1]
                         net (fo=2, routed)           0.653    17.862    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.105    17.967 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139/O
                         net (fo=1, routed)           0.000    17.967    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.283 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.283    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.383 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.383    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.483 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.483    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.583    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.683 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43/CO[3]
                         net (fo=1, routed)           0.008    18.691    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.791 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.891 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82/CO[3]
                         net (fo=1, routed)           0.000    18.891    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.991 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.991    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.091 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.091    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.191 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.191    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.390 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70/O[2]
                         net (fo=3, routed)           0.385    19.775    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70_n_5
    SLICE_X34Y30         LUT3 (Prop_lut3_I2_O)        0.244    20.019 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_27/O
                         net (fo=1, routed)           0.492    20.511    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_27_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    20.829 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.829    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    21.104 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3/O[3]
                         net (fo=4, routed)           0.510    21.615    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB1[63]
    SLICE_X35Y34         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.248    22.230    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X35Y34         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_6/C
                         clock pessimism              0.097    22.327    
                         clock uncertainty           -0.362    21.965    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)       -0.217    21.748    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_6
  -------------------------------------------------------------------
                         required time                         21.748    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.067ns  (logic 7.208ns (79.493%)  route 1.859ns (20.507%))
  Logic Levels:           18  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 22.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.556ns = ( 12.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.556    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    15.936 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    15.938    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    17.209 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8/P[1]
                         net (fo=2, routed)           0.653    17.862    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.105    17.967 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139/O
                         net (fo=1, routed)           0.000    17.967    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.283 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.283    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.383 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.383    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.483 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.483    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.583    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.683 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43/CO[3]
                         net (fo=1, routed)           0.008    18.691    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.791 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.891 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82/CO[3]
                         net (fo=1, routed)           0.000    18.891    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.991 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.991    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.091 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.091    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.191 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.191    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.291 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.291    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.490 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67/O[2]
                         net (fo=3, routed)           0.485    19.975    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67_n_5
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.244    20.219 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19/O
                         net (fo=1, routed)           0.492    20.711    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    21.029 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.029    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.127 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.127    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_2_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    21.404 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_1/O[1]
                         net (fo=4, routed)           0.219    21.623    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB1[69]
    SLICE_X35Y33         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.248    22.230    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X35Y33         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp/C
                         clock pessimism              0.097    22.327    
                         clock uncertainty           -0.362    21.965    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)       -0.205    21.760    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp
  -------------------------------------------------------------------
                         required time                         21.760    
                         arrival time                         -21.623    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.033ns  (logic 7.111ns (78.726%)  route 1.922ns (21.274%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 22.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns = ( 12.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.558    12.637    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    16.017 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.019    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271    17.290 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8/P[0]
                         net (fo=2, routed)           0.537    17.827    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.105    17.932 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140/O
                         net (fo=1, routed)           0.000    17.932    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    18.376 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.376    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.476 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.476    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.576 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.576    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    18.754 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45/O[0]
                         net (fo=3, routed)           0.278    19.032    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.238    19.270 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32/O
                         net (fo=1, routed)           0.600    19.871    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_32_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    20.289 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.289    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_4_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.387    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.485    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1/CO[3]
                         net (fo=1, routed)           0.008    20.591    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.689 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.689    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.787 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.787    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_6_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.885 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.885    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.983 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.983    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    21.174 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3/O[0]
                         net (fo=4, routed)           0.495    21.669    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[60]
    SLICE_X9Y29          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.318    22.300    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X9Y29          FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9/C
                         clock pessimism              0.097    22.397    
                         clock uncertainty           -0.362    22.035    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.225    21.810    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_85_psdsp_9
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                         -21.669    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_30/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.059ns  (logic 7.008ns (77.360%)  route 2.051ns (22.641%))
  Logic Levels:           16  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 22.230 - 20.000 ) 
    Source Clock Delay      (SCD):    2.556ns = ( 12.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.556    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    15.936 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    15.938    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    17.209 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8/P[1]
                         net (fo=2, routed)           0.653    17.862    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.105    17.967 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139/O
                         net (fo=1, routed)           0.000    17.967    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.283 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.283    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.383 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.383    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.483 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.483    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.583    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.683 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43/CO[3]
                         net (fo=1, routed)           0.008    18.691    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.791 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.891 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82/CO[3]
                         net (fo=1, routed)           0.000    18.891    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.991 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.991    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.091 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.091    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.191 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.191    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.390 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70/O[2]
                         net (fo=3, routed)           0.385    19.775    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70_n_5
    SLICE_X34Y30         LUT3 (Prop_lut3_I2_O)        0.244    20.019 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_27/O
                         net (fo=1, routed)           0.492    20.511    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_27_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    20.829 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.829    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    21.104 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3/O[3]
                         net (fo=4, routed)           0.510    21.615    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB1[63]
    SLICE_X35Y34         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.248    22.230    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X35Y34         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_30/C
                         clock pessimism              0.097    22.327    
                         clock uncertainty           -0.362    21.965    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)       -0.208    21.757    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_30
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -21.615    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.107ns  (logic 7.024ns (77.128%)  route 2.083ns (22.872%))
  Logic Levels:           17  (CARRY4=14 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 22.229 - 20.000 ) 
    Source Clock Delay      (SCD):    2.556ns = ( 12.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.477    12.556    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.380    15.936 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7/PCOUT[47]
                         net (fo=1, routed)           0.002    15.938    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__7_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.271    17.209 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8/P[1]
                         net (fo=2, routed)           0.653    17.862    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__8_n_104
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.105    17.967 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139/O
                         net (fo=1, routed)           0.000    17.967    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_139_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    18.283 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117/CO[3]
                         net (fo=1, routed)           0.000    18.283    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_117_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.383 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98/CO[3]
                         net (fo=1, routed)           0.000    18.383    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_98_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.483 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.483    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.583 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.583    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.683 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43/CO[3]
                         net (fo=1, routed)           0.008    18.691    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.791 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.791    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0_i_40_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.891 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82/CO[3]
                         net (fo=1, routed)           0.000    18.891    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_82_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.991 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.991    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_79_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.091 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76/CO[3]
                         net (fo=1, routed)           0.000    19.091    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_76_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.191 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73/CO[3]
                         net (fo=1, routed)           0.000    19.191    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_73_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.291 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.291    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_70_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.490 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67/O[2]
                         net (fo=3, routed)           0.485    19.975    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_67_n_5
    SLICE_X34Y31         LUT3 (Prop_lut3_I2_O)        0.244    20.219 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19/O
                         net (fo=1, routed)           0.492    20.711    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_19_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    21.029 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.029    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_3_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    21.220 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_2/O[0]
                         net (fo=4, routed)           0.442    21.663    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB1[64]
    SLICE_X32Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.541    22.523    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.329    19.194 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    20.906    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         1.247    22.229    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    SLICE_X32Y32         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_5/C
                         clock pessimism              0.097    22.326    
                         clock uncertainty           -0.362    21.964    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)       -0.159    21.805    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_5
  -------------------------------------------------------------------
                         required time                         21.805    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg8_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb1B_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.148ns (19.165%)  route 0.624ns (80.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.578     0.914    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y23         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg8_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg8_reg[31]/Q
                         net (fo=2, routed)           0.624     1.686    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg8[31]
    SLICE_X30Y20         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb1B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.847     1.213    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/clk_50
    SLICE_X30Y20         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb1B_reg[31]/C
                         clock pessimism             -0.030     1.183    
                         clock uncertainty            0.362     1.545    
    SLICE_X30Y20         FDRE (Hold_fdre_C_D)         0.034     1.579    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb1B_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.653%)  route 0.670ns (80.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.590     0.926    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y17         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=2, routed)           0.670     1.760    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X12Y18         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.856     1.222    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/clk_50
    SLICE_X12Y18         FDRE                                         r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[19]/C
                         clock pessimism             -0.030     1.192    
                         clock uncertainty            0.362     1.554    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.090     1.644    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/hb0A_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[0]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_153
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[10]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_143
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[11]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_142
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[12]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_141
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[13]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_140
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[14]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_139
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[15]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_138
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.651ns (99.694%)  route 0.002ns (0.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.675     1.011    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/s00_axi_aclk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.651     1.662 r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2/PCOUT[16]
                         net (fo=1, routed)           0.002     1.664    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A0__2_n_137
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.950     1.316    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.747    -0.431 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768     0.337    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=629, routed)         0.942     1.308    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/clk_50
    DSP48_X0Y5           DSP48E1                                      r  design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0/CLK
                         clock pessimism             -0.030     1.278    
                         clock uncertainty            0.362     1.639    
    DSP48_X0Y5           DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.547    design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/sum11A_reg__0
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.590ns (24.358%)  route 1.832ns (75.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.114     4.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X33Y63         FDCE (Recov_fdce_C_CLR)     -0.331    11.922    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.590ns (24.519%)  route 1.816ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     4.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.292    11.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.590ns (24.519%)  route 1.816ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     4.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.292    11.961    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.590ns (24.519%)  route 1.816ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     4.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.258    11.995    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.590ns (24.519%)  route 1.816ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     4.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.258    11.995    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.590ns (24.519%)  route 1.816ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     4.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.258    11.995    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.590ns (24.519%)  route 1.816ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 12.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.387     2.466    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.348     2.814 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.718     3.532    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.242     3.774 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.098     4.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.232    12.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.192    12.407    
                         clock uncertainty           -0.154    12.253    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.258    11.995    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.995    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.590ns (27.679%)  route 1.542ns (72.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.386     2.465    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.348     2.813 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.843     3.656    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y56         LUT3 (Prop_lut3_I2_O)        0.242     3.898 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.699     4.597    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y58         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.224    12.207    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y58         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.109    12.315    
                         clock uncertainty           -0.154    12.161    
    SLICE_X51Y58         FDCE (Recov_fdce_C_CLR)     -0.331    11.830    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.590ns (27.679%)  route 1.542ns (72.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.386     2.465    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.348     2.813 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.843     3.656    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y56         LUT3 (Prop_lut3_I2_O)        0.242     3.898 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.699     4.597    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y58         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.224    12.207    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y58         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.109    12.315    
                         clock uncertainty           -0.154    12.161    
    SLICE_X51Y58         FDCE (Recov_fdce_C_CLR)     -0.331    11.830    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.590ns (27.679%)  route 1.542ns (72.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.386     2.465    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDPE (Prop_fdpe_C_Q)         0.348     2.813 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.843     3.656    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y56         LUT3 (Prop_lut3_I2_O)        0.242     3.898 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.699     4.597    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X51Y58         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.224    12.207    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y58         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.109    12.315    
                         clock uncertainty           -0.154    12.161    
    SLICE_X51Y58         FDCE (Recov_fdce_C_CLR)     -0.331    11.830    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  7.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.461%)  route 0.354ns (65.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.187     1.427    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X48Y56         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y56         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.461%)  route 0.354ns (65.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.187     1.427    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X48Y56         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y56         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.461%)  route 0.354ns (65.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.187     1.427    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X48Y56         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y56         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.461%)  route 0.354ns (65.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.187     1.427    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X48Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.461%)  route 0.354ns (65.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.187     1.427    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X48Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.461%)  route 0.354ns (65.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.187     1.427    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X48Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X48Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.261%)  route 0.472ns (71.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.305     1.546    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X47Y57         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.823     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X47Y57         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.261%)  route 0.472ns (71.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.305     1.546    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X47Y57         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.823     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X47Y57         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.711%)  route 0.537ns (74.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.370     1.611    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y58         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.823     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X48Y58         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.711%)  route 0.537ns (74.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.167     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.241 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=35, routed)          0.370     1.611    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y58         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.823     1.189    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X48Y58         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.549    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.105ns (7.994%)  route 1.209ns (92.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.209     1.209    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y83         LUT1 (Prop_lut1_I0_O)        0.105     1.314 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.230     2.213    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.045ns (7.275%)  route 0.574ns (92.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.574     0.574    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.619 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.619    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.250ns  (logic 0.379ns (6.064%)  route 5.871ns (93.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          5.871     8.711    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X15Y38         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.325     2.307    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.362ns  (logic 0.379ns (7.068%)  route 4.983ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          4.983     7.823    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X21Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.323     2.305    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X21Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.918ns  (logic 0.484ns (9.842%)  route 4.434ns (90.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.923     6.763    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X43Y28         LUT1 (Prop_lut1_I0_O)        0.105     6.868 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.511     7.379    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X43Y28         FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.241     2.223    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.484ns (10.396%)  route 4.172ns (89.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.267     5.107    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.105     5.212 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.904     7.117    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X49Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.234     2.217    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.484ns (10.396%)  route 4.172ns (89.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.267     5.107    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.105     5.212 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.904     7.117    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X49Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.234     2.217    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 0.484ns (10.512%)  route 4.120ns (89.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.267     5.107    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.105     5.212 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.853     7.065    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.231     2.214    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 0.484ns (10.512%)  route 4.120ns (89.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.267     5.107    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.105     5.212 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.853     7.065    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.231     2.214    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.484ns (11.098%)  route 3.877ns (88.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.267     5.107    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.105     5.212 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.610     6.822    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.233     2.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 0.484ns (11.098%)  route 3.877ns (88.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.382     2.461    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.379     2.840 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.267     5.107    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.105     5.212 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.610     6.822    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     0.982 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.233     2.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.186ns (8.416%)  route 2.024ns (91.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.181     2.210    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.843     3.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.820     1.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.210ns  (logic 0.186ns (8.416%)  route 2.024ns (91.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.181     2.210    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.843     3.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.820     1.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.327ns  (logic 0.186ns (7.992%)  route 2.141ns (92.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.181     2.210    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.960     3.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.820     1.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.327ns  (logic 0.186ns (7.992%)  route 2.141ns (92.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.181     2.210    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.960     3.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X44Y62         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.820     1.186    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y62         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.186ns (7.846%)  route 2.185ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.181     2.210    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.003     3.258    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X49Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.186ns (7.846%)  route 2.185ns (92.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          1.181     2.210    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.003     3.258    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X49Y56         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y56         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.186ns (7.408%)  route 2.325ns (92.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.114     3.142    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X43Y28         LUT1 (Prop_lut1_I0_O)        0.045     3.187 r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.211     3.398    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X43Y28         FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.817     1.183    design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X43Y28         FDRE                                         r  design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.919ns  (logic 0.141ns (4.830%)  route 2.778ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          2.778     3.807    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X21Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.862     1.228    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X21Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.405ns  (logic 0.141ns (4.141%)  route 3.264ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=91, routed)          3.264     4.292    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X15Y38         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.863     1.229    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X15Y38         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 0.085ns (2.303%)  route 3.606ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    10.994    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    11.079 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        1.725    12.804    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.691     9.113 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.881    10.994    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    11.079 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.725    12.804    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.026ns (1.838%)  route 1.389ns (98.162%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5388, routed)        0.677     1.013    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415    -0.402 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.711     0.310    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.677     1.013    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





