/*
 * Copyright (c) 2024 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <nordic/nrf54l15_cpuapp.dtsi>
#include "ropixon_ZG_v5_0_nrf54l15_cpuapp_common.dtsi"


/ {
	model = "Main control board for ZG";
	compatible = "Ropixon,ropixon-ZG-v5-0-cpuapp";
	//compatible = "nordic,nrf54l15dk_nrf54l15-cpuapp";

	chosen {
		zephyr,code-partition = &slot0_partition;
		zephyr,sram = &cpuapp_sram;
		zephyr,flash = &cpuapp_rram;
	};
};

&cpuapp_sram {
	status = "okay";
};

&grtc {
	owned-channels = <0 1 2 3 4 5 6 7 8 9 10 11>;
	/* Channels 7-11 reserved for Zero Latency IRQs, 3-4 for FLPR */
	child-owned-channels = <3 4 7 8 9 10 11>;
	status = "okay";
};

&cpuapp_rram {
    partitions {
        compatible = "fixed-partitions";
        #address-cells = <1>;
        #size-cells = <1>;
        boot_partition: partition@0 {
            label = "mcuboot";
            reg = <0x0 DT_SIZE_K(64)>;
        };
        slot0_partition: partition@10000 {
            label = "image-0";
            reg = <0x10000 DT_SIZE_K(324)>;
        };
        slot0_ns_partition: partition@61000 {
            label = "image-0-nonsecure";
            reg = <0x61000 DT_SIZE_K(324)>;
        };
        slot1_partition: partition@b2000 {
            label = "image-1";
            reg = <0xb2000 DT_SIZE_K(324)>;
        };
        slot1_ns_partition: partition@103000 {
            label = "image-1-nonsecure";
            reg = <0x103000 DT_SIZE_K(324)>;
        };
        /* 32k from 0x154000 to 0x15bfff reserved for TF-M partitions */
        storage_partition: partition@15c000 {
            label = "storage";
            reg = <0x15c000 DT_SIZE_K(36)>;
        };
    };
};

// &pwm20_default {
// 	group1 {
// 		psels = <NRF_PSEL(PWM_OUT0, 0, 1)>, <NRF_PSEL(PWM_OUT1, 0, 0)>;
// 	};
// };
// /delete-node/ &{/pin-controller/pwm20_sleep/group1/};
