WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAg branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547198 heartbeat IPC: 3.92589 cumulative IPC: 3.92589 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547199 cumulative IPC: 3.92589 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547199 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 6776224 heartbeat IPC: 2.36462 cumulative IPC: 2.36462 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 12010796 heartbeat IPC: 1.91038 cumulative IPC: 2.11337 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 16811847 heartbeat IPC: 2.08288 cumulative IPC: 2.10311 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 21479406 heartbeat IPC: 2.14245 cumulative IPC: 2.11281 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26649747 heartbeat IPC: 1.93411 cumulative IPC: 2.07447 (Simulation time: 0 hr 2 min 14 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 24102549 cumulative IPC: 2.07447 (Simulation time: 0 hr 2 min 14 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 24102549 (Simulation time: 0 hr 2 min 14 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.07447 instructions: 50000001 cycles: 24102549
CPU 0 Branch Prediction Accuracy: 94.5042% MPKI: 5.30788 Average ROB Occupancy at Mispredict: 60.2951
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.30136
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723169  HIT:     496005  MISS:     227164
LLC LOAD         ACCESS:     307614  HIT:     207373  MISS:     100241
LLC RFO          ACCESS:     264634  HIT:     137813  MISS:     126821
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     150813  HIT:     150813  MISS:          0
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 230.882 cycles
cpu0_DTLB TOTAL       ACCESS:    9473078  HIT:    9414352  MISS:      58726
cpu0_DTLB LOAD         ACCESS:    9473078  HIT:    9414352  MISS:      58726
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.88702 cycles
cpu0_ITLB TOTAL       ACCESS:       9125  HIT:       9115  MISS:         10
cpu0_ITLB LOAD         ACCESS:       9125  HIT:       9115  MISS:         10
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 276.201 cycles
cpu0_L1D TOTAL       ACCESS:   11365710  HIT:    6204030  MISS:    5161680
cpu0_L1D LOAD         ACCESS:    7568569  HIT:    4553209  MISS:    3015360
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3796114  HIT:    1650094  MISS:    2146020
cpu0_L1D TRANSLATION  ACCESS:       1027  HIT:        727  MISS:        300
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.2724 cycles
cpu0_L1I TOTAL       ACCESS:      11229  HIT:       8850  MISS:       2379
cpu0_L1I LOAD         ACCESS:      11229  HIT:       8850  MISS:       2379
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 122.277 cycles
cpu0_L2C TOTAL       ACCESS:    1261557  HIT:     689125  MISS:     572432
cpu0_L2C LOAD         ACCESS:     630665  HIT:     323046  MISS:     307619
cpu0_L2C RFO          ACCESS:     279571  HIT:      14935  MISS:     264636
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351186  HIT:     351117  MISS:         69
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.045 cycles
cpu0_STLB TOTAL       ACCESS:      15745  HIT:      14888  MISS:        857
cpu0_STLB LOAD         ACCESS:      15745  HIT:      14888  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 258.374 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     141245
  ROW_BUFFER_MISS:      85572
 AVG DBUS CONGESTED CYCLE:     3.9252
 WQ ROW_BUFFER_HIT:      11663
  ROW_BUFFER_MISS:      35875  FULL:          0
