<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/hwp/generic/xml/attribute_info/poz_chip_ec_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2023,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PERV_NET_REGION_3_NOT_4</id>
    <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_COMPUTE_CHIP, TARGET_TYPE_PROC_CHIP, TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      The net region which contains the PCB logic is on region number 3 as opposed to 4.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_ODYSSEY</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
      <chip>
        <name>ENUM_ATTR_NAME_ZMETIS</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_CONT_SCAN_SHORT_WAIT</id>
    <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_COMPUTE_CHIP, TARGET_TYPE_PROC_CHIP, TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      The clock controller requires the CONT_SCAN_SHORT_WAIT bit to be set in SYNC_CONFIG for faster
      continuous scanning.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_ODYSSEY</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
      <chip>
        <name>ENUM_ATTR_NAME_ZMETIS</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_EX_ZIGZAG_STAGGER</id>
    <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_COMPUTE_CHIP, TARGET_TYPE_PROC_CHIP, TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Staggered idle can be applied in a zigzag pattern across ex chiplets.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_ZMETIS</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_PCIE_CLK_EN</id>
    <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_COMPUTE_CHIP, TARGET_TYPE_PROC_CHIP, TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      CPLT_CONF0 bits 48:51 need to a '1' during LBIST to enable functional clocking to the ETU0/1
      and PCIEX0/1 regions in the PCI0/1 chiplets.
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_ZMETIS</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_CHIP_EC_FEATURE_SPI_WRITE_NEEDS_CS_DELAY</id>
    <targetType>TARGET_TYPE_HUB_CHIP, TARGET_TYPE_COMPUTE_CHIP, TARGET_TYPE_PROC_CHIP, TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Delay CS# deassertion during SPI writes to compensate for CS# deasserting too early
    </description>
    <chipEcFeature>
      <chip>
        <name>ENUM_ATTR_NAME_ZMETIS</name>
        <ec>
          <value>0x10</value>
          <test>GREATER_THAN_OR_EQUAL</test>
        </ec>
      </chip>
    </chipEcFeature>
  </attribute>
  <!-- ******************************************************************** -->
</attributes>
