256Mb High Bandwidth RPC DRAM®
Model
EM6GA16LGDA
EM6GA16LBXA
EM6GA16LCAEA

Advance
Revision 1.4
October 16, 2024

EtronTech

256Mb RPC DRAM®

Contents
1

Introduction ............................................................................................................................................... 5
1.1 Features ............................................................................................................................................................. 5
1.2 Product Overview ............................................................................................................................................... 6
1.3 State Diagram .................................................................................................................................................... 7
1.4 Block Diagram .................................................................................................................................................... 8
1.5 FBGA Ball Assignment (Top View) .................................................................................................................... 9
1.6 WLCSP (Wafer Level Chip Scale) Package (Top View) .................................................................................. 10

2

Functional Description........................................................................................................................... 12
2.1 Clocking/Timing................................................................................................................................................ 12
2.2 Commencing cycles from Idle State via Request Packet ................................................................................. 13
2.3 Data Strobes: DQS, DQS# ............................................................................................................................... 13
2.4 Bandwidth and Minimum Core Transfer Quantities: ......................................................................................... 14
2.5 Burst Read Cycle ............................................................................................................................................. 15
2.6 Burst Write Cycle ............................................................................................................................................. 16
2.7 Byte Write Masking (DM) ................................................................................................................................. 17
2.8 Activate State ................................................................................................................................................... 19
2.9 Idle State .......................................................................................................................................................... 19
2.10 Reset State .................................................................................................................................................... 20
2.11 Power Down (PD) State ................................................................................................................................. 22
2.12 Deep Power Down (DPD) State ..................................................................................................................... 23
2.13 On Chip Termination ...................................................................................................................................... 24
2.14 UTR (Utility Register Read) ............................................................................................................................ 28
2.15 Cycle Templates: ........................................................................................................................................... 30

3

Command Description and Operation .................................................................................................. 31
3.1 Addressing for Parallel Mode Operation: ......................................................................................................... 31
3.2 STB Pin: Serial Mode Addressing and Control: ................................................................................................ 31
3.3 Cycle Start and Command/Address Streaming via STB Pin: ........................................................................... 32
3.4 Serial Packet Sampling Format ........................................................................................................................ 34
3.5 Toggling Read/Write Mode: .............................................................................................................................. 35
3.6 Retiring Address Streaming Cycles: ................................................................................................................. 37
3.7 Pipelined Activation: ......................................................................................................................................... 37
3.8 Address / Command Decoding and CAS Latency ............................................................................................ 39
3.9 Instruction Formats .......................................................................................................................................... 39
3.10 Burst Count and Burst Length ........................................................................................................................ 40
3.11 ZQ Calibration Command............................................................................................................................... 41

4
5

Power-Up Initialization ........................................................................................................................... 42
Refreshing the DRAM Memory Array ................................................................................................... 44
5.1 One Shot Mode Refresh:.................................................................................................................................. 45
5.2 Loop Mode Refresh : ........................................................................................................................................ 46

6
7
8
9
10
11

Multi Rank ............................................................................................................................................... 47
Parallel/Serial Packet Formats & Op-code Assignments ................................................................... 50
Command to Command Truth Tables .................................................................................................. 54
Absolute Maximum Ratings .................................................................................................................. 56
Input/Output Capacitance ...................................................................................................................... 56
D.C. & A.C. Operating Conditions ......................................................................................................... 57
11.1 Operating Conditions...................................................................................................................................... 57
11.2 D.C. Parameters ............................................................................................................................................ 58
11.3 A.C. Parameters ............................................................................................................................................. 59

12
13

Timing Waveform ................................................................................................................................... 61
Package Outline Information ................................................................................................................. 69
13.1 Package Dimensions...................................................................................................................................... 69
13.2 Package Outline 96-Ball FBGA (9 x 13 x 1.2mm) .......................................................................................... 70
13.3 Package Outline 50-Ball WLCSP (1.96 x 4.63 x 0.545mm) ........................................................................... 71

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
2

EtronTech

256Mb RPC DRAM®

List of Figures
Figure 1-1. RPC State Diagram ............................................................................................................................................... 7
Figure 1-2. Block Diagram ....................................................................................................................................................... 8
Figure 1-3. 96-Ball FBGA (x16) ............................................................................................................................................... 9
Figure 1-4. 50-Ball WLCSP (x16) .......................................................................................................................................... 10
Figure 2-1. Request Packet Timing Relationships ................................................................................................................. 12
Figure 2-2. Write Mask cycles after Serial Toggle R/W command (WL=12, AL=1, CL=11) .................................................... 17
Figure 2-3. Parallel Reset Entry & Exit .................................................................................................................................. 20
Figure 2-4. Serial Reset Entry & Exit ..................................................................................................................................... 21
Figure 2-5. Power-Down Entry & Exit .................................................................................................................................... 22
Figure 2-6. Deep Power-Down Entry & Exit .......................................................................................................................... 23
Figure 2-7. Point to Point Signaling Environment using Parallel or series termination on DRAM .......................................... 25
Figure 2-8. ODT Function, Parallel Read (CL = 10, BC = 0).................................................................................................. 26
Figure 2-9. ODT Function, Power Down Mode, ODTPD = 0 ................................................................................................. 26
Figure 2-10. ODT Function, Power Down Mode, ODTPD = 1 ............................................................................................... 27
Figure 2-11. ODT Function, Refresh Mode ............................................................................................................................ 27
Figure 2-12. UTREN Block Diagram...................................................................................................................................... 28
Figure 2-13. UTR Timing ....................................................................................................................................................... 29
Figure 2-14. Cycle Templates ................................................................................................................................................ 30
Figure 3-1. Burst Read to Serial Command........................................................................................................................... 33
Figure 3-2. Serial Packet Sampling ....................................................................................................................................... 34
Figure 3-3. Toggle Read/Write ............................................................................................................................................... 36
Figure 3-4. Seamless Burst Transfer (2 Bank Interleave) ...................................................................................................... 38
Figure 4-1. Power-Up Initialization Sequence ....................................................................................................................... 43
Figure 4-2. Power-Up Reset Entry ........................................................................................................................................ 43
Figure 5-1. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state ........................................................ 45
Figure 5-2. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Read Burst state ................................................... 45
Figure 5-3. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Write Burst state .................................................... 45
Figure 5-4. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state ........................................................... 46
Figure 5-5. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Read Burst state ...................................................... 46
Figure 5-6. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Write Burst state ...................................................... 46
Figure 6-1. Parallel Active_A to Parallel Active_B and Parallel Precharge_A to Parallel Precharge_B ................................. 47
Figure 6-2. Parallel Read_A to Parallel Read_B .................................................................................................................... 47
Figure 6-3. Parallel Write_A to Parallel Write_B .................................................................................................................... 48
Figure 6-4. Parallel Read_A and Serial Read_A to Burst stop_A and Parallel Read_B ......................................................... 48
Figure 6-5. Parallel Write_A and Serial Write_A to Burst Stop_A and Parallel Write_B ......................................................... 48
Figure 6-6. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state ........................................................... 49
Figure 6-7. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state ........................................................ 49
Figure 12-1. Parallel Request Packet Timing ........................................................................................................................ 61
Figure 12-2. Back to Back Parallel Command (with Parallel Burst Read) ............................................................................. 61
Figure 12-3. Back to Back Parallel Command (with Parallel Burst Write).............................................................................. 62
Figure 12-4. Back to Back Parallel Command (without Parallel Burst Write/Read) ............................................................... 62
Figure 12-5. Burst Write to Serial Command ......................................................................................................................... 63
Figure 12-6. tWPST in Low Latency ...................................................................................................................................... 63
Figure 12-7. Full Bank Auto Burst Refresh ............................................................................................................................ 64
Figure 12-8. Burst Read to Serial Command ......................................................................................................................... 64
Figure 12-9. Seamless Burst ................................................................................................................................................. 65
Figure 12-10. Toggle Read Write ........................................................................................................................................... 66
Figure 12-11. Serial or Parallel Read Stopped by BST or BST + PRE .................................................................................. 66
Figure 12-12. Serial or Parallel Write Stopped by BST + PRE .............................................................................................. 67
Figure 12-13. ZQ Calibration Timing ..................................................................................................................................... 68
Figure 13-1. Package Outline Drawing Information for 96-Ball FBGA (x16) .......................................................................... 70
Figure 13-2. Package Outline Drawing Information for WLCSP (x16) ................................................................................... 71

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
3

EtronTech

256Mb RPC DRAM®

List of Tables
Table 1-1. Product Information ................................................................................................................................................ 5
Table 1-2. 256Mb RPC DRAM Addressing .............................................................................................................................. 5
Table 1-3. Pin Description.......................................................................................................................................................11
Table 2-1. Byte numbering within a WORD transfer .............................................................................................................. 14
Table 2-2. Byte Masking ........................................................................................................................................................ 17
Table 2-3. Zout Resistance Selection Matrix ......................................................................................................................... 24
Table 2-4. ODT Resistance Selection Matrix ......................................................................................................................... 24
Table 2-5. STBODT Resistance Selection Matrix .................................................................................................................. 24
Table 2-6. On-Die Termination ............................................................................................................................................... 26
Table 3-1. Bubble NOPs for Toggle Read/Write command at different CL ............................................................................ 35
Table 7-1. Parallel Packet Command Truth Table .................................................................................................................. 50
Table 7-2. MRS Truth Table ................................................................................................................................................... 51
Table 7-3. Burst Count Truth Table ........................................................................................................................................ 52
Table 7-4. ZQCOP Truth Table .............................................................................................................................................. 52
Table 7-5. REFOP Truth Table ............................................................................................................................................... 52
Table 7-6. UTREN Truth Table ............................................................................................................................................... 52
Table 7-7. Serial Packet Truth Table (STB Pin)...................................................................................................................... 53
Table 7-8. Serial Utility Truth Table ........................................................................................................................................ 53
Table 8-1. Same Bank – PAR to SER.................................................................................................................................... 54
Table 8-2. Different Bank – PAR to SER ............................................................................................................................... 54
Table 8-3. Same Bank – PAR to PAR.................................................................................................................................... 54
Table 8-4. Different Bank – PAR to PAR ............................................................................................................................... 54
Table 8-5. Same Bank – SER to SER.................................................................................................................................... 55
Table 8-6. Different Bank – SER to SER ............................................................................................................................... 55
Table 8-7. Same Bank – SER to PAR.................................................................................................................................... 55
Table 8-8. Different Bank – SER to PAR ............................................................................................................................... 55
Table 9-1. Absolute Maximum Ratings .................................................................................................................................. 56
Table 10-1. Capacitance ........................................................................................................................................................ 56
Table 11-1. Recommended Operating Conditions ................................................................................................................. 57
Table 11-2. IDD specification parameters and test conditions ............................................................................................... 58
Table 11-3. Recommended AC Parameters .......................................................................................................................... 59
Table 13-1. 96-Ball FBGA (9 x 13 x 1.2mm) Dimension Table ............................................................................................... 69
Table 13-2. 50-Ball WLCSP (1.96 x 4.63 x 0.545mm) Dimension Table ................................................................................ 69

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
4

EtronTech
1

256Mb RPC DRAM®

Introduction

1.1 Features


















X16 DDR3/DDR3L bandwidth using 22 or 24 switching signals
Four internal banks, 4M x 16-bit for each bank
Burst mode operation
Sequential & streaming addressing modes
Pipelined page activations
4 internal banks, support bank interleave
Double data rate architecture with multiplexed command, address and data bus
Multiplexed address/data bus with concurrent command streaming
Supports series terminated signaling for low power high speed point to point operation
Low power physical layer:
- No PLLs/DLLs
- JEDEC DDR3/LPDDR3 derived data and data-strobe operation
Supports parallel (ODT) or series (Zout) terminated link via mode-register selectable on-chip resistors
Power supplies: VDD1 = VDD = VDDQ = 1.5V (1.425V~1.575V)
Operating temperature range: TC = -40~95°C (Industrial)
1
Full bank auto burst refresh
- 64ms @ -40°C ≦ TC ≦ +85°C
- 32ms @ +85°C < TC ≦ +95°C
Packaging options:
- Known Good Die (“KGD”)
- 96-ball 9 x 13 x 1.2mm FBGA package (Pb Free and Halogen Free)
- 50-Ball 1.96 x 4.63 x 0.545mm WLCSP Package (Pb Free and Halogen Free)

Note 1: The refresh scheme differs from standard DRAM. Please refer to section 5 for more details.

Table 1-1. Product Information
Part Number

Clock Frequency

Maximum Data Rate

EM6GA16LGDA-12I
EM6GA16LBXA-12IH

Package Type

Power Supply

KGD
800MHz

1600 MTPS/pin

EM6GA16LCAEA-12IH

FBGA

VDD1 = 1.5V
VDD, VDDQ = 1.5V

WLCSP

GD: indicates Known Good Die
CAE: indicates WLCSP (Wafer Level Chip Scale Package)
I: indicates Industrial Grade

BX: indicates 9 x 13 x 1.2mm FBGA package
A: indicates Generation Code
H: indicates Pb and Halogen Free

Table 1-2. 256Mb RPC DRAM Addressing
# of Banks

Bus Width

4

x16

Bank Address

Row Address

BA [0:1]

RA[0:11]

Column Address
CA[4:9]

2

Page Size
2KB

Note 2: Total Column Address is CA[0:9].Because it’s always BL=16, don’t need to apply CA[0:3].

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
5

EtronTech

256Mb RPC DRAM®

1.2 Product Overview
The Etron High Bandwidth RPC DRAM is designed to use a minimum number of signals to deliver
DDR3-level in-system bandwidth for applications requiring high bandwidth such as video buffer memory.
The RPC® device merges address/command and data onto a common bus to realize a large pincount
saving over DDR3 additionally. Command and address control to device can be sent concurrent with
data by using single pin to transmit serial commands offering the high transaction efficiency of DDR3 but
using a total of 22 or 24 switching signals.
The RPC DRAM devices are well-suited for operation in a point to point environment using signaling
compatible with DDR3 1.5V. The clock frequency can be operating up to 800MHz, providing peak
bandwidth up to 3200 MBytes / sec. Because of the limited fan-out and constrained signaling environment,
the memory channels attain high frequency operation without the need for PLLs, DLLs or parallel
terminations, resulting in high bandwidth with low system energy usage. The elimination of many system
pins vs. conventional standards-compliant DDR3 DRAM saves additional system power and can result
in substantial die area savings on controllers designed to use these DRAMs, especially in stacked die
multichip packages or for IO-limited controller ASICs.
The device operates with a single power supply and is offered in Known Good Die (“KGD”), in Wafer
Level Chip Scale Packages (“WLCSP”) and in BGA package. The miniaturized packaging options make
them ideal for space constrained applications such as, monitor timing control (T-con), panel self-refresh
(PSR), IOT wearable devices or multichip modules.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
6

EtronTech

256Mb RPC DRAM®

1.3 State Diagram

DPD
t

PU
se

res

re

et

PRE
PD

REF

MRS

PRE

D
P
m D
rs

dp

d

i nit

act

REF

ref

ref
UT
R

REF

ref

ref

f

REF

re

REF

pd

RST

utr

act

IDLE: All
PRE

ACT
pre

PRE

ACT
pre

BK0

BK2
REF

REF

REF

REF

PD
D

ref

ref

act

ref

ref

ACT
PD

dp

d

pd
act
PRE

ACT
pre

act

act
PRE

ACT

ACT
pre

pre

BK1

BK3

ref

ACT
IDLE

bst
bst+p

REF

ref

REF
PW

ref

pre

pre

Column Cycle

act

read

write

bst
bst+p

bst
bst+p

PR
act

pre
ACT
IDLE
REF

act

pre
bst
bst+p

act
SW

ref
write

State

SR

wri

Tg2R

te

Tg2W

tg->W

tg->R

PU = Power Up initialization
ACT = Activation, PRE = Precharge
PW = Parallel Write, PR = Parallel Read
SW = Serial Write, SR = Serial Read
UTR = Set Utility Register
REF = Refresh, RST = Reset
PD = Power Down, DPD = Deep Power Down
IDLE = Idle, all Banks Precharged
MRS = Mode Register Set

ref

rea

ACT
IDLE
REF

ACT
IDLE
REF

d read
Command

Init = Power Up Initialization
utr = Set Utility Register
act = Activation, pre = Bank Precharge
write = Write, read = Read, bst = Burst Stop
bst+p = Burst Stop + Bank(s) Precharge
ref = Refresh, reset = Reset
Tg2W = Read toggle to Write
Tg2R = Write toggle to Read
Pd = Power Down, dpd = Deep Power Down
mrs = Mode Register Set

Figure 1-1. RPC State Diagram
Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
7

EtronTech

256Mb RPC DRAM®

1.4 Block Diagram

ZQ

ZQ CAL

RZQ

Mode
Reg

VSSQ

Utility
Reg

External
Interface
Zout

DQ Buffer
Data
Bus

Zout

Address/CMD
Dec & Ctl

ODT

DQS

Memory
Array

ODT

CLK

Operational
Control

STB

Internal CLKs

ODT

CS#

Figure 1-2. Block Diagram

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
8

EtronTech

256Mb RPC DRAM®

1.5 FBGA Ball Assignment (Top View)

1

2

3

A

VDDQ

DB6

B

VSSQ

C

…

7

8

9

DB4

DB3

VDDQ

VSS

VDD1

VSS

DQS#

DB1

VSSQ

VDDQ

DB7

DB5

DQS

DB0

VDDQ

D

VSSQ

VDDQ

CS#

DB2

VSSQ

VDD1

E

VSS

VSSQ

DB10

STB

VSSQ

VDDQ

F

VDDQ

DB8

DQS1

DB13

DB15

VSSQ

G

VSSQ

DB9

DQS1#

VDD

VSS

VSSQ

H

VREF

VDDQ

DB11

DB12

DB14

VDDQ

J

NC

VSS

NC

CLK

VSS

NC

K

NC

VDD

NC

CLK#

VDD

NC

L

NC

NC

NC

NC

ZQ
(opt)

NC

M

VSS

NC

NC

NC

NC

VSS

N

VDD1

NC

NC

NC

NC

VDD1

P

VSS

NC

NC

NC

NC

VSS

R

VDD1

NC

NC

NC

NC

VDD1

T

VSS

NC

NC

NC

NC

VSS

Figure 1-3. 96-Ball FBGA (x16)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
9

EtronTech

256Mb RPC DRAM®

1.6 WLCSP (Wafer Level Chip Scale) Package (Top View)

1

2

3

4

5

A

VSSQ

VSSQ

VDDQ

VDD1

VDDQ

B

VDD1

VDDQ

VSS

VSSQ

VDDQ

C

VSS

DB6

VSSQ

DB2

VSS

D

DB11

DB9

DB12

DB13

CS

E

DB7

DB4

DB3

DB0

STB

F

VSSQ

DQS1

DQS#

DB15

VDD

G

DB8

DQS1#

DQS

DB14

CLK#

H

VSS

DB5

VDDQ

DB1

CLK

J

ZQ
(opt)

DB10

VDDQ

VSSQ

VREF

K

VDD

VDDQ

VSSQ

VSSQ

VDDQ

Figure 1-4. 50-Ball WLCSP (x16)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
10

EtronTech

256Mb RPC DRAM®

Table 1-3. Pin Description
Symbol
CLK,
CLK#
CS#

DB[0:15]

Function
Bus Clock

Chip Select
Data Bus
Signals

DQS,
DQS#,
DQS1,

Data Strobe

DQS1#

STB

Multi Function Pin

Signal Characteristics and Description
Unidirectional, Input, Differential:
The CLK, CLK# are differential input signals that nominally operate up to
800MHz. CK and CK# are differential clock inputs. All control input signals are
sampled on the crossing of the positive edge of CK and negative edge of CK#.
Unidirectional, Input:
CS# enables (sampled LOW) and disables (sampled HIGH) the input buffer.
Bidirectional, Three-state, DDR Sampled:
Data Bus DB [0:15] is a bidirectional bus used to transmit commands,
addresses and data. It is DDR-clocked: the bus is sampled on both the rising
and falling edge of the DQS strobes.
Bidirectional, Three-state, DDR Sampled:
Data Strobes DQS/DQS# and DQS1/DQS1# are differential bidirectional
strobes used for sampling the DB [0:15] signals. DQS/DQS# corresponds to
the data on DB[0:7], while DQS1/DQS1# corresponds to the data on DB[8:15].
These strobes are source-synchronous; meaning the source of the data drives
the strobes. The preambles are used for both Burst Read and Burst Write
cycles. For Request Packets, a Write preamble is employed, as the request
packet is "written" to the DRAM.
During Auto Burst Refresh cycles, the DRAM drives DQS, DQS#, DQS1, and
DQS1# high to indicate it is in the BUSY state and unable to accept new
commands. Once the Auto Burst Refresh is complete and the DRAM returns
to the IDLE state, it drives the DQS signals low before placing them in a high
impedance state, signaling that it is ready to accept a new command.
Unidirectional, DDR Sampled, Input:
The STB pin is an input signal sampled by the Clock that provides multiple
functions. When the DRAM is in the IDLE state, STB is used to signify the
start of a cycle by marking the beginning of a Request Packet. During an
active cycle STB can be used to communicate address and command
information to the DRAM using a serial protocol. The STB signal timing is
center-aligned to the Clock: the Clock transitions during the middle of the STB
validity window.
VDD is the primary source of power for the DRAM. Nominal voltage please
refer to Operating Conditions. Lower voltages are supported with performance
degradations.

VDD

Power Supply

VDDQ

Power Supply

I/O power. Nominal value please refer to Operating Conditions

VDD1

Power Supply

Core Power Supply. Nominal value please refer to Operating Conditions

VSS

Ground

VSS is the ground supply connection.

VSSQ
ZQ

Ground

VSSQ is the ground supply connection.

Supply

Reference Pin for ZQ Calibration

Supply

Reference Voltage for Inputs

(Optional)

VREF

Note: Optional signals are metal options by requests.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
11

EtronTech
2

256Mb RPC DRAM®

Functional Description

2.1 Clocking/Timing
A free running system clock is provided via the CLK & CLK# pins on the DRAM. All system timing
signals are derived from this Clock or are sampled by it.

CLK
Input t
IH_STB
Buffer
Activate

CS#
tIS

tDQSS
tIS_STB tIH_STB

tIS_STB
Start
Cycle

STB
tCSS

tDH

tWPRE

Serial Packet

tWPST

DQS
tDS
DB[0:15]

RQ RQ

Parallel Request Packet
Figure 2-1. Request Packet Timing Relationships

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
12

EtronTech

256Mb RPC DRAM®

2.2 Commencing cycles from Idle State via Request Packet
When the DRAM is in the Idle state, the DB[0:15] receivers are de-energized to save power. The STB
signal is used to signify the start of an Active Cycle. The STB signal is driven low two clock cycles before
the system transmits a Request Packet on the DB pins. This energizes the DRAM’s DB[0:15] I/O circuits
and marks the beginning of a Request Packet.
STB is an input-only multifunction signal that is DDR-sampled by the Clock and is driven by the controller.
The phase relationship between STB and the Clock is shifted by 90 degrees (see Figure 2-1): the Clock
transitions in the middle of the STB validity window. Figure 2-1 shows a timing diagram illustrating the
phase relationship between the STB signal and the Request Packet at the start of a cycle and for
pipelined cycles.

2.3 Data Strobes: DQS, DQS#
The DQS signals are used to sample the DB[0:15] signals. The DQS signals are differential,
bidirectional and are source synchronous: the source of the DB[0:15] signals also drives the DQS
signals. Functionally they use the same preamble as DDR3: During Read Cycles the DRAM drives the
DQS signal low from the High-Z state followed by it toggling the DQS signal at the same frequency as
the Clock and edge-aligned with the data on subsequent Clock transitions. At the end of the read cycle
the DQS signal is placed into the High-Z state. A timing diagram showing the DQS behavior during a
read cycle is shown in Figure 12-2.
Like for DDR3, during Write Cycles DQS is driven high by the controller from the High-Z state followed
by it toggling at the same frequency as the Clock on subsequent bus samples. Instead of toggling in
phase with the DB[0:15] signals, the DQS signal transitions in the middle of the data eye, or offset 90
degrees from the DB[0:15] transition windows (also called “center aligned or quadrature relationship”)
during write cycles. A timing diagram showing the behavior of the DQS signals during a Write Cycle is
shown in Figure 12-5.
The DQS signals are also used for receiving Request Packets on the DB[0:15] signals. The timing
relationship to the DB signals is the same as for a Write Cycle.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
13

EtronTech

256Mb RPC DRAM®

2.4 Bandwidth and Minimum Core Transfer Quantities:
The high bandwidth DRAM features an external bus Clock operating up to 800MHz. Using DDR
signaling and a 16 bit wide interface, a peak external bus bandwidth up to 3.2GB/sec is attained. This
high bandwidth must be delivered by a DRAM core running no faster than 100MHz. As a result the
DRAM core has a 32 byte access size (256 bits) operating at a 100MHz rate (with a 800MHz Clock).
This 32 byte quantity is called a WORD, which is the minimum transaction quantum of data. Addressing
is at the WORD level, with a WORD being 256bits.
A minimum length read cycle will therefore consist of a 32 byte data WORD. Using a x16 bus and DDR
signaling it takes 8 bus clock cycles (10ns at 800MHz) to transfer the 32 byte WORD.
A Burst Read or Write cycle will consist of a request packet followed by one or more WORDs of data.
Table 2-1 shows the Byte numbering within a WORD transfer.
Table 2-1. Byte numbering within a WORD transfer
Clock Phase

DB[15:8]

DB[7:0]

H

Byte1

Byte0

L

Byte3

Byte2

H

Byte5

Byte4

L

Byte7

Byte6

H

Byte9

Byte8

L

Byte11

Byte10

H

Byte13

Byte12

L

Byte15

Byte14

H

Byte17

Byte16

L

Byte19

Byte18

H

Byte21

Byte20

L

Byte23

Byte22

H

Byte25

Byte24

L

Byte27

Byte26

H

Byte29

Byte28

L

Byte31

Byte30

Etron Technology, Inc.
Confidential and Proprietary

Cycle
Clock0

Clock1

Clock2

Clock3

Clock4

Clock5

Clock6

Clock7

Rev. 1.4, Oct. /2024
14

EtronTech

256Mb RPC DRAM®

2.5 Burst Read Cycle
A Burst Read cycle will read a sequential series of WORDS up to the Burst Count supplied in the
Request Packet, provided serial packets are not used to concurrently stream addresses to the device. A
minimum Burst Read would be a single WORD, or 32 Bytes.
There is an address counter on board the DRAM that is initially loaded with the address of the first Word
of the burst. The address counter is auto-incremented as each WORD is transferred, until the Burst
Count is reached. At that time the cycle is retired and the DRAM is returned to the ACT state.
Upon reaching a Page Boundary, the address counter is “wrapped” and the auto-incrementing continues
from the lower address.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
15

EtronTech

256Mb RPC DRAM®

2.6 Burst Write Cycle
A Burst Write Cycle will write a sequential series of WORDS up to the Burst Count supplied in the
Request Packet, provided serial packets are not used to concurrently stream addresses to the device. A
minimum Burst Write would be a single WORD, or 32Bytes.
The data field to be written is supplied at time based in part on the CAS Latency. Once the data has
begun transmitting, it is supplied in a continuous stream until the entire burst is satisfied.
There is an address counter on board the DRAM that is initially loaded with the starting address of the
burst. The address counter is auto-incremented as each WORD is transferred, until the Burst Count is
reached. At that time the cycle is retired and the DRAM is returned to the ACT state.
Upon reaching a Page Boundary, the address counter is “wrapped” and the auto-incrementing continues
from the lower address.
Similar to Read Request Packet, Write Request Packet includes the Op Code, Bank Address, Column
Address and Burst Count as Read Request Packet do.
Before the write data, two cycles of Byte Write Mask are transferred. Individual bytes can be written
using Write Masks transmitted in advance of the data packet. In Two clock cycles two 32-bit Write Masks
are transmitted at WL-2 and WL-1 cycles. The first Byte Write Mask cycle is applied to the beginning
word of a burst. The next clock cycle transfers a Byte Write Mask for the last word of a multi-word Burst
Write. The timing are shown in Figure 2-2, Figure 2-14, Figure 3-3 and Figure 12-5.
In a multi-word Burst Write the first Mask applies only to the first word in the Burst Write. The second
Mask applies only to the last word in a multi-word Burst Write. All other words in the burst are not
masked.
Bytes to be written have a “0” in the corresponding bit position in the Mask field. The byte numbering is
Little Endian: lower numbered bit positions correspond to lower numbered byte positions.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
16

EtronTech

256Mb RPC DRAM®

2.7 Byte Write Masking (DM)
Byte Masking provides a means to permit as few as one byte to be written in a 32byte word. A Write
Request Packet includes two additional 32 bit fields placed before first write data which contain the First
and Second Byte Mask Field respectively. When cleared, data is written, When set to “1” data is masked,
ie, NOT written in the corresponding byte position in the 32 byte word. The first byte returned on the
lower bits of the Data Bus is defined as Byte 0 of the 32Byte Word.
In a multi-word Burst Write the First Mask applies only to the first word in the Burst Write. The Second
Mask applies only to the last word in a multi-word Burst Write. All other words in the burst are not
masked. This offers an efficient way to handle data structures not aligned to 32 byte boundaries. See
Table 2-2.
Table 2-2. Byte Masking
Bit #
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

Sample 0

Sample 1

Sample 2

1st Word of write burst Mask
M0
M16
M1
M17
M2
M18
M3
M19
M4
M20
M5
M21
M6
M22
M7
M23
M8
M24
M9
M25
M10
M26
M11
M27
M12
M28
M13
M29
M14
M30
M15
M31

Sample 3

Last Word of write burst Mask
M0
M16
M1
M17
M2
M18
M3
M19
M4
M20
M5
M21
M6
M22
M7
M23
M8
M24
M9
M25
M10
M26
M11
M27
M12
M28
M13
M29
M14
M30
M15
M31

WL=12
CL=11

AL=1
tIS

CS#
CLK
WR

STB

NOP

NOP
tDQSS

DQS

>=tCSS (10ns)
tRPST

DB[15:0]

DM DM DM DM

WL-2 WL-1

Figure 2-2. Write Mask cycles after Serial Toggle R/W command (WL=12, AL=1, CL=11)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
17

EtronTech

256Mb RPC DRAM®

The Legal command sequences are defined.
Single PAR_WR: The first DM masks first write word and the second DM masks last write word when
Burst Count (BC) is satisfied.
PAR_WR  SER_WR  …  SER_WR  SER_CMD (BST, TG, REF): The first DM masks first write
word of PAR_WR and the second DM masks last write word of SER_WR when BST/TG/REF is issued.
PAR_WR  SER_REF: The first DM masks first write word and the second DM masks last write word
when REF is issued.
SER_TG  SER_WR  …  SER_WR  SER_BST: The first DM masks first write word after toggled
and the second DM masks last write word when BST is issued.
SER_TG  SER_WR  …  SER_WR  SER_BST+PRE: The first DM masks first write word after
toggled and the second DM masks last write word when BST+PRE is issued.
SER_TG  SER_WR  …  SER_WR  SER_TG: The first DM masks first write word after toggled
and the second DM masks last write word when SER_TG is issued.
Notes:
1. PAR_WR : Parallel Packet Write command
2. SER_WR : Serial Packet Write command
3. SER_TG : Serial Packet Toggle R/W command
4. SER_BST : Serial Packet Burst Stop command
5. SER_BST+PRE : Serial Packet Burst Stop with Bank Precharge command
6. SER_REF : Serial Packet Bank Refresh command

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
18

EtronTech

256Mb RPC DRAM®

2.8 Activate State
The device may be placed into the Activate state in 3 ways. In Activate state the internal clocking system
will enter 8-cycle clocking. The latencies between any parallel commands must be multiples of 8 tCK.
1) Completing a Burst Read or a Burst Write access and no Bank Pre Charge activity is under way
2) Completion of an Activation Command
3) After executing the Burst Stop command from a Serial Packet except for R/W Toggle

2.9 Idle State
The device may be placed into the Idle state in 4 ways. In Idle state the 8-cycle clock timing will be
released so the next command doesn’t need to follow 8-cycle clocking.
1) Completing a Pre Charge All Bank access
2) Completion of a Bank Pre Charge command when no other Bank is activated
3) Completing a Refresh access
4) Exiting the Reset state

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
19

EtronTech

256Mb RPC DRAM®

2.10 Reset State
The device may enter Reset State in either Parallel Mode or Serial Mode. During Reset State all internal
registers will be reset. After 5us DRAM will exit Reset State to Idle State. MRS should be applied to set
the DRAM internal registers.
tRESET 5us

VDD

>=tCSH(5ns)

CLK
tIH

CS#
STB

tMOD

tRP

DQS
DB[15:0]
Parallel Reset

PreCharge All

Exit Reset

MRS

Valid Command

Figure 2-3. Parallel Reset Entry & Exit

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
20

EtronTech
VDD

256Mb RPC DRAM®

tRESET 5us

CLK
CS#
8 Cycles
Serial Reset

STB

tIS_STB

NOP

tMOD

tRP

DQS
DB[15:0]
Burst Write
transfer

Excute
Exit Reset
Serial Reset

PreCharge All

MRS

Valid Command

Figure 2-4. Serial Reset Entry & Exit

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
21

EtronTech

256Mb RPC DRAM®

2.11 Power Down (PD) State
The device may enter Power Down State. During PD State CS# should keep at Low status. DRAM can
exit PD State by asserting CS# to High. The minimum PD period is defined as tCKE and the latency to
exit PD is tPXCSL.
CS# should be Keep L until tCKE
CS#

CLK
tIH tIS
STB
DQS
PD Entry
DB[15:0]

>=tCKSPE

>=tCKSPX

>=tPXCSL

>=tCKE
Figure 2-5. Power-Down Entry & Exit

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
22

EtronTech

256Mb RPC DRAM®

2.12 Deep Power Down (DPD) State
The device may enter Deep Power Down State. During DPD State CS# should keep at Low status.
DRAM can exit DPD State by asserting CS# to High. The minimum DPD period is defined as tDPD and
the latency to exit DPD is tINIT. After DPD Exit DRAM needs to re-initialize by applying Reset, Pre
Charge All command, MRS command and ZQ Calibration command.

tCSS

CS#

tRESET 5us
CLK
tIH tIS

tCSH

tIH

STB
8 Cycles
Serial Reset

8 Cycles
Serial Reset

DQS
DPD Entry

DB[15:0]

>=tCKSPE

>=tCKSPX

Parallel Reset

>=tINIT

>=tDPD

CS# should be Keep H until tINIT

A
Exit Reset

CS# should be Keep L until tDPD
CLK
CS#

tMOD

tRP

STB
DQS
DB[15:0]

A
Exit Reset

PreCharge All

MRS

ZQ Calibration

Figure 2-6. Deep Power-Down Entry & Exit

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
23

EtronTech

256Mb RPC DRAM®

2.13 On Chip Termination
The RPC DRAM supports parallel or series termination on chip termination resistors which are selectable
via mode-register (MRS). The resistance are the combination of the resistors as shown in Table 2-3. and
Table 2-4. The series termination (Zout) is defined by DB[12:9] at CLK rising edge and apply to all DQ and
DQS pins when reading out data. When DB[9] is set to "1" the Zout resistance is 23.7 ohm. Note that the
default setting for Zout is open. If Zout is not properly set to a valid value when setting MRS then the data
will not be then there will be no data on the DQ pins.
The parallel termination for DQ and DQS pins (ODT) is defined by DB[15:13] at CLK rising edge. ODT
function is enabled by CS# pin going low state and controlled by mode register settings. ODT function is
not supported in Refresh, in Deep Power Down, in Power Down (mode register option) and during read
operation.
Termination for STB pin (STBODT) is defined by DB[12] at CLK falling edge, as shown in Table 2-5.
STBODT is always enabled when it's set to "1".

Table 2-3. Zout Resistance Selection Matrix
23.7Ω

Open
(default)

27.7Ω

36Ω

40Ω

60Ω

51.4Ω

90Ω

120Ω

DB9

1

0

0

0

0

0

0

0

0

DB10

X

0

1

0

1

0

1

0

1

DB11

X

0

1

1

0

0

1

1

0

DB12

X

0

1

1

1

1

0

0

0

MRS

CLK

Table 2-4. ODT Resistance Selection Matrix
Open
(default)

13.85Ω

18Ω

20Ω

30Ω

25.7Ω

45Ω

60Ω

DB13

0

1

0

1

0

1

0

1

DB14

0

1

1

0

0

1

1

0

DB15

0

1

1

1

1

0

0

0

MRS

CLK

Table 2-5. STBODT Resistance Selection Matrix
MRS

CLK

STBODT
0

Disable ODT of STB (default)

1

Always enable ODT of STB

DB12

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
24

EtronTech

256Mb RPC DRAM®

Zout
23.7

c

DB
Pin

90 ohms

DB
Pin

120
90

90

120

90

60

120

60

60

ODT
ASIC

DRAM OCT

Figure 2-7. Point to Point Signaling Environment using Parallel or series termination on DRAM

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
25

EtronTech

256Mb RPC DRAM®

tODTRoff: Asynchronous Rtt turn-off latency after the rising edge of read command.
tODTRon: Asynchronous Rtt turn-on latency after the rising edge of read burst end.
tODToff: Asynchronous Rtt turn-off delay from CS# input.
tODTon: Asynchronous Rtt turn-on delay from CS# input.
tODTd: Rtt disable delay from power down entry.
Table 2-6. On-Die Termination
Symbol

Min.

Max.

Unit

tODTRoff

(RL-2) + tLZ(DQS)(min)

(RL-2) + tDQSCK(max)

ns

tODTRon

tDQSCK(min) + 3

tDQSCK(max) + 3

ns

tODToff

1.75

3.5

ns

tODTon

1.75

3.5

ns

12

ns

tODTd

Read End

CS#
tIS

CLK
RL-2

STB

>=tCSS(10ns)

DQS#
DQS

tDQSCK

DB

RD

ODT

ODT OFF
tODTon(min)

CMD

E0 00 E1 01 E2 02 E3 03 E4 04 E5 05 E6 06 E7 07

tODTROff(max)
tODTROff(min)

tDQSCK

ODT ON

ODT OFF

ODT ON
tODTRon(min)
tODTRon (max)

tODTon(max)

Figure 2-8. ODT Function, Parallel Read (CL = 10, BC = 0)

Internal
PD
CS#

tIS

tIS

CLK
STB
DQS#
DQS
DB
ODT

>=tCSS(10ns)
tODTon(min)
PD

tODTon(max)
ODT OFF

tODTd

ODT ON

ODT OFF

Figure 2-9. ODT Function, Power Down Mode, ODTPD = 0

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
26

EtronTech

256Mb RPC DRAM®

Internal
PD
CS#

tIS

tIS

CLK
STB
DQS#
DQS
DB
ODT

>=tCSS(10ns)
tODTon(min)

tODToff(min)
PD

tODTon(max)
ODT OFF

tODToff(max)

ODT ON

ODT OFF

Figure 2-10. ODT Function, Power Down Mode, ODTPD = 1

Internal
REF

tIH

CS#
tIS

CLK
STB

>=tCSS(10ns)

>=tCSH(5ns)

DQS#
DQS
DB
ODT

tODTon(min)
tODTon(max)

REF

ODT OFF

ODT ON

tODToff(min)
tODToff(max)
ODT OFF

Figure 2-11. ODT Function, Refresh Mode

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
27

EtronTech

256Mb RPC DRAM®

2.14 UTR (Utility Register Read)
Utility Register Read (UTR) function is used to Read out a predefined system timing calibration bit
sequence. The basic concept of the UTR is shown below.

Memory Core
(all banks precharged)
UTREN

Utility register
Pre-defined data for Reads

DB, DQS, DQS#

Figure 2-12. UTREN Block Diagram

To enable the UTR, a Utility Register (UTR) command must be issued with UTREN = 1, as shown in Table
7-1. Prior to issuing the UTR command, all banks must be in the idle state (all banks precharged and tRP
met). Once the UTR is enabled, any subsequent RD commands with defined Burst Count (BC) will be
redirected to the Utility Register. The resulting operation, when a RD command is issued, is defined by
UTR bits [5:4] (UTROP0&UTROP1) when the UTR is enabled as shown in Table 7-6. When the UTR is
enabled, only RD commands are allowed until a subsequent UTR command is issued with the UTR
disabled (UTREN = 0). Note that Power-Down mode, Self-Refresh, and any other non-RD command is
not allowed during UTR enable mode. Serial command is not allowed in the UTR Read Mode, either. The
RESET function is supported during UTR enable mode.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
28

EtronTech

256Mb RPC DRAM®

CS#
CLK
STB
DQS
tMOD

RL

DB[15:0]
UTREN = 1

RD

BC
Predefined
Pattern

A

CS#
CLK
STB
DQS
tMOD
DB[15:0]
A

UTREN = 0

VALID

All bank should be Idle (All bank precharged).
Only PAR-RD. PAR-UTR. And PAR-RST is supported during UTR enable mode.
SER-CMD is not allowed.
DB setting at PAR-RD:
BC: Set burst count
RL= AL + CL, AL = 1

Figure 2-13. UTR Timing

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
29

EtronTech

256Mb RPC DRAM®

2.15 Cycle Templates:
Cycle templates for operations commencing from the Idle State are shown in Figure 2-14 Pages are
opened using an Activate Command. Activate commands may only be issued to precharged Banks.
Burst Read or Burst Write cycles are assumed to access an open page. DRAM core timing parameters
are listed in Table 11-3.

tPPD
Row Cycle
Timings

Parallel or
Serial

tPPD
tRAS

tRRD

Activate
Bank A

tPPD

tRCD

Activate
Bank B

tRCD

tPPD
tRP
tRC

R or W
Bank A

Pre Charge
Bank A

Activate
Bank A

RL = AL + CL

Q15

Q14

Q13

Q12

Q9

Q11

Q8

Q10

Q7

Q6

Q5

Q4

Q3

Q2

Read
Bank A

Q0

Activate
Bank A

Q1

Burst Read

Minimum Read Data Packet
(16 bus samples)=1 "Word”

WL = AL + CL

tRCD

D15

D14

D13

D12

D11

D10

D9

D8

D7

D6

D5

D4

Write
Mask WL-1

D3

WL-2

D2

Write
Bank A

D1

Activate
Bank A

D0

{
{

M0L
M0H
M1L
M1H

Burst Write

Minimum Write Data Packet
(16 bus samples)=1 "Word”

Figure 2-14. Cycle Templates

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
30

EtronTech
3

256Mb RPC DRAM®

Command Description and Operation

3.1 Addressing for Parallel Mode Operation:
The address used in Burst Read and Burst Write cycles is stored in an address counter. At the beginning
of a memory cycle, the address counter is loaded with a starting address specified in the Request
Packet. As each word of the cycle is transferred the counter is auto-incremented. If this auto-incremented
address crosses a page boundary then the address “wraps” around the page boundary and continues
auto-incrementing until the full burst length is transferred: all within the same page. Once the full data
burst has transferred the DRAM is returned to the ACT state.

3.2 STB Pin: Serial Mode Addressing and Control:
Once the DRAM is performing an Parallel Read or Write Transfer Cycle, the STB signal can be used to
transfer selected commands and addressing information to the DRAM in a serial 16 bit format called a
Serial Packet. Several commands are supported by the Serial Packet. The supported commands are
Burst Read and Burst Write, Pipelined Activate, Reset, and Utility. Under the Utility command, various
options are supported. These options are RW Toggle, Burst Stop with/without selective Bank Precharge,
Selective Bank Auto Burst Refresh and Pipelined Bank Precharge. If Auto Burst Refresh is set, all banks
will be Auto Precharged and the Bank0 - Bank3 specified Banks are to be Auto Burst Refreshed. If
Pipelined Precharge is set, then any Bank0-Bank3 bits set to 1 instruct those Banks to be Precharged.
Pipelined Bank Precharge will precharge the banks indicated by the Bank 0-3 bits without terminating
the burst. RW Toggle causes all Bank bits and Auto Burst Refresh bits to be ignored and only the Burst
mode is changed: Reads switch to Writes or vice versa.
Serial Packets are effective when data transfer is ongoing. If no Serial Read or Write commands are
issued before meeting burst count of Parallel Read or Write, Serial Mode will be stopped. On the other
hand, if a Serial Read or Write is issued then the Serial Mode will not be stopped until receiving Burst
Stop or Refresh commands.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
31

EtronTech

256Mb RPC DRAM®

3.3 Cycle Start and Command/Address Streaming via STB Pin:
During the Idle State if the STB signal is driven low before a Clock rising edge, the device exits the idle
state and must be supplied with a Parallel Request Packet. The Request Packet is read from DB[0:15]
signals on the clock rising and falling edge two cycles after STB goes Low. An 1-cycle or longer DQS
preamble should be issued before the Request Packet. On the same rising edge of the clock is the
beginning of a Serial Packet. During the next 8 sequential clock cycles a full Serial Packet is received on
the STB pin. Each subsequent 8 clock cycle period another Serial Packet is received, continuing in this
manner until the burst cycle is retired. The Serial Packet is therefore synchronized to be sampled on
Clock cycle 0, 8, 16, 24 …etc of the current Burst cycle.
The Parallel Request Packet can be issued one at a time, contiguous Parallel Request Packets is illegal.
SOC should wait for meeting tPPD and/or other timing constraints before issuing the next Parallel
Request Packet. If the Parallel Request Packet is read or write command, which means it will enter
Serial Packet Mode, the next Parallel Request Packet should wait for end of serial operations and
entering Idle State.
The DQS pairs must be driven Low-Z to perform the preamble. The DQS should keep at Low-Z state
until fulfills tWPST at the end of the Request Packet.
The Serial Packets are used to provide commands and address information to the DRAM via the STB
pin using a Serial format. This is called Address Streaming Mode. See Figure 3-1.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
32

EtronTech

256Mb RPC DRAM®

CLK

B15

B14

B13

B12

B9

B11

B8

B10

B7

B6

B5

B4

B3

B1

B0

S-CMD 1

STB

B2

Serial Packet

CS#

S-CMD 2

S-CMD 3

DQS

Read Latency RL

Read Data from Bank A

DB[15:0]
P-CMD
Read Bank A

Execute P-CMD

Execute S-CMD 1

Figure 3-1. Burst Read to Serial Command
During Address Streaming Mode the Serial Packet can be used to provide addressing information for
random addresses for Burst Read and Burst Write cycles. It can also be used to send Activate or
Precharge commands to any Bank not currently being accessed. These Activate commands execute
concurrent with any Burst Read or Burst Write activity underway. Only one Activate command can be
outstanding at any given time.
Note that any bank and any column can be specified in the Address Streaming mode. It is possible to
switch banks or to continue reading/writing from the same bank. Once a random address is captured
from the STB pin, it is used to load the auto-incrementing address counter as the source for subsequent
addresses if no further serial addresses are supplied. Once Serial Addressing is used, the burst count
counter no longer controls the length of the burst. The cycle can only be retired via the Burst Stop or
Refresh command in that case.
Besides data streaming, more functions can be issued by Serial Utility, as shown in Table 7-8. The data
streaming can be and only be stopped by BST (Burst Stop) with or without PRE or REF. Banks can be
precharged individually or together. Read operation can be toggled to Write and vice versa. And Serial
Reset is available via Serial Utility.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
33

EtronTech

256Mb RPC DRAM®

3.4 Serial Packet Sampling Format
Clock

8 Clock groups

8 Clock groups

8 Clock groups

8 Clock groups

DB [0:15]
STB
STB Pin Legend:
: Cycle Start from Idle state
: Opcode in Serial Packet
: Rest of Serial packet
DB [0:15] Legend:
: Paralle Write or Read Request Packet
: Data transferred to/from DRAM

Figure 3-2. Serial Packet Sampling

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
34

EtronTech

256Mb RPC DRAM®

3.5 Toggling Read/Write Mode:
The Utility Toggle RW command allows a Burst Read to be converted into a Burst Write without returning
to the idle state. When the command is issued during a Burst Read Cycle several Bubble NOP and a
Serial Burst Write Command must immediately follow. The number of Bubble NOP is shown in Table 3-1.
Under the Serial Burst Write Command First and Last Byte Write Masks are transmitted over the DB
[0:15] signals commencing in a specified timeslot during the r/w bubble and just before the write data.
The DQS signals are driven by the controller during the Mask transfer in a quadrature relationship like
used for Write Cycles or Request Packets. See Figure 3-3.
If the device is performing a Burst Write and the Utility Toggle RW command is issued, the Burst Write is
interrupted and converted to a Burst Read Cycle. Immediately following the Utility Toggle RW command
must be some NOP commands and a Burst Read Command. The NOP commands form the bubble
cycles to prevent data contention. The number of Bubble NOP is shown in Table 3-1. The Burst Read
Cycle may address any Column address in any Active Bank.
The Burst is resumed after a Serial Packet is issued following the Utility Toggle command. The Serial
Packet specifies the bank and column addresses from which the burst is to resume in the new operating
mode. Note that any column address in any open page can be selected for the resumption of the burst
process.
Table 3-1. Bubble NOPs for Toggle Read/Write command at different CL
CL
3~4
5 ~ 12
13 ~ 16

Read toggle to Write (tRTW)
0
1
2

Etron Technology, Inc.
Confidential and Proprietary

35

Write toggle to Read (tWTR)
0
1
2

Rev. 1.4, Oct. /2024

EtronTech

CLK

256Mb RPC DRAM®

8 Clks

CS#

8-cycles Serial CMDs

Tog

STB

NOP

DQS

8 Clks

DB[15:0]
Hidden Actions

NOP

W0

NOP

NOP

NOP

Tog

NOP

R1

Z

BL16
Serial Read Burst Transfer

Z

Z

Mask
by M1

Mask
by M0

R2W Bubbles

Write Burst Transfer

Note : The number of R2W & W2R Bubbles
are specified in Table 3-1

M0L
M0H
M1L
M1H

Write Mask

NOP

NOP

NOP

Z

Z

Z

Z

W2R Bubbles

Read Burst

Last Word of
Write Burst
First Word of
Write Burst

Figure 3-3. Toggle Read/Write

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
36

EtronTech

256Mb RPC DRAM®

3.6 Retiring Address Streaming Cycles:
Once Address Streaming is enabled, the device continues bursting using the addressing computation
rules described above until a Burst Stop command is issued via the STB signal. Any refresh cycles in
process will be finished and then the device returns to the Idle State. If no refresh cycles are in operation,
the next timeslot the DRAM will be placed into the Idle state.

3.7 Pipelined Activation:
The serial protocol used for Address Streaming via the STB signal also supports Pipelined Activation.
Pipelined Activation permits row addresses in a specified Bank to be activated while concurrently
reading or writing open pages in other banks. Note that the tRCD parameter must be met before using
any activated page, irrespective of it being activated via a Pipelined Activate or via a Request Packet.
Only one bank can be activated at a time using pipelined activation. Multiple banks can be activated one
after another via the Serial Packet. In this way all four banks can each have an open page. Using
Address Streaming combined with concurrent page precharge and activation any address in the DRAM
can be accessed in Address Streaming mode and the burst can run for any duration.
An assortment of Address Streaming and Pipelined Activation cycles are schematically illustrated in
Figure 3-4 below. In this case Bank 0 is Burst Reading while Bank 1 received a Burst Read command.
The bus changed to transfer Bank 1 data. During Bank 1’s burst read Bank 0 received a pipelined
Precharge command followed by a pipelined Activation command. Bank 1 kept sequential burst until
receiving a Bank 0 Burst Read command. Bank 1 retired data bus to Bank 0 and did pipelined
Precharge and Activation as well for next contiguous burst transfer.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
37

EtronTech

256Mb RPC DRAM®

Read
CLK

8 Clks
Keep High

CS#
8-cycles Serial CMDs
STB

NOP

B1

NOP

P0

NOP

A0

NOP

B0

NOP

P1

NOP

A1

NOP

DQS
Hidden Actions
DB[15:0]

PreC 0

Act 0

PreC 1

BL16

Bank 0 Burst Transfer

Bank 1 Burst Transfer

Bank 0 Burst

Write
CLK

CS#

8 Clks
Keep Low

8-cycles Serial CMDs
STB

NOP

B1

NOP

P0

NOP

A0

NOP

B0

NOP

P1

NOP

A1

NOP

DQS
PreC 0

Hidden Actions
DB[15:0]

Act 0

PreC 1

BL16

Bank 0 Burst Transfer

Bank 1 Burst Transfer

Bank 0 Burst

Figure 3-4. Seamless Burst Transfer (2 Bank Interleave)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
38

EtronTech

256Mb RPC DRAM®

3.8 Address / Command Decoding and CAS Latency
There is a finite latency required to assemble and decode addresses and commands received via
Request Packets or Serial Packets. There is also a finite latency, also called as CAS Latency (CL),
required for data transfer into or out of the memory core. From an absolute time perspective these
latencies remain constant versus frequency. But from a Clock cycle perspective the latency values are
variable with respect to Clock frequency.
Therefore for a given Clock frequency there is a programmable pipeline latency parameter contained in
the Mode Register that establishes the relative timing as to when received packets become operable.
For a Request Packet this latency is measured from the end of the Request Packet and for Burst Read
or Burst Write Cycles this establishes the time the DB[0:15] signals drive the first two bytes of the first
Word of the data requested by the burst operations.
For Serial Packets, the latency is measured from the end of the last bit of the Serial Packet and also sets
the time the DB[0:15] pins drive the first two bytes of the first Word of the data requested by the burst
operations.

3.9 Instruction Formats
The format for the Request Packet is shown in Table 7-1. There are several operation codes accessible
via the Request Packet: Burst Read, Burst Write, Mode Register Set, ZQ calibration, Utility Register
Read, Reset, Power Down, Deep Power Down, Activate, Precharge and Auto Burst Refresh.
The interpretation of address information is context sensitive depending on the operation commanded.
For any Burst Read or Burst Write cycle, they are interpreted as Column Address pins. For Burst Refresh
or Activate commands they are interpreted as Row Addresses.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
39

EtronTech

256Mb RPC DRAM®

3.10 Burst Count and Burst Length
Burst transfer lengths are set by the Burst Count (BC[0:5]) field contained within the Request Packet. A
value of “0” corresponds to a single 32 byte quantity being transferred (ie a Word). A burst can therefore
range from 1 to 64 32-byte Words. The Burst Count only controls burst accesses unmodified by Serial
Packets, if the Address Streaming mode is activated during a burst (other than a Pipelined Activate),
then the Burst Count no longer controls the end of the cycle. In that case the DRAM cycle is ended by
using the Burst Stop command via the STB pin. If a Pipelined Activate is issued via the STB pin during a
Read Burst or Write Burst with no other Serial Packets supplied to the DRAM, the Burst Count
parameter remains in control of the burst length. Burst Count is defined is Table 7-3.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
40

EtronTech

256Mb RPC DRAM®

3.11 ZQ Calibration Command
The ZQ_CAL command is used to initiate the ZQ calibration command. This command is used to
calibrate the output driver impedance and on-die termination across process, temperature, and voltage.
RPC devices support ZQ calibration.
There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS.
tZQINIT is for initialization calibration; tZQRESET is for resetting ZQ to the default output impedance;
tZQCL is for long calibration(s); and tZQCS is for short calibration(s). The codes are defined in Table 7-4.
The initialization ZQ calibration (ZQINIT) must be performed for RPC. After initialization, the ZQ
calibration long (ZQCL) can be used to recalibrate the system to increase the accuracy of the output
impedance. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and
voltage drift in the system. The ZQ reset command (ZQRESET) resets the output impedance calibration
to its default accuracy. This command is used to ensure output impedance accuracy when ZQCS and
ZQCL commands are not used.
One ZQCS command can effectively correct at least 1.5% (ZQCorrection) of output impedance errors
within tZQCS for all speed bins, assuming the maximum sensitivities specified are met. The appropriate
interval between ZQCS commands can be determined from using these tables and system-specific
parameters.
RPC devices are subject to temperature drift rate (Tdriftrate) and voltage drift rate (Vdriftrate) in various
applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands,
apply the following formula:
ZQCorrection
(Tsens x Tdriftrate) + (Vsens x Vdriftrate)

Calibration Interval

Where Tsens = MAX (dRONdT) and Vsens = MAX (dRONdV) define temperature and voltage sensitivities.
For example, if Tsens = 0.75%/°C, Vsens = 0.20%/mV, Tdriftrate = 1°C/sec, and Vdriftrate = 15mV/sec,
then the interval between ZQCS commands is calculated as:

1.5
(0.75 x 1) + (0.20 x 15)

0.4s

A ZQ calibration command can only be issued when the device is in the idle state with all banks
precharged. ODT shall be disabled. No other activities can be performed on the data bus and the data
bus shall be un-terminated during calibration periods (tZQINIT, tZQCL, or tZQCS). The quiet time on the
data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQ
RESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at
any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.
In systems sharing a ZQ resistor between devices, the controller must prevent tZQINIT, tZQCS, and
tZQCL overlap between the devices. ZQ RESET overlap is acceptable.
ZQ External Resistor Value, Tolerance, and Capacitive loading, In order to use the ZQ calibration function,
a 240 ohm ±1% tolerance external resistor connected between the ZQ pin and ground. The single resistor
can be used for each DRAM or one resistor can be shared between two DRAMs if the ZQ calibration
timings for each DRAM do not overlap. The total capacitive loading on the ZQ pin must be limited.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
41

EtronTech
4

256Mb RPC DRAM®

Power-Up Initialization
1) Apply power
- All inputs may be undefined
- The power voltage ramp time between 300 mV to VDDmin must be no greater than 200 ms
- During the ramp, VDD > VDDQ and (VDD - VDDQ) < 0.3 volts or VDD and VDDQ are driven from a
single power converter output
- At all time VDD1 must be equal to or larger than VDD.
- The voltage levels on all pins other than VDD1, VDD, VDDQ, VSS, VSSQ must be less than or
equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the
other side
2) Clocks (CK, CK#) need to be started and stabilized for at least 200us
- Both CS# and STB should keep at High
3) Enter PU RESET State
- PU Reset Entry includes one Parallel Reset and consecutive two Serial Reset commands as shown
in Figure 4-2
- Minimum duration 5 us
- During this time, the DRAM will start internal state initialization.
4) Setup DRAM Mode Register
- Apply Pre Charge All command
- Apply MRS command. Note that Zout default setting is open, so it must be set as a non-zero value,
otherwise there will be no output from DRAM.
- Apply ZQ Calibration command.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
42

EtronTech

256Mb RPC DRAM®

Power Ramp
Up <200ms

VDD

tRESET 5us

CLK

tCSH tIH

CS#

tCSS

Clock Stable
>200us

8 Cycles
Serial Reset

8 Cycles
Serial Reset

STB
DQS
DB[15:0]

Parallel Reset

A
Exit Reset

VDD
CLK
CS#

tZQINIT

tMOD

tRP

STB
DQS
DB[15:0]

A
Exit Reset

PreCharge All

MRS

ZQ Calibration

Valid CMD

Figure 4-1. Power-Up Initialization Sequence

tCSH

CS#

tIH

CLK
8 Cycles Serial Reset CMD

8 Cycles Serial Reset CMD

STB
DQS
DB[15:0]
Parallel Reset CMD

Figure 4-2. Power-Up Reset Entry

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
43

EtronTech
5

256Mb RPC DRAM®

Refreshing the DRAM Memory Array
Every row address in the memory must be accessed at least once within a 64 millisecond period to
guarantee reliable data retention. This period of time is called the Refresh Interval. At higher temperatures
and or at lower operating voltages the Refresh Interval will be derated.
Some applications may guarantee that any memory cells storing valid data are accessed within the
Refresh Interval. Furthermore applications such as a Panel Self Refresh frame buffer may not need to
retain data when placed into a low power state, such as when the screen is blanked while in power
savings states. In both of these scenarios, it is unnecessary for the DRAM to run Refresh Cycles. In
other cases Refresh Cycles will be required to guarantee reliable data retention.
There are two types of Refresh Modes – One Shot Mode or Loop Mode, that are defined by MRS
CSRFX bit. During refresh both DQS and DQS# will be driven “High” to indicate BUSY. In One Shot
Mode no command can be applied to DRAM in BUSY time. In Loop Mode CS# can be driven low pulse
to indicate Exit Refresh. The refresh period tREFi is defined by REFOP0 and REFOP1.
Setting REFOP0=0 and REFOP1=0 is Fast Refresh (FST RF) condition. The refresh period tREFi is
100ns when entering Refresh state. OneShot Refresh Mode with Fast Refresh period is similar to Auto
Refresh for standard DRAM except it is burst refreshing full specified banks in one command.
Setting REFOP0=1 and REFOP1=0 is Low Power Refresh (LP RF) condition. The refresh period tREFi
is 3.2us when entering Refresh state. Loop Refresh Mode with Low Power refresh period is similar to
Self Refresh for standard DRAM except that DRAM will complete to refresh all specified banks when
detecting CS# Low pulse to indicate Exit Refresh command. Note that under LP RF condition to refresh
four full banks will take 64ms. If the temperature Tcase > +85°C then it will violate the 32ms refresh time
and cause data lose.
Setting REFOP1=1 is not defined.
Note: It is constraint to refresh only one or two banks when setting REFOP0=1 and REFOP1=0 at
temperature Tcase > +85°C condition. The data in banks not selected to refresh might be lost after
expiring data retention time.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
44

EtronTech

256Mb RPC DRAM®

5.1 One Shot Mode Refresh:
If defined CSRFX=0 in MRS, the DRAM Refresh Type will be One Shot Mode. When receiving Refresh
command no matter in Parallel Mode or Serial Mode, it will precharge all banks first and then refresh
specified banks only one time before exiting to Idle State. When refresh is going on both DQS and DQS#
will be driving High to indicate BUSY. If the refresh is completed both DQS and DQS# will be driven Low
pulse before releasing to Hi-Z state.

CS# should be kept H after tCSH until tRFQSd
CS#
CLK
>=tCSS (10ns)

STB

>= tCSH

DQS#
DQS

tRFQSd

tRFQSL

REF

DB

Exit after finishing one loop of
refreshing specified banks

Figure 5-1. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state

CS#
RL= AL+CL
CLK
STB

NOP

8 cycles

8 cycles

RD

REF

tDQSCK

tRFQSd

DQS#
DQS

tRFQSL
E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB

Exit after finishing one loop of
refreshing specified banks

Figure 5-2. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Read Burst state

CS# should be kept H after tCSH until tRFQSd
tIH
CS#
WL= AL+CL

nWR

CLK
STB

NOP

8 cycles

8 cycles

WR

REF

>=tCSH

DQS#
DQS

tRFQSL
E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB

tRFQSd
Exit after finishing one loop
of refreshing specified banks

Figure 5-3. SER-OS_REF, Entry and Exit of OneShot Refresh in Serial Write Burst state

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
45

EtronTech

256Mb RPC DRAM®

5.2 Loop Mode Refresh :
If defined CSRFX=1 in MRS, the DRAM Refresh Type will be Loop Mode. When receiving Refresh
command no matter in Parallel Mode or Serial Mode, it will precharge all banks first, then the device will
continuously refresh all specified banks back and forth until receiving Exit Refresh signal. CS# should
keep “High” during refresh time and drive low pulse to indicate Exit Refresh. After receiving Exit Refresh,
the DRAM will complete refreshing all specified banks before exiting. No command can be applied
before DRAM fully exit refresh condition, that is, tPXCSL after both DQS/DQS# are driving from High to
Low pulse and then releasing to Hi-Z state.

Only after tRFQSd could pull CS# low pulse to exit Loop Refresh

>=tCSLR

CS# should be kept H after tCSH until tRFQSd
CS#
CLK
STB

>=tCKSPX

>= tCSH
>= tCKSPE

>=tCSS (10ns)

DQS#
DQS

>=tPXCSL
tRFQSd

tRFQSL

REF

DB

1st CLK rising edge after DQS and DQS# go low

Figure 5-4. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state

Only after tRFQSd could pull CS# low pulse to exit Loop Refresh

>=tCSLR

CS#
RL= AL+CL

tCKSPE

tCK

CLK
STB

NOP

8 cycles

8 cycles

RD

REF

DQS#
DQS

>=tCKSPX
tRFQSd

tDQSCK

>=tPXCSL

tDQSQ

tRFQSL

E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB

1st CLK rising edge after DQS and DQS# go low

Figure 5-5. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Read Burst state

CS# should be kept H after tCSH until tRFQSd
tIH

Only after tRFQSd could pull CS# low pulse to exit Loop Refresh

>=tCSLR

CS#
WL= AL+CL

nWR

CLK
STB

NOP

8 cycles

8 cycles

WR

REF

>=tCKSPX
>=tCSH

DQS#
DQS

tCKSPE
>=tPXCSL
tRFQSd

E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB

tRFQSL

1st CLK rising edge after DQS and DQS# go low

Figure 5-6. SER- Loop_REF, Entry and Exit of Loop Refresh in Serial Write Burst state

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
46

EtronTech
6

256Mb RPC DRAM®

Multi Rank
RPC DRAM supports Dual Rank configurations, that is, 2 DRAMs sharing the same data bus. Because
the RPC DRAM uses the Data Bus to transport parallel commands, the commands are differentiated by
each DRAM having a unique CS# and STB# signal. In a two-rank configuration, when RPC_A
completes a Read/Write parallel command, the controller drives CS_A# to the High state, After satisfying
the hold time spec (tIH), the second RPC can now be accessed by driving CS_B# Low no sooner than
the next clock cycle. Then STB_B# is driven Low on the following clock cycle to transmit the parallel
command to RPC_B. If the controller is accessing one of the two RPCs, the other RPC has to wait for all
active transfers to complete and tCSS spec satisfied before it can receive valid commands.
Operations resulting in data being read from the RPC DRAM can be issued only to one RPC DRAM at a
time (Burst Read and UTR-R) to avoid bus contention. All other operations can be dispatched via the
Parallel Command Protocol to both RPC DRAMs at the same time.

STB_A

tIS
CS#_A

tIS
CLK

tIS
STB_B
CS#_B

tIH
tCSS (10ns)

tIH

tCSS (10ns)

tCSH (5ns)

tIS

tCSH (5ns)

tCSS (10ns)

tCSH (5ns)

tIH

tIH

tCSS (10ns)

tCSH (5ns)

DQS
DQS#
DB[15:0]
Activate

Precharge

Activate

Precharge

Figure 6-1. Parallel Active_A to Parallel Active_B and Parallel Precharge_A to Parallel Precharge_B

STB_A

tIS
CS#_A
CLK

tIS
STB_B
CS#_B

RL

tCSS (10ns)

tDQSCK

tDQSCK

RL

tCSS (10ns)

tDQSCK

DQS
DQS#
E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB[15:0]
Read

Last burst

Read

Figure 6-2. Parallel Read_A to Parallel Read_B

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
47

EtronTech

256Mb RPC DRAM®

STB_A
CS#_A

tIS
CLK

STB_B

tIS

CS#_B

WL

tCSH (5ns)

tCSS (10ns)

tIH
tCSS (10ns)

WL

DQS
DQS#
DB[15:0]

DM DM DM DM E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

Write

DM DM DM DM E0 O0 E1 O1 E2 O2 E3

Write

Last burst

Figure 6-3. Parallel Write_A to Parallel Write_B

STB_A

RD or NOP

tIS

BST

CS#_A

CLK

STB_B

tIS
CS#_B

tCSS (10ns)

RL

tDQSCK

tDQSCK

tCSS (10ns)

RL

tDQSCK

DQS
DQS#
DB[15:0]

E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7

E7 O7

Read

Read

Figure 6-4. Parallel Read_A and Serial Read_A to Burst stop_A and Parallel Read_B

STB_A

WR or NOP

BST

tIS

CS#_A
CLK

STB_B

tIH tIS

CS#_B

tCSS (10ns)

tCSH (5ns)

WL

tCSS (10ns)

tCSH (5ns)

WL

DQS
DQS#
DM DM DM DM E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB[15:0]

E7 O7

DM DM DM DM E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

Write

Write

Figure 6-5. Parallel Write_A and Serial Write_A to Burst Stop_A and Parallel Write_B

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
48

EtronTech

256Mb RPC DRAM®

Only after tRFQSd could pull CS# low pulse to exit Loop Refresh

>=tCSLR

CS# should be kept H after tCSH until tRFQSd
CS#_A
STB_A
CLK

tIS
CS#_B
STB_B

>= tCSH
>=tCSS (10ns)

>=tCKSPX

>= tCKSPE

tCSS (10ns)

>=tPXCSL

DQS#
DQS

tRFQSd

tRFQSL

REF

DB

Valid

1st CLK rising edge after DQS and DQS# go low

Figure 6-6. PAR-Loop_REF, Entry and Exit of Loop Refresh in Idle or Standby state

CS# should be kept H after tCSH until tRFQSd
CS#_A
STB_A
>= tCSH
CLK
tIS
CS#_B
STB_B
tRFQSd

>=tCSS (10ns)

tCSS (10ns)

DQS#
DQS
tRFQSL

REF

DB

Valid

Exit after finishing one loop of
refreshing specified banks

Figure 6-7. PAR-OS_REF, Entry and Exit of OneShot Refresh in Idle or Standby state

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
49

EtronTech
7

256Mb RPC DRAM®

Parallel/Serial Packet Formats & Op-code Assignments
Table 7-1. Parallel Packet Command Truth Table
Command

CLK
CKn-1

CKn

CS#

DB Pins
15

0

ACT

0

WR

11

ODT
PD

10

CSR
FX

0

CA4

0

CA9

CA8

CA7

0

CA6

CA5

CA4

0

CA9

CA8

CA7

DM1
O3
DM1
O3
DM1
O3
DM1
O3

DM0
O3
DM0
O3
DM0
O3
DM0
O3

DM1
E3
DM1
E3
DM1
E3
DM1
E3

0

WL-1

0

(last DM)

0

RA10

RA9

1

0

0

1

0

RA6

RA5

RA4

BA1

BA0

1

0

1

RA3

RA2

RA1

RA0

0

BA1

BA0

0

0

0

BA1

BA0

0

0

1

DM0
E1
DM0
E1
DM0
E1
DM0
E1

DM1
O0
DM1
O0
DM1
O0
DM1
O0

DM0
O0
DM0
O0
DM0
O0
DM0
O0

DM1
E0
DM1
E0
DM1
E0
DM1
E0

DM0
E0
DM0
E0
DM0
E0
DM0
E0
0

0

X
DM0
E3
DM0
E3
DM0
E3
DM0
E3

DM1
O2
DM1
O2
DM1
O2
DM1
O2

DM0
O2
DM0
O2
DM0
O2
DM0
O2

0

DM1
E2
DM1
E2
DM1
E2
DM1
E2

DM0
E2
DM0
E2
DM0
E2
DM0
E2

DM1
O1
DM1
O1
DM1
O1
DM1
O1

DM0
O1
DM0
O1
DM0
O1
DM0
O1

DM1
E1
DM1
E1
DM1
E1
DM1
E1

BK3

BK2

BK1

BK0

X

1

0

X

BK1

BK0

X

1

1

0

BK3

0

BK2

X

REF
OP1

REF
OP0

0

0

X

0

1

0

0

X

0

0

1

X

0

X

0

X

0

1

0

0

X

1

0

1

0

0

1

0

0

1

1

X

0

0

Calibration

0

X
ZQC
OP1

ZQC
OP0

X
X

0

0

1

X
X

0

X

0
1

UTR
OP1

X

0

Etron Technology, Inc.
Confidential and Proprietary

2

0

BC

X

1

UTR

3

0

ZQ

RESET

4
CL

X

1

DPD Exit

5

BC

REF

DPD Entry

6

X

0

PD Exit

RA7

X

X

0

RA8

0

PD Entry

7
nWR

X

RA11

CA5

0

8

STB
ODT

X
CA6

WL-2

9

Zout

0

(1.st DM)

PRE

12

X

0

RD

13

ODT

0

MRS

14

UTR
OP0

UTR
EN

1
0

Rev. 1.4, Oct. /2024
50

EtronTech

256Mb RPC DRAM®

Table 7-2. MRS Truth Table
Command

CLK

DB Pins
15

14

13

12

ODT

MRS

0

ODT
PD

RL=AL*+CL
Write-only

CSR
FX

Zout

Write-only

Write-only

9

8

7

DB [5:3]

6

nWR

STB
ODT

5

4

3

CL
X

2

1

0

0

1

0
0

000: CL=8 (default)
001: CL=10
010: CL=11
011: Reserved
100: Reserved
101: Reserved
110: CL=3
111: Reserved

(*AL=1)

nWR

10
Zout

WL=RL
CL

11

DB [8:6]

DB [12:9]

000: nWR=4
001: nWR=6
010: nWR=7
011: nWR=8 (default)
100: nWR=10
101: nWR=12
110: nWR=14
111: nWR=16
xxx1: 23.7 ohm
0000: Open (output disabled, default)
0010: 120 ohm
0100: 90 ohm
0110: 51.4 ohm
1000: 60 ohm
1010: 40 ohm
1100: 36 ohm
1110: 27.7 ohm

ODT

Write-only

DB [15:13]

000: Open
001: 60 ohm
010: 45 ohm
011: 25.7 ohm
100: 30 ohm
101: 20 ohm
110: 18 ohm
111: 13.85 ohm

STBODT

Write-only

DB [12]

0: Disable ODT of STB (default)
1: Always enable ODT of STB

CSRFX

Write-only

DB [13]

0: Refresh specified BK once and return to idle state (default)
1: Continuously refresh specified BK until user mark CS# go low pulse

ODTPD

Write-only

DB [14]

0: ODT disabled by DRAM during PD (default)
1: ODT enabled by DRAM during PD

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
51

EtronTech

256Mb RPC DRAM®

Table 7-3. Burst Count Truth Table
Command

DB Pins

CLK

RD

WR

15

14

13

CA6

CA5

CA4

CA9

CA8

CA7

CA6

CA5

CA4

CA9

CA8

CA7

12

11

10

9

8

X

7

6

5

BC

4

3

2

1

0

BA1

BA0

0

0

0

BA1

BA0

0

0

X
X

0

BC
X

1
0

000000: 0
000001: 1
000010: 2
BC

Burst Count

●
●
●

DB [10:5]

111101: 61
111110: 62
111111: 63

Table 7-4. ZQCOP Truth Table
Command

DB Pins

CLK

ZQ

15

14

ZQC
OP1

ZQC
OP0

13

12

11

10

9

Calibration

7

6

5

4

3

X

Calibration

ZQ

8

2

1

0

0

0

1

X

ZQCOP

DB [15:14]

Write-only

1

00: Calibration after initialization
01: Long Calibration
10: Short Calibration
11: ZQ Reset

Table 7-5. REFOP Truth Table
Command

CLK
CKn-1

DB Pins
CKn

15

14

13

12

11

10

X

REF

Refresh
Period

9

8

7

6

BK3

BK2

BK1

BK0

5

4

3

X

X

REFOP

2

1

0

1

1

0

REF
OP1

REF
OP0

0

00: FST Refresh : tREFi = 100ns
01: LP Refresh : tREFi = 3.2us
10: Reserved
11: Reserved

DB [2:1]

Table 7-6. UTREN Truth Table
Command

CLK

DB Pins
15

14

13

12

11

10

9

8

X

UTR

Utility
Register
Read

X

UTR
(Data Pattern)

Etron Technology, Inc.
Confidential and Proprietary

DB [5:4]

7

6

5

4

3

2

1

0

UTR
OP1

UTR
OP0

UTR
EN

1

1

1
0

00: 0101, 0101, 0101, 0101
01: 1100, 1100, 1100, 1100
10: 0011, 0011, 0011, 0011
11: 1010, 1010, 1010, 1010

Rev. 1.4, Oct. /2024
52

EtronTech

256Mb RPC DRAM®

Table 7-7. Serial Packet Truth Table (STB Pin)
Bit
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

NOP
1
1
X
X
X
X
X
X
X
X
X
X
X
X
X
X

RD/WRB
0
1
BA0
BA1
RD/WRB
CA4
CA5
CA6
CA7
CA8
CA9
X
X
X
X
X

ACT
1
0
BA0
BA1
RA0
RA1
RA2
RA3
RA4
RA5
RA6
RA7
RA8
RA9
RA10
RA11

Utility
0
0
Toggle RW
BST
PRE
REF
BK0
BK1
BK2
BK3
REFOP0
REFOP1
X
X
X
X

Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0

Table 7-8. Serial Utility Truth Table
Toggle RW
0
0
0
0
0
0
0
0
1

BST
0
0
0
0
1
1
1
1
X

Etron Technology, Inc.
Confidential and Proprietary

PRE
0
0
1
1
0
0
1
1
X

REF
0
1
0
1
0
1
0
1
X

BK[0:3]
0
V
V
X
X
X
V
X
X

REFOP
0
V
X
X
X
X
X
X
X

Specification
Reset (All bits are “0”)
BST then PRE All, start REF
Precharge specified bank
Not support
BST
Not support
BST then Precharge specified bank
Not support
Toggle RW

Rev. 1.4, Oct. /2024
53

EtronTech
8

256Mb RPC DRAM®

Command to Command Truth Tables
Table 8-1. Same Bank – PAR to SER
Current PAR
Next SER

NOP
ACT
READ
WRITE
UTLT Toggle RW
UTLT BST
UTLT PRE
UTLT BST+PRE
UTLT REF

MRS

ACT

READ

WRITE

PRE

REF (1)

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Illegal
Legal
Illegal
Illegal
Legal
Illegal
Legal
Legal

Legal
Illegal
Illegal
Legal
Illegal
Legal
Illegal
Legal
Legal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Table 8-2. Different Bank – PAR to SER
Current PAR
Next SER

NOP
ACT (5)
READ
WRITE
UTLT Toggle RW
UTLT BST
UTLT PRE
UTLT BST+PRE
UTLT REF

MRS

ACT

READ

WRITE

PRE

REF (1)

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Legal
Legal
Illegal
Illegal
Legal
Legal
Legal
Legal

Legal
Legal
Illegal
Legal
Illegal
Legal
Legal
Legal
Legal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Table 8-3. Same Bank – PAR to PAR
Current PAR
Next PAR

MRS
ACT
READ
WRITE
PRE
REF

MRS

ACT

READ (2)

WRITE (2)

PRE

REF (1)

Legal
Legal (7)
Legal (8)
Legal (8)
Legal
Legal

Legal
Illegal
Legal
Legal
Legal
Legal

Legal
Illegal
Legal
Legal
Legal
Legal

Legal
Illegal
Legal
Legal
Legal
Legal

Legal
Legal
Illegal
Illegal
Illegal (11)
Legal

Legal
Legal
Illegal
Illegal
Illegal (11)
Legal

Table 8-4. Different Bank – PAR to PAR
Current PAR
Next PAR

MRS
ACT (5)
READ
WRITE
PRE
REF

Etron Technology, Inc.
Confidential and Proprietary

MRS

ACT

READ (2)

WRITE (2)

PRE

REF (1)

Legal
Legal (7)
Legal (8)
Legal (8)
Legal
Legal

Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Illegal
Illegal
Illegal (11)
Legal

Rev. 1.4, Oct. /2024
54

EtronTech

256Mb RPC DRAM®

Table 8-5. Same Bank – SER to SER
Current SER
Next SER

NOP
ACT
READ
WRITE
UTLT Toggle RW
UTLT BST
UTLT PRE
UTLT BST+PRE
UTLT REF

NOP

ACT

READ

WRITE

UTLT Toggle
RW

UTLT BST

UTLT
PRE

UTLT
BST+PRE

UTLT
(1)
REF

Legal
Legal
Legal (3)
Legal (4)
Legal
Legal
Legal
Legal
Legal

Legal
Illegal
Legal (3)
Legal (4)
Legal
Legal
Legal
Legal
Legal

Legal
Illegal
Legal
Illegal
Legal
Legal
Illegal
Legal
Legal

Legal
Illegal
Illegal
Legal
Legal
Legal
Illegal
Legal
Legal

Legal (9, 9-1)
Illegal
Legal (9, 9-1)
Legal (9, 9-1)
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Legal
Illegal
Illegal
Legal
Legal
Illegal (11)
Legal
Legal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Table 8-6. Different Bank – SER to SER
Current SER
Next SER

NOP
ACT (5)
READ
WRITE
UTLT Toggle RW
UTLT BST
UTLT PRE
UTLT BST+PRE
UTLT REF

NOP

ACT

READ

WRITE

UTLT Toggle
RW

UTLT BST

UTLT
PRE

UTLT
BST+PRE

UTLT
(1)
REF

Legal
Legal
Legal
Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Legal
Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Legal
Illegal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Illegal
Legal
Legal
Legal
Legal
Legal
Legal

Legal (9, 9-1)
Illegal
Legal (9, 9-1)
Legal (9, 9-1)
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Legal
Legal
Legal
Legal
Legal
Legal
Legal
Legal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal (10)
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

UTLT
PRE

UTLT
(6)
BST+PRE

UTLT
(1)
REF

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Legal
Illegal
Illegal
Illegal (11)
Legal

Legal
Legal
Illegal
Illegal
Illegal (11)
Legal

UTLT
PRE

UTLT
(6)
BST+PRE

UTLT
(1)
REF

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Legal
Legal
Legal
Legal
Legal

Legal
Legal
Illegal
Illegal
Illegal (11)
Legal

Table 8-7. Same Bank – SER to PAR
Current SER
Next PAR

NOP

ACT

READ

WRITE

UTLT Toggle
RW

UTLT BST

MRS
ACT
READ
WRITE
PRE
REF

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Illegal
Legal
Legal
Legal
Legal

(6)

Table 8-8. Different Bank – SER to PAR
Current SER
Next PAR

MRS
ACT (5)
READ
WRITE
PRE
REF

NOP

ACT

READ

WRITE

UTLT Toggle
RW

UTLT BST

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Illegal
Illegal
Illegal
Illegal
Illegal
Illegal

Legal
Legal
Legal
Legal
Legal
Legal

(6)

Notes:
1. Must finish REF sequence and satisfy specific timing.
2. Must achieve specified burst count and satisfy specific timing.
3. The current state should be PAR-READING or SER-READING. If current state is PAR-READING, issued SER-CMD number should not
exceed burst count.
4. The current state should be PAR-WRITING or SER-WRITING. If current state is PAR-WRITING, issued SER-CMD number should not
exceed burst count
5. Specified bank should be at precharged state.
6. Any PAR-CMD after SER-BST should satisfy specific timing.
7. The previous state of MRS should be precharged state.
8. The previous state of MRS should be active state.
9. Number of Bubble NOP following Toggle R/W command is defined in Table 3-1.
9.1 The max. Bubbles number is 80 clks to avoid staying in serial mode without actually doing read or write.
10. During next Serial NOP command, STB must keep High from t0 through t15 (entire 8 clks).
11. Target bank should be in precharged state.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
55

EtronTech
9

256Mb RPC DRAM®

Absolute Maximum Ratings

Table 9-1. Absolute Maximum Ratings
EM6GA16L
Symbol

Parameter

Unit

Min.

Max.

VDD

Voltage on VDD pin relative to Vss

-0.4

1.8

V

VDDQ

Voltage on VDDQ pin relative to Vss

-0.4

1.8

V

VDD1

Voltage on VDD1 pin relative to Vss

-0.4

1.8

V

10 Input/Output Capacitance
Table 10-1. Capacitance
KGD
Symbol

FBGA / WLCSP

Parameter

Unit
Min.

Max.

Min.

Max.

CCK

Input Capacitance (CLK, CLK#)

0.2

0.9

0.5

2.7

pF

CDCK

Input capacitance delta (CLK, CLK#)

0

0.15

0

0.2

pF

CI

Input capacitance (CS#)

0.2

0.9

0.5

1.9

pF

CIO

Input/output capacitance (DB, DQS, DQS#, STB)

0.3

2

1.0

3.3

pF

CDDQS

Input/output capacitance delta (DQS, DQS#)

0

0.2

0

0.2

pF

CDIO

Input/output capacitance delta (DB, STB)

-0.25

0.25

-0.25

0.25

pF

CZQ

Input/output capacitance ZQ Pin

0

2

0

3

pF

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
56

EtronTech

256Mb RPC DRAM®

11 D.C. & A.C. Operating Conditions
11.1 Operating Conditions
Table 11-1. Recommended Operating Conditions
Parameter

Symbol

Min.

Typ.

Max.

Unit

Note

VDD1

Supply voltage

1.425

1.5

1.575

V

1-3

VDD

Supply voltage

1.425

1.5

1.575

V

1-3

VDDQ

Supply voltage for IO

1.425

1.5

1.575

V

1-3

VIH(AC)

AC input logic high

VREF + 0.3

-

-

V

VIL(AC)

AC input logic Low

-

-

VREF - 0.3

V

VIH(DC)

DC input logic high

VREF + 0.100

-

-

V

VIL(DC)

DC input logic Low

-

-

VREF - 0.100

V

VREF

Reference Voltage for DB, CS#, STB inputs

0.49 x VDD

-

0.51 x VDD

V

NOTE1: The DC value is the linear average of VDD1/VDD/VDDQ(t) over a very long period of time (e.g., 1 sec).
NOTE2: If maximum limit is exceeded, input levels shall be governed by RPC DRAM specifications.
NOTE3: Under these supply voltages, the device operates to this RPC DRAM specification.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
57

EtronTech

256Mb RPC DRAM®

11.2 D.C. Parameters
Table 11-2. IDD specification parameters and test conditions
(VDD1 = VDD = VDDQ = 1.5V ±0.075, TOPER = -40~95 C)
Parameter & Test Condition

Symbol

Operating One Bank Active-Precharge Current
CK: On; CS#: High between ACT and PRE; STB: High between ACT and PRE;
IDD0
Command, DB[0:15]: valid command; Bank Activity: Cycling with one bank active at
a time: 0,1,2,3,0,...; Output Buffer: Zout=Open; ODT=Open
Operating One Bank Active-Read-Precharge Current
CK: On; BC: 0; CS#: High between ACT, RD and PRE; STB: High between ACT, RD
IDD1
and PRE; DB[0:15]: valid command; Data Pattern: partially toggling; Bank Activity:
Cycling with one bank active at a time: 0,1,2,3,0,...; Output Buffer: Zout=Open;
ODT=Open
Precharge Standby Current
CK: On; CS#: stable at 1; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all IDD2N
banks closed; Output Buffer: Zout=Open; ODT=Open
Precharge Power-Down Current
CK: On; CS#: stable at 0; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all IDD2P
banks closed; Output Buffer: Zout=Open; ODT=Open; Power Down Mode: Enabled;
Active Standby Current
CK: On; CS#: stable at 1; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all IDD3N
banks opened; Output Buffer: Zout=Open; ODT=Open
Active Power-Down Current
CK: On; CS#: stable at 0; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all
IDD3P
banks opened; Output Buffer: Zout=Open; ODT=Open; Power Down Mode:
Enabled;
Operating Burst Read Current
CK: On; BC: Don't Care; CS#: stable at 1; STB: enter Serial Mode and cycling RD
IDD4R
commands through banks 1,2,3,0,1, ... for every burst; Bank Activity: all banks
opened; Output Buffer: Zout=Open; ODT=Open; Data pattern is 00110011
00110011;
Operating Burst Write Current
CK: On; BC: Don't Care; CS#: stable at 0; STB: enter Serial Mode and cycling WR
IDD4W
commands through banks 1,2,3,0,1, ... for every burst; Bank Activity: all banks
opened; Output Buffer: Zout=Open; ODT=Open; Data pattern is 00110011
00110011;
FST Refresh Current
CK/CK#: stable at 0/1 after tCKSPE; CS#: stable at 1; STB: stable at 1; DB[0:15]:
IDD6_FST
MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open;
ODT=Open; Refresh command: Enabled with REFOP0=0;
LP Refresh Current
CK/CK#: stable at 0/1 after tCKSPE; CS#: stable at 1; STB: stable at 1; DB[0:15]:
IDD6_LP
MID-LEVEL; Bank Activity: all banks closed; Output Buffer: Zout=Open;
ODT=Open; Refresh command: Enabled with REFOP0=1;
Deep-Power-Down Current
CK: On; CS#: stable at 0; STB: stable at 1; DB[0:15]: MID-LEVEL; Bank Activity: all
IDD9
banks closed; Output Buffer: Zout=Open; ODT=Open; Deep-Power Down Mode:
Enabled;
Note 1. Burst Length: fixed BL16.
Note 2. Output Buffer Enabled
Note 3. Operating Read/Write Mode might enter Serial Burst Mode
Note 4. FST Refresh: REFOP0=0, LP Refresh: REFOP0=1

Etron Technology, Inc.
Confidential and Proprietary

1600
Max.

Unit

70

mA

90

mA

16

mA

4.55

mA

30

mA

8.5

mA

115

mA

135

mA

40

mA

5.5

mA

620

uA

Rev. 1.4, Oct. /2024
58

EtronTech

256Mb RPC DRAM®

11.3 A.C. Parameters
Table 11-3. Recommended AC Parameters
(VDD1 = VDD = VDDQ = 1.5V ±0.075, TOPER = -40~95 C)
Symbol

Speed-1600 CL=11

Parameter

Min.

Max.

Unit

tRCD

ACT to internal read or write delay time

13.75

-

ns

tRP

PRE command period

13.75

-

ns

tRC

ACT to ACT or REF command period

48.75

-

ns

tRAS

ACTIVE to PRECHARGE command period
CL=3, 250 MHz (500 MTPS/pin)

35

-

ns

4

-

ns

CL=8, 400 MHz (800 MTPS/pin)

2.5

-

ns

CL=8, 600 MHz (1200 MTPS/pin)

1.667

-

ns

CL=10, 667 MHz (1333 MTPS/pin)

1.5

-

ns

CL=11, 800 MHz (1600 MTPS/pin)

tCK(avg)

Average clock period

1.25

-

ns

tRESET

Reset time

5

-

us

tCSS

CS# Setup Time

10

-

ns

tCSH

CS# Hold Time

5

-

ns

tWR

WRITE recovery time

15

-

ns

tMRD

Mode Register Set command cycle time

4

-

tCK

tRRD

ACTIVE to ACTIVE command period

7.5

-

ns

tIS

CS# setup time to CK, CK# referenced to VIH(AC)/VIL(AC) levels

170

-

ps

CS# hold time from CK, CK# referenced to VIH(DC)/VIL(DC) levels

120

-

ps

STB setup time to CK, CK# referenced to VIH(AC)/VIL(AC) levels

10

-

ps

STB hold time from CK, CK# referenced to VIH(DC)/VIL(DC) levels

45

-

ps

Data setup time to DQS, DQS# referenced to VIH(AC)/VIL(AC) levels

10

-

ps

Data hold time from DQS, DQS# referenced to VIH(DC)/VIL(DC)
levels

45

-

ps

-40°C ~ +85°C

-

64

ms

+85°C ~ +95°C

-

32

ms

tIH
tIS_STB

*1

tIH_STB

*1

*2
tDS
*2

tDH

Refresh

Data retention time

tDQSCK

DQS, DQS# rising edge output access time from rising CK, CK#

2.5

7

ns

tDQSQ

DQS, DQS# to DB skew, per group, per access

-

135

ps

tREFI

Average periodic refresh interval

FST Refresh : REFOP0=0

100

ns

LP Refresh : REFOP0=1

3.2

us

8 or 8’s multiples

tCK

tPPD

Delay time from one parallel command to next
parallel command

tWPRE

DQS, DQS# differential WRITE Preamble

tWPST

DQS, DQS# differential WRITE Postamble

tMOD

Mode Register Set command update delay

tBESL

Activate state
Idle state

4

-

tCK

0.9

-

tCK

CL=3

0.5

-

tCK

CL=8, 10~11

4.5

-

tCK

Min: max (12tCK, 15ns)

tCK

Read

9

-

tCK

Write

11

-

tCK

End of Burst to STB Low

tDPD

Minimum DPD period

500

-

us

tINIT

Latency from Deep Power Down Exit to valid command

200

-

us

tRFQSL

DQS/DQS# Low time after exit BUSY state

5

-

ns

tCKSPE

Valid clock requirement after refresh entry, PD or DPD entry

10

-

tCK

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
59

EtronTech

256Mb RPC DRAM®

tCKSPX

Valid clock requirement before refresh exit, PD or DPD exit

10

-

tRFQSd

Latency from Refresh command to DQS/DQS# High (BUSY) state

-

3 x tREFI

tPXCSL

Latency from exiting Refresh or PD Mode to CS# go low

10

-

tCSLR

CS# low pulse range for loop mode refresh

2

5

ns

0

80

tCK

tCK
ns

tRTW

Delay from Toggle R/W in Read Burst
transfer to Write Burst command

CL=3
CL=8, 10~11

8

80

tCK

tWTR

Delay from Toggle R/W in Write Burst
transfer to Read Burst command

CL=3

0

80

tCK

CL=8, 10~11

8

80

tCK

tLZ(DQS)

DQS Low-Z from clock

Min: tDQSCK (MIN) - 300

ps

tLZ(DB)

DB Low-Z from clock

Min: tDQSCK (MIN) - 300

ps

tHZ(DQS)

DQS High-Z from clock

Max: tDQSCK,(MAX) - 100

ps

tHZ(DB)

DB High-Z from clock

Max: tDQSCK,(MAX) + (1.4 × tDQSQ,(MAX))

tZQINIT

Initialization calibration time

2

-

us

ps

tZQCL

Long calibration time

360

-

ns

tZQCS

Short calibration time

90

-

ns

tZQRESET

Calibration RESET time

50

-

ns

tRPRE

READ preamble

0.9

-

tCK

tRPST

READ postamble

0.3

-

tCK

tCKE

Minimum power down period time

tDQSS

DQS, DQS# rising edge to CK, CK# rising edge

0.25

tCK

Min: max(7.5ns,3nCK)
-0.25

ns

Note 1. For Speed-1600, ac/dc referenced for 1V/ns STB-slew rate and 2V/ns CK slew rate.
Note 2. For Speed-1600, ac/dc referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
60

EtronTech

256Mb RPC DRAM®

12 Timing Waveform

tIS

tIS

tIH

tIH

CS#

CLK

tIH_STB

STB
DQS

tPPD
tIH_STB

tIS_STB
tCSS

tCSH

tCSS

tIS_STB
tCSH

DB[15:0]

tDS tDH

tDS tDH

Note:
Parallel Command can be issued one command at a time.
The next Parallel Command can not be issued before meeting tPPD or other timing constraint (tRRD, tRCD, ...)

Figure 12-1. Parallel Request Packet Timing

CS#

tRRD

tRCD

CLK

tIH_STB

tIS_STB

STB
DQS

DB[15:0]
Activate Bank X

A

Activate Bank Y

CS#
RL(AL+CL)+tDQSCK
CLK
STB
DQS

DB[15:0]

Data Transfer

A

Read Bank X

Burst Count

Next CMD

Notes:
1. Parallel Commands includes Activate, Pre Charge, Refresh, MRS Setting, Read, Write.
2. If Burst Read/Write doesn’t initiate Serial CMD by sending all NOP until end of Burst Count,
The burst will stop after Burst Count is satisfied. The next Parallel CMD can be issued later.
3. Fixed AL=1

Figure 12-2. Back to Back Parallel Command (with Parallel Burst Read)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
61

EtronTech

256Mb RPC DRAM®

CS#

tRRD

tRCD

CLK

tIH_STB

tIS_STB

STB
DQS

DB[15:0]
Activate Bank X

A

Activate Bank Y

CS#
WL(AL+CL)

tWR

CLK
STB
DQS
Data Transfer

DB[15:0]

A

Write Bank X

Write Mask

Burst Count

Precharge Bank X

Notes:
1. Parallel Commands includes Activate, Pre Charge, Refresh, MRS Setting, Read, Write.
2. If Burst Read/Write doesn’t initiate Serial CMD by sending all NOP until end of Burst Count,
The burst will stop after Burst Count is satisfied. The next Parallel CMD can be issued later.
3. Fixed AL=1

Figure 12-3. Back to Back Parallel Command (with Parallel Burst Write)

CS#

tPPD

tPPD
CLK

tIH_STB

tIS_STB

STB
DQS

DB[15:0]
PCOM_1

PCOM_2

PCOM_3

Notes:
1. PCOM_1, PCOM_2 could be Activate, Pre Charge or MRS Setting.
2. PCOM_3 could be any parallel command includes Activate, Pre Charge, Refresh, MRS Setting, Read, Write.

Figure 12-4. Back to Back Parallel Command (without Parallel Burst Write/Read)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
62

EtronTech

256Mb RPC DRAM®

AL=1

CL=10

CS#
CLK

tDQSS

tDQSS

8 tCK
8 Cycles Serial CMD
S-CMD 1

STB
DQS

8 tCK
S-CMD 2

AL+CL

S-CMD 3

tDS tDH

DB[15:0]

DM DM DM DM

Write Mask
Write Data to Bank A
Execute P-CMD

P-CMD
Write Bank A

Execute S-CMD 1

Notes:
1. Assume Bank A already be Activated
Valid S-CMD (Serial Command) includes: Activate or Pre Charge Bank B/C/D when Bank A is bursting,
Write Burst to Bank A/B/C/D, NOP, Toggle Write to Read, Burst Stop w/ or w/o Pre Charge, Refresh.
2. Fixed AL=1

Figure 12-5. Burst Write to Serial Command

tWPST = 4.5 clks @ CL=10
CLK
STB

WL = AL+CL

tCSS (10ns)

tWPST = 4.5 clks

DQS
DQS#
DB[15:0]

DM DM DM DM E0 O0 E1 O1 E2 O2 E3

Write

tWPST = 0.5 clks @ CL=3
CLK
STB

tCSS (10ns)

WL = AL+CL

tWPST = 0.5 clks

DQS
DQS#
DB[15:0]

DM DM DM DM E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7

Write

Figure 12-6. tWPST in Low Latency

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
63

EtronTech
tCSH
CS#

256Mb RPC DRAM®

MRS’s CSRFX=1*2
tCSLR

tIH
tCKSPE

tCKSPX
Can stop Toggling

CLK
STB

tRFQSL

DQS/DQSB both keep High*1

DQS

Refreshing 1~4 Full Banks
tPXCSL

DB[15:0]

tRFQSd
Refresh (max 3 tREFi)
CMD
DQS(B) both start pulling High

Next CMD

DQS(B) both start pulling Low
Notes:
1. During Refresh, DRAM will drive both DQS and DQSB “High” To indicate DRAM Busy state.
Each refresh CMD refreshes 1~4 full bank. Refresh can easily assign to full cell, partial banks
2. MRS’s CSRFX=1, after tFRQSd, CS# is allowed to pull low pulse.

Figure 12-7. Full Bank Auto Burst Refresh

CS#

AL=1

CL=10

CLK

STB

8 tCK
8 Cycles Serial CMD
S-CMD 1

8 tCK
S-CMD 2

S-CMD 3

AL+CL
tLZ(DQS)

DQS

tDQSCK

tRPRE

tLZ(DB)
DB[15:0]
Read Data from Bank A

P-CMD
Read Bank A

Execute P-CMD

Execute S-CMD 1

Notes:
1. Assume Bank A already be Activated
Valid S-CMD (Serial Command) includes: Activate or Pre Charge Bank B/C/D when Bank A is bursting,
Read Burst to Bank A/B/C/D, NOP, Toggle Read to Write, Burst Stop w/ or w/o Pre Charge, Refresh.
2. Fixed AL=1

Figure 12-8. Burst Read to Serial Command

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
64

EtronTech

256Mb RPC DRAM®

Keep Low

CS#
CLK
8 Cycles Serial CMDs
NOP

STB

B1

NOP

P0

NOP

A0

NOP

B0

NOP

P1

NOP

A1

NOP

DQS
BL16
Column addr

X

Precharge
X+1

X+2

Bank 0 Burst Transfer

X+3

Y

Y+1

Y+2

BL16

Activate
Y+3

Y+4

Y+5

Z

Z+1

Precharge
Z+2

Bank 0 Burst Transfer

Bank 1 Burst Transfer

Notes:
1. Each Serial CMD block is 8-cycles (16-bits).
2. Each Data Transfer block is 8-cycles (BL16)
3. Burst can be either Read or Write, Change Bank doesn’t toggle R/W, NOP keeps current Burst condition
4. NOP : No Operation Command
5. Bx : Change Burst to Bank x
6. Px : Pre Charge Bank x
7. Ax : Activate Bank x
8. Column addr X or Y or Z are random address in one of combinations of CA[4:9]

Figure 12-9. Seamless Burst

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
65

EtronTech

256Mb RPC DRAM®

tRTW

CS#

tWTR

CLK
8 Cycles Serial CMDs
NOP

STB

Tog

NOP

W0

NOP

NOP

Tog

NOP

R1

NOP

NOP

NOP

NOP

DQS
Read Burst

DB[15:0]

Bubble

Bubble

BL16

Write Mask

Read Burst Transfer

Write Burst Transfer

RL

WL

tDQSCK

Notes:
1. The number of RTW or WTR Bubbles are specified in Table 3-1.
2. Toggle Write or Read can apply to any Bank already activated.
3. NOP : No Operation Command.
4. Tog : Toggle Read/Write.
5. Wx : Write to Bank x.
6. Rx : Read from Bank x.

Figure 12-10. Toggle Read Write

PRE begins here for BST + PRE
AL always = 1
CS#

AL

RL= AL+CL
CL

CLK
STB

NOP

8 cycles

8 cycles

RD or NOP

Burst STOP

8 cycles
tDQSCK

tBESL
tHZ(DQS)

DQS#
DQS

tHZ(DB)
E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB

Figure 12-11. Serial or Parallel Read Stopped by BST or BST + PRE

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
66

EtronTech

256Mb RPC DRAM®

Keep Low

CS#

WL

nWR

CLK
STB

NOP

8 cycles

8 cycles

WR or NOP

Burst STOP

tBESL

DQS#
DQS
E0 O0 E1 O1 E2 O2 E3 O3 E4 O4 E5 O5 E6 O6 E7 O7

DB

A

Write Burst Transfer
PRE begins here for BST + PRE
Keep Low

CS#
nWR
CLK
STB
DQS#
DQS
DB

Valid1

Valid2

A
Notes:
1. Vaild1 CMD: ACT/RD/WR/PRE command are allowed
2. Vaild2 CMD: all parallel command are allowed
3. ACT command should satisfy specific timing
4. PRE command should satisfy specific timing
5. The previous state of MRS should be precharged state
6. The previous state of UTR should be precharged state
7. The previous state of ZQ calibration should be precharged state

Figure 12-12. Serial or Parallel Write Stopped by BST + PRE

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
67

EtronTech

VDD

256Mb RPC DRAM®

tCSH

CLK
tIH

CS#
STB
ZQINIT (Initialization Timing)

DQS

tZQINIT

DB[15:0]

ZQ Calibration

Valid CMD

ZQCS (Short Timing)

DQS

tZQCS

DB[15:0]

ZQ Calibration

Valid CMD

ZQCL (Long Timing)

DQS

tZQCL

DB[15:0]

ZQ Calibration

Valid CMD

ZQRESET (Reset Timing)

DQS

tZQRESET

DB[15:0]

ZQ Calibration

Valid CMD

Figure 12-13. ZQ Calibration Timing

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
68

EtronTech

256Mb RPC DRAM®

13 Package Outline Information
13.1 Package Dimensions

Table 13-1. 96-Ball FBGA (9 x 13 x 1.2mm) Dimension Table
Symbol
A
A1
D
E
D1
E1
F
e
b

Dimension in inch
Min
Nom
Max
--0.047
0.010
-0.016
0.350
0.354
0.358
0.508
0.512
0.516
-0.252
--0.472
--0.126
--0.031
-0.016
0.018
0.020

Dimension in mm
Min
Nom
Max
--1.20
0.25
-0.40
8.90
9.00
9.10
12.90
13.00
13.10
-6.40
--12.00
--3.20
--0.80
-0.40
0.45
0.50

Table 13-2. 50-Ball WLCSP (1.96 x 4.63 x 0.545mm) Dimension Table
Symbol
A
A1
A2
A3
b
D
E
D1
E1
e
e1

Min

Dimension in inch
Nom
Max

0.0191
0.0067
0.0110
0.0009
0.0085
0.1811
0.0760
-----

0.0203
0.0075
0.0118
0.0010
0.0094
0.1823
0.0772
0.1693
0.0630
0.0157
0.0295

0.0215
0.0083
0.0126
0.0011
0.0104
0.1835
0.0783
-----

Min

Dimension in mm
Nom
Max

0.485
0.170
0.280
0.022
0.215
4.600
1.930
-----

0.515
0.190
0.300
0.025
0.240
4.630
1.960
4.300
1.600
0.400
0.750

0.545
0.210
0.320
0.028
0.265
4.660
1.990
-----

* Special Notice: Pitch e and pitch e1 of Y coordinates are different values.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
69

EtronTech

256Mb RPC DRAM®

13.2 Package Outline 96-Ball FBGA (9 x 13 x 1.2mm)

Figure 13-1. Package Outline Drawing Information for 96-Ball FBGA (x16)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
70

EtronTech

256Mb RPC DRAM®

13.3 Package Outline 50-Ball WLCSP (1.96 x 4.63 x 0.545mm)

Figure 13-2. Package Outline Drawing Information for WLCSP (x16)

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
71

EtronTech

256Mb RPC DRAM®

Revision History
Rev

Date

1.0

September 08, 2020

1.1

May 28, 2021

1.2

September 09, 2021

1.3

February 22, 2023

1.4

October 16, 2024

Etron Technology, Inc.
Confidential and Proprietary

Comments
Initial release.
1. Added Block Diagram
2. Updated Section 2.13 – On Chip Termination
3. Revised waveform for tWPST
4. Updated Section 3.3 – Cycle Start and Command/Address Streaming via STB Pin
5. Updated Section 5 – Refreshing the DRAM Memory Array
6. Removed Section 6 – Multi Drop
7. Updated tWPST and VIH(AC)/VIL(AC) specifications
8. Removed tCHKREF, tCHKDLY, tCSSL, tRECSH Parameter
9. Added tPPD Parameter
10. Added waveform for tWPST in Low Latency
(Subsequent parts are numbered accordingly)
1. Revised tIS Parameter
2. Added Note 1 and Note 2 of Table 10-3 Recommended AC Parameters
1. Removed 54-ball FBGA package
2. Updated wording in Section 2.13 – On Chip Termination
3. Updated Table 2-3 Zout Resistance Selection Matrix
4. Updated Figure 2-2, Figure 2-7, Figure 2-8, Figure 3-4 and Figure 12-11 waveform
5. Renamed as On-Die Termination Definition and Parameters
6. Added Section 6 – Multi Drop
7. Updated Table 7-1, Parallel Packet Command Truth Table
8. Updated Table 7-2, MRS Truth Table
9. Revised IDD2P – Precharge Power-Down Current
10. Removed Frequency of 933MHz
11. Revised tBESL – Read Parameter
12. Removed Table A-1. 256Mb RPC DRAM Families
1. Updated Figure 1-2: Block Diagram
2. Revised Data Strobe wording
3. Revised wording in Section 3.11: ZQ Calibration Command
4. Revised wording in Section 5: Refreshing the DRAM Memory Array
5. Updated Input/Output Capacitance
6. Revised Refresh, tDQSCK, and tZQINIT specifications
7. Added Annex: Thermal Characteristics

Rev. 1.4, Oct. /2024
72

EtronTech

256Mb RPC DRAM®

Annex (Thermal Characteristics)
Definition:
θJA: Natural convection junction-to-ambient air thermal resistance
θJC: Thermal resistance from junction to case
θJB: The junction-to-board thermal resistance
TC: Temperature of Case
TC: -40°C ~ 85°C

Operating case temperature (Industrial)

TC: 85°C ~ 95°C

Package Type

θJA

θJC

θJB

Unit

WLCSP 50-ball

41.8

3.2

26.2

°C/W

FBGA 96-ball

55.16

15.31

41.41

°C/W

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
73

EtronTech

256Mb RPC DRAM®

No. 6, Technology Rd. V, Hsinchu Science Park, Hsinchu, Taiwan 30078, R.O.C.
TEL: (886)-3-5782345 FAX: (886)-3-5778671
All product names and trademarks are the property of their respective owners. RPC® and RPC DRAM® are registered
trademarks of Etron Technology
The RPC DRAM Technology may be covered by one or more US and Foreign Patents including US Patents 10,380,060 and
10,642,776
Etron Technology, Inc. reserves the right to change products or specification without notice.

Etron Technology, Inc.
Confidential and Proprietary

Rev. 1.4, Oct. /2024
74

