Source Block: oh/mio/hdl/mio_regs.v@101:115@HdlStmProcess
   
   //################################
   //# CONFIG
   //################################ 

   always @ (posedge clk or negedge nreset)
     if(!nreset)
       config_reg[15:0] <= 'b0;   
     else if(config_write)
       config_reg[15:0] <= data_in[15:0];

   assign tx_en         = ~config_reg[0];         // tx disable
   assign rx_en         = ~config_reg[1];         // rx disable
   assign emode         = config_reg[3:2]==2'b00; // emesh packets
   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)

Diff Content:
- 108        config_reg[15:0] <= 'b0;   
- 110        config_reg[15:0] <= data_in[15:0];
+ 108        begin
+ 108 	  config_reg[0]    <= DEF_EN;
+ 108 	  config_reg[1]    <= DEF_EN;
+ 108 	  config_reg[3:2]  <= DEF_MODE;   
+ 108 	  config_reg[11:4] <= DEF_SIZE;
+ 108 	  config_reg[12]   <= DEF_DDR;
+ 108 	  config_reg[13]   <= DEF_MSB;   
+ 108 	  config_reg[18:14]<= 'b0;
+ 108        end
+ 110        config_reg[18:0] <= data_in[18:0];

Clone Blocks:
Clone Blocks 1:
oh/mio/hdl/mio_regs.v@107:117
     if(!nreset)
       config_reg[15:0] <= 'b0;   
     else if(config_write)
       config_reg[15:0] <= data_in[15:0];

   assign tx_en         = ~config_reg[0];         // tx disable
   assign rx_en         = ~config_reg[1];         // rx disable
   assign emode         = config_reg[3:2]==2'b00; // emesh packets
   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)
   assign amode         = config_reg[3:2]==2'b10; // auto address mode
   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet

Clone Blocks 2:
oh/spi/hdl/spi_master_regs.v@110:124

   //####################################
   //# CONFIG
   //####################################
   
   always @ (posedge clk or negedge nreset)
     if (~nreset)
       config_reg[7:0] <= 'b0;   
     else if(config_write)
       config_reg[7:0] <= data_in[7:0];
   
   assign spi_en       = ~config_reg[0]; // disable spi (on by default)
   assign irq_en       = config_reg[1];  // enable interrupt
   assign cpol         = config_reg[2];  // cpol
   assign cpha         = config_reg[3];  // cpha

