[2025-09-17 13:33:14] START suite=qualcomm_srv trace=srv244_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv244_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2573982 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4993724 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4993724 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4993725 heartbeat IPC: 4.133 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 12826282 heartbeat IPC: 1.277 cumulative IPC: 1.277 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 20662402 heartbeat IPC: 1.276 cumulative IPC: 1.276 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 28475405 heartbeat IPC: 1.28 cumulative IPC: 1.278 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 36302308 heartbeat IPC: 1.278 cumulative IPC: 1.278 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 44102248 heartbeat IPC: 1.282 cumulative IPC: 1.278 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 51911670 heartbeat IPC: 1.281 cumulative IPC: 1.279 (Simulation time: 00 hr 07 min 19 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv244_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 59778742 heartbeat IPC: 1.271 cumulative IPC: 1.278 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 67668933 heartbeat IPC: 1.267 cumulative IPC: 1.276 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 75557233 heartbeat IPC: 1.268 cumulative IPC: 1.275 (Simulation time: 00 hr 10 min 12 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 78456299 cumulative IPC: 1.275 (Simulation time: 00 hr 11 min 11 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 78456299 cumulative IPC: 1.275 (Simulation time: 00 hr 11 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv244_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.275 instructions: 100000004 cycles: 78456299
CPU 0 Branch Prediction Accuracy: 92.77% MPKI: 12.84 Average ROB Occupancy at Mispredict: 32.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0847
BRANCH_INDIRECT: 0.3682
BRANCH_CONDITIONAL: 11.02
BRANCH_DIRECT_CALL: 0.4185
BRANCH_INDIRECT_CALL: 0.5418
BRANCH_RETURN: 0.4037


====Backend Stall Breakdown====
ROB_STALL: 25827
LQ_STALL: 0
SQ_STALL: 53433


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 5.738058

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 25827

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4501

cpu0->cpu0_STLB TOTAL        ACCESS:    2104573 HIT:    2103865 MISS:        708 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2104573 HIT:    2103865 MISS:        708 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 104.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9403310 HIT:    8984783 MISS:     418527 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7685213 HIT:    7312361 MISS:     372852 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577657 HIT:     539935 MISS:      37722 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1139206 HIT:    1131887 MISS:       7319 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1234 HIT:        600 MISS:        634 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.95 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15845215 HIT:    7764398 MISS:    8080817 MSHR_MERGE:    2018176
cpu0->cpu0_L1I LOAD         ACCESS:   15845215 HIT:    7764398 MISS:    8080817 MSHR_MERGE:    2018176
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.37 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30368804 HIT:   26507043 MISS:    3861761 MSHR_MERGE:    1660294
cpu0->cpu0_L1D LOAD         ACCESS:   16540541 HIT:   14428240 MISS:    2112301 MSHR_MERGE:     489729
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13826846 HIT:   12078650 MISS:    1748196 MSHR_MERGE:    1170535
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1417 HIT:        153 MISS:       1264 MSHR_MERGE:         30
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12973522 HIT:   10723125 MISS:    2250397 MSHR_MERGE:    1125963
cpu0->cpu0_ITLB LOAD         ACCESS:   12973522 HIT:   10723125 MISS:    2250397 MSHR_MERGE:    1125963
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28840147 HIT:   27515048 MISS:    1325099 MSHR_MERGE:     344960
cpu0->cpu0_DTLB LOAD         ACCESS:   28840147 HIT:   27515048 MISS:    1325099 MSHR_MERGE:     344960
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.075 cycles
cpu0->LLC TOTAL        ACCESS:     487045 HIT:     477994 MISS:       9051 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     372852 HIT:     364010 MISS:       8842 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      37722 HIT:      37717 MISS:          5 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      75837 HIT:      75837 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        634 HIT:        430 MISS:        204 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:       9031
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6538

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542349       550917        48452          651
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           82           57           20
  STLB miss resolved @ L2C                0           67          366          254           26
  STLB miss resolved @ LLC                0           29          145          284           39
  STLB miss resolved @ MEM                0            0           89          104           95

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196072        46978      1581173        59327            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5            2
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5            2           22            0
  STLB miss resolved @ MEM                0            0            1            9           12
[2025-09-17 13:44:25] END   suite=qualcomm_srv trace=srv244_ap (rc=0)
