// Seed: 4200889371
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10
);
  logic id_11 = 1;
  logic id_12;
  type_21(
      (id_8), 1'b0
  );
  logic id_13;
endmodule
