/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-13.10" *)
(* top =  1  *)
module fib_initial(out);
  (* src = "dut.sv:2.23-2.26" *)
  output [31:0] out;
  wire [31:0] out;
  assign out = 32'd42;
endmodule
