// Seed: 2288511668
module module_0;
endmodule
module module_1 (
    input id_1
);
  type_21(
      "" || id_2[1 : (1)]
  );
  assign id_1   = 1;
  assign {1, 1} = 1'b0;
  assign id_1   = (1);
  logic id_3, id_4, id_5;
  reg id_6;
  assign id_5 = 1;
  initial id_2 <= id_6;
  logic id_7;
  reg id_8, id_9, id_10, id_11, id_12, id_13;
  logic id_14, id_15;
  assign id_13 = (1'h0);
  logic id_16;
  logic id_17;
  logic id_18, id_19;
  always begin
    id_10 <= ~1;
  end
  type_30 id_20 (
      id_14,
      !id_8,
      id_4,
      1
  );
  type_31(
      .id_0(id_9), .id_1(1 == id_12)
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd36,
    parameter id_4  = 32'd5,
    parameter id_9  = 32'd46
) (
    input id_2,
    input id_3,
    input _id_4
);
  logic id_5 = id_2, id_6;
  logic id_7 = 1'b0;
  logic id_8, _id_9 = id_8;
  logic id_10;
  assign id_5 = 1;
  rnmos id_11 (.id_0(id_1));
  type_24 _id_12 (.id_0());
  assign id_6 = 1;
  type_25 id_13 (
      .id_0 (id_8),
      .id_1 (1 && 1'b0),
      .id_2 (id_9),
      .id_3 (id_3[1]),
      .id_4 (1 - id_8),
      .id_5 (1),
      .id_6 (1 & id_4),
      .id_7 (1),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_2[1'd0][id_12]),
      .id_11(1 + id_2),
      .id_12(id_10 - id_12[id_9] & id_8),
      .id_13(1)
  );
  logic id_14;
  type_1 id_15 (
      .id_0 (id_7 !== 1),
      .id_1 (id_1),
      .id_2 (id_10),
      .id_3 (id_7),
      .id_4 (1'b0 - id_14),
      .id_5 (id_14),
      .id_6 (1),
      .id_7 (id_10[1'b0][~{1{id_4}} : 1'd0]),
      .id_8 (1),
      .id_9 (id_12),
      .id_10(1'b0),
      .id_11(id_13)
  );
  assign id_10 = id_14;
  type_2 id_16 (id_15);
  logic id_17 = id_7;
  assign id_7 = 1'b0;
  type_28
      id_18 (
          id_4,
          id_3
      ),
      id_19;
  logic id_20 = 1;
endmodule
