`timescale 1ns / 1ps

module IROM(
    input  wire [31:0] adr,     // 实际有效的位宽与IROM的容量有关
    output wire [31:0] inst
);

    // inner logic of IROM

endmodule
