ModuleName test_bcd
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 16
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 272 ,X2: 544 ,Y2: 272
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 288 ,X2: 544 ,Y2: 288
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 304 ,X2: 544 ,Y2: 304
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 320 ,X2: 544 ,Y2: 320
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 272 ,X2: 696 ,Y2: 272
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 288 ,X2: 696 ,Y2: 288
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 304 ,X2: 696 ,Y2: 304
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 320 ,X2: 696 ,Y2: 320
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 336 ,X2: 696 ,Y2: 336
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 352 ,X2: 696 ,Y2: 352
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 368 ,X2: 696 ,Y2: 368
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 384 ,X2: 696 ,Y2: 384
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 400 ,X2: 696 ,Y2: 400
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 416 ,X2: 696 ,Y2: 416
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 272 ,X2: 360 ,Y2: 272
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 288 ,X2: 360 ,Y2: 288
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 304 ,X2: 360 ,Y2: 304
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 320 ,X2: 360 ,Y2: 320
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 336 ,X2: 360 ,Y2: 336
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 352 ,X2: 360 ,Y2: 352
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 368 ,X2: 360 ,Y2: 368
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 384 ,X2: 360 ,Y2: 384
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 400 ,X2: 360 ,Y2: 400
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 416 ,X2: 360 ,Y2: 416
End
Branches
End
End
Ports
Port Left: 344 Top: 272 ,Orientation: 0
Portname: p0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 288 ,Orientation: 0
Portname: p1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 304 ,Orientation: 0
Portname: p2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 320 ,Orientation: 0
Portname: p3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 336 ,Orientation: 0
Portname: p4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 352 ,Orientation: 0
Portname: p5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 368 ,Orientation: 0
Portname: p6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 384 ,Orientation: 0
Portname: p7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 400 ,Orientation: 0
Portname: p8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 416 ,Orientation: 0
Portname: p9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 272 ,Orientation: 0
Portname: p10 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 288 ,Orientation: 0
Portname: p11 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 304 ,Orientation: 0
Portname: p12 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 320 ,Orientation: 0
Portname: p13 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 336 ,Orientation: 0
Portname: p14 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 352 ,Orientation: 0
Portname: p15 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 368 ,Orientation: 0
Portname: p16 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 384 ,Orientation: 0
Portname: p17 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 400 ,Orientation: 0
Portname: p18 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 696 Top: 416 ,Orientation: 0
Portname: p19 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 568 Top: 264
Name: s0
LibraryName: (NoLibraryName)
IpName: DCB
SymbolParameters
End
Symbol Left: 384 Top: 264
Name: s1
LibraryName: (NoLibraryName)
IpName: binary2decimal
SymbolParameters
End
End
Texts
End
Links
End
