{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394539730578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394539730580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 13:08:50 2014 " "Processing started: Tue Mar 11 13:08:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394539730580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394539730580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WB_IRIG_B -c WB_IRIG_B " "Command: quartus_map --read_settings_files=on --write_settings_files=off WB_IRIG_B -c WB_IRIG_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394539730581 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394539730787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wbgen2_eic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wbgen2_eic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wbgen2_eic-syn " "Found design unit 1: wbgen2_eic-syn" {  } { { "wbgen2_eic.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/wbgen2_eic.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731301 ""} { "Info" "ISGN_ENTITY_NAME" "1 wbgen2_eic " "Found entity 1: wbgen2_eic" {  } { { "wbgen2_eic.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/wbgen2_eic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wbgen2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wbgen2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wbgen2_pkg " "Found design unit 1: wbgen2_pkg" {  } { { "wbgen2_pkg.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/wbgen2_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_irigb-syn " "Found design unit 1: wb_irigb-syn" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731307 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_irigb " "Found entity 1: wb_irigb" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irig_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irig_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irig_b-funcional " "Found design unit 1: irig_b-funcional" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731309 ""} { "Info" "ISGN_ENTITY_NAME" "1 irig_b " "Found entity 1: irig_b" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irigb_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irigb_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irigb_mod-funcional " "Found design unit 1: irigb_mod-funcional" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731313 ""} { "Info" "ISGN_ENTITY_NAME" "1 irigb_mod " "Found entity 1: irigb_mod" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-funcional " "Found design unit 1: freq_div-funcional" {  } { { "freq_div.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/freq_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731315 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/freq_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB_IRIG_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WB_IRIG_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_irig_b-funcional " "Found design unit 1: wb_irig_b-funcional" {  } { { "WB_IRIG_B.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731316 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_irig_b " "Found entity 1: wb_irig_b" {  } { { "WB_IRIG_B.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539731316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539731316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WB_IRIG_B " "Elaborating entity \"WB_IRIG_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394539731387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irig_b irig_b:irig " "Elaborating entity \"irig_b\" for hierarchy \"irig_b:irig\"" {  } { { "WB_IRIG_B.vhd" "irig" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539731392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div irig_b:irig\|freq_div:divisor " "Elaborating entity \"freq_div\" for hierarchy \"irig_b:irig\|freq_div:divisor\"" {  } { { "irig_b.vhd" "divisor" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539731394 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt freq_div.vhd(33) " "VHDL Process Statement warning at freq_div.vhd(33): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq_div.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/freq_div.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731409 "|WB_IRIG_B|irig_b:irig|freq_div:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irigb_mod irig_b:irig\|irigb_mod:irig " "Elaborating entity \"irigb_mod\" for hierarchy \"irig_b:irig\|irigb_mod:irig\"" {  } { { "irig_b.vhd" "irig" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539731424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_pps irigb_mod.vhd(56) " "VHDL Process Statement warning at irigb_mod.vhd(56): signal \"pre_pps\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731428 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pps_in irigb_mod.vhd(56) " "VHDL Process Statement warning at irigb_mod.vhd(56): signal \"pps_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "update irigb_mod.vhd(64) " "VHDL Process Statement warning at irigb_mod.vhd(64): signal \"update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec irigb_mod.vhd(65) " "VHDL Process Statement warning at irigb_mod.vhd(65): signal \"sec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec irigb_mod.vhd(66) " "VHDL Process Statement warning at irigb_mod.vhd(66): signal \"sec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min irigb_mod.vhd(67) " "VHDL Process Statement warning at irigb_mod.vhd(67): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour irigb_mod.vhd(68) " "VHDL Process Statement warning at irigb_mod.vhd(68): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day irigb_mod.vhd(69) " "VHDL Process Statement warning at irigb_mod.vhd(69): signal \"day\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year irigb_mod.vhd(70) " "VHDL Process Statement warning at irigb_mod.vhd(70): signal \"year\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_s irigb_mod.vhd(72) " "VHDL Process Statement warning at irigb_mod.vhd(72): signal \"sec_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_s irigb_mod.vhd(75) " "VHDL Process Statement warning at irigb_mod.vhd(75): signal \"min_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_s irigb_mod.vhd(79) " "VHDL Process Statement warning at irigb_mod.vhd(79): signal \"hour_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_s irigb_mod.vhd(82) " "VHDL Process Statement warning at irigb_mod.vhd(82): signal \"day_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731429 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_s irigb_mod.vhd(83) " "VHDL Process Statement warning at irigb_mod.vhd(83): signal \"year_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_s irigb_mod.vhd(86) " "VHDL Process Statement warning at irigb_mod.vhd(86): signal \"year_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_s irigb_mod.vhd(88) " "VHDL Process Statement warning at irigb_mod.vhd(88): signal \"day_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_s irigb_mod.vhd(93) " "VHDL Process Statement warning at irigb_mod.vhd(93): signal \"year_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_s irigb_mod.vhd(95) " "VHDL Process Statement warning at irigb_mod.vhd(95): signal \"day_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_s irigb_mod.vhd(99) " "VHDL Process Statement warning at irigb_mod.vhd(99): signal \"hour_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_s irigb_mod.vhd(102) " "VHDL Process Statement warning at irigb_mod.vhd(102): signal \"min_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_s irigb_mod.vhd(106) " "VHDL Process Statement warning at irigb_mod.vhd(106): signal \"sec_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_s irigb_mod.vhd(53) " "VHDL Process Statement warning at irigb_mod.vhd(53): inferring latch(es) for signal or variable \"sec_s\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_s irigb_mod.vhd(53) " "VHDL Process Statement warning at irigb_mod.vhd(53): inferring latch(es) for signal or variable \"min_s\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_s irigb_mod.vhd(53) " "VHDL Process Statement warning at irigb_mod.vhd(53): inferring latch(es) for signal or variable \"hour_s\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "day_s irigb_mod.vhd(53) " "VHDL Process Statement warning at irigb_mod.vhd(53): inferring latch(es) for signal or variable \"day_s\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "year_s irigb_mod.vhd(53) " "VHDL Process Statement warning at irigb_mod.vhd(53): inferring latch(es) for signal or variable \"year_s\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731430 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "irq_ax irigb_mod.vhd(53) " "VHDL Process Statement warning at irigb_mod.vhd(53): inferring latch(es) for signal or variable \"irq_ax\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable irigb_mod.vhd(128) " "VHDL Process Statement warning at irigb_mod.vhd(128): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(143) " "VHDL Process Statement warning at irigb_mod.vhd(143): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(144) " "VHDL Process Statement warning at irigb_mod.vhd(144): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(145) " "VHDL Process Statement warning at irigb_mod.vhd(145): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(146) " "VHDL Process Statement warning at irigb_mod.vhd(146): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(147) " "VHDL Process Statement warning at irigb_mod.vhd(147): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(148) " "VHDL Process Statement warning at irigb_mod.vhd(148): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_c irigb_mod.vhd(149) " "VHDL Process Statement warning at irigb_mod.vhd(149): signal \"sec_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(150) " "VHDL Process Statement warning at irigb_mod.vhd(150): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(151) " "VHDL Process Statement warning at irigb_mod.vhd(151): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(152) " "VHDL Process Statement warning at irigb_mod.vhd(152): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731431 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(153) " "VHDL Process Statement warning at irigb_mod.vhd(153): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(154) " "VHDL Process Statement warning at irigb_mod.vhd(154): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(155) " "VHDL Process Statement warning at irigb_mod.vhd(155): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_c irigb_mod.vhd(156) " "VHDL Process Statement warning at irigb_mod.vhd(156): signal \"min_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_c irigb_mod.vhd(157) " "VHDL Process Statement warning at irigb_mod.vhd(157): signal \"hour_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_c irigb_mod.vhd(158) " "VHDL Process Statement warning at irigb_mod.vhd(158): signal \"hour_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_c irigb_mod.vhd(159) " "VHDL Process Statement warning at irigb_mod.vhd(159): signal \"hour_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_c irigb_mod.vhd(160) " "VHDL Process Statement warning at irigb_mod.vhd(160): signal \"hour_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_c irigb_mod.vhd(161) " "VHDL Process Statement warning at irigb_mod.vhd(161): signal \"hour_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_c irigb_mod.vhd(162) " "VHDL Process Statement warning at irigb_mod.vhd(162): signal \"hour_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(163) " "VHDL Process Statement warning at irigb_mod.vhd(163): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(164) " "VHDL Process Statement warning at irigb_mod.vhd(164): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(165) " "VHDL Process Statement warning at irigb_mod.vhd(165): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731432 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(166) " "VHDL Process Statement warning at irigb_mod.vhd(166): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(167) " "VHDL Process Statement warning at irigb_mod.vhd(167): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(168) " "VHDL Process Statement warning at irigb_mod.vhd(168): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(169) " "VHDL Process Statement warning at irigb_mod.vhd(169): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(170) " "VHDL Process Statement warning at irigb_mod.vhd(170): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(171) " "VHDL Process Statement warning at irigb_mod.vhd(171): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_c irigb_mod.vhd(172) " "VHDL Process Statement warning at irigb_mod.vhd(172): signal \"day_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(173) " "VHDL Process Statement warning at irigb_mod.vhd(173): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(174) " "VHDL Process Statement warning at irigb_mod.vhd(174): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(175) " "VHDL Process Statement warning at irigb_mod.vhd(175): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(176) " "VHDL Process Statement warning at irigb_mod.vhd(176): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(177) " "VHDL Process Statement warning at irigb_mod.vhd(177): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731433 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(178) " "VHDL Process Statement warning at irigb_mod.vhd(178): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(179) " "VHDL Process Statement warning at irigb_mod.vhd(179): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_c irigb_mod.vhd(180) " "VHDL Process Statement warning at irigb_mod.vhd(180): signal \"year_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(181) " "VHDL Process Statement warning at irigb_mod.vhd(181): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(182) " "VHDL Process Statement warning at irigb_mod.vhd(182): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(183) " "VHDL Process Statement warning at irigb_mod.vhd(183): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(184) " "VHDL Process Statement warning at irigb_mod.vhd(184): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(185) " "VHDL Process Statement warning at irigb_mod.vhd(185): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(186) " "VHDL Process Statement warning at irigb_mod.vhd(186): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(187) " "VHDL Process Statement warning at irigb_mod.vhd(187): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731434 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(188) " "VHDL Process Statement warning at irigb_mod.vhd(188): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(189) " "VHDL Process Statement warning at irigb_mod.vhd(189): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(190) " "VHDL Process Statement warning at irigb_mod.vhd(190): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(191) " "VHDL Process Statement warning at irigb_mod.vhd(191): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(192) " "VHDL Process Statement warning at irigb_mod.vhd(192): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(193) " "VHDL Process Statement warning at irigb_mod.vhd(193): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(194) " "VHDL Process Statement warning at irigb_mod.vhd(194): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(195) " "VHDL Process Statement warning at irigb_mod.vhd(195): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731435 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(196) " "VHDL Process Statement warning at irigb_mod.vhd(196): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tod irigb_mod.vhd(197) " "VHDL Process Statement warning at irigb_mod.vhd(197): signal \"tod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output irigb_mod.vhd(126) " "VHDL Process Statement warning at irigb_mod.vhd(126): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 126 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output irigb_mod.vhd(126) " "Inferred latch for \"output\" at irigb_mod.vhd(126)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq_ax irigb_mod.vhd(53) " "Inferred latch for \"irq_ax\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[0\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[0\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[1\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[1\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[2\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[2\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[3\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[3\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[4\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[4\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[5\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[5\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[6\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[6\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[7\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[7\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[8\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[8\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731436 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[9\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[9\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[10\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[10\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year_s\[11\] irigb_mod.vhd(53) " "Inferred latch for \"year_s\[11\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[0\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[0\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[1\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[1\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[2\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[2\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[3\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[3\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[4\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[4\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[5\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[5\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[6\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[6\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[7\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[7\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day_s\[8\] irigb_mod.vhd(53) " "Inferred latch for \"day_s\[8\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_s\[0\] irigb_mod.vhd(53) " "Inferred latch for \"hour_s\[0\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731437 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_s\[1\] irigb_mod.vhd(53) " "Inferred latch for \"hour_s\[1\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_s\[2\] irigb_mod.vhd(53) " "Inferred latch for \"hour_s\[2\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_s\[3\] irigb_mod.vhd(53) " "Inferred latch for \"hour_s\[3\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_s\[4\] irigb_mod.vhd(53) " "Inferred latch for \"hour_s\[4\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_s\[0\] irigb_mod.vhd(53) " "Inferred latch for \"min_s\[0\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_s\[1\] irigb_mod.vhd(53) " "Inferred latch for \"min_s\[1\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_s\[2\] irigb_mod.vhd(53) " "Inferred latch for \"min_s\[2\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_s\[3\] irigb_mod.vhd(53) " "Inferred latch for \"min_s\[3\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_s\[4\] irigb_mod.vhd(53) " "Inferred latch for \"min_s\[4\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_s\[5\] irigb_mod.vhd(53) " "Inferred latch for \"min_s\[5\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_s\[0\] irigb_mod.vhd(53) " "Inferred latch for \"sec_s\[0\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_s\[1\] irigb_mod.vhd(53) " "Inferred latch for \"sec_s\[1\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_s\[2\] irigb_mod.vhd(53) " "Inferred latch for \"sec_s\[2\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731438 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_s\[3\] irigb_mod.vhd(53) " "Inferred latch for \"sec_s\[3\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731439 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_s\[4\] irigb_mod.vhd(53) " "Inferred latch for \"sec_s\[4\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731439 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_s\[5\] irigb_mod.vhd(53) " "Inferred latch for \"sec_s\[5\]\" at irigb_mod.vhd(53)" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394539731439 "|WB_IRIG_B|irig_b:irig|irigb_mod:irig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_irigb wb_irigb:wb_if " "Elaborating entity \"wb_irigb\" for hierarchy \"wb_irigb:wb_if\"" {  } { { "WB_IRIG_B.vhd" "wb_if" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539731441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eic_irq_ack_int interfaz.vhd(66) " "Verilog HDL or VHDL warning at interfaz.vhd(66): object \"eic_irq_ack_int\" assigned a value but never read" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394539731446 "|WB_IRIG_B|wb_irigb:wb_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bwsel_reg interfaz.vhd(72) " "Verilog HDL or VHDL warning at interfaz.vhd(72): object \"bwsel_reg\" assigned a value but never read" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394539731446 "|WB_IRIG_B|wb_irigb:wb_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_int interfaz.vhd(75) " "Verilog HDL or VHDL warning at interfaz.vhd(75): object \"wr_int\" assigned a value but never read" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394539731446 "|WB_IRIG_B|wb_irigb:wb_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_int interfaz.vhd(76) " "Verilog HDL or VHDL warning at interfaz.vhd(76): object \"rd_int\" assigned a value but never read" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394539731446 "|WB_IRIG_B|wb_irigb:wb_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "allones interfaz.vhd(77) " "Verilog HDL or VHDL warning at interfaz.vhd(77): object \"allones\" assigned a value but never read" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394539731446 "|WB_IRIG_B|wb_irigb:wb_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "allzeros interfaz.vhd(78) " "Verilog HDL or VHDL warning at interfaz.vhd(78): object \"allzeros\" assigned a value but never read" {  } { { "interfaz.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394539731447 "|WB_IRIG_B|wb_irigb:wb_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbgen2_eic wb_irigb:wb_if\|wbgen2_eic:eic_irq_controller_inst " "Elaborating entity \"wbgen2_eic\" for hierarchy \"wb_irigb:wb_if\|wbgen2_eic:eic_irq_controller_inst\"" {  } { { "interfaz.vhd" "eic_irq_controller_inst" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/interfaz.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539731448 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "irig_b:irig\|irigb_mod:irig\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"irig_b:irig\|irigb_mod:irig\|Mod0\"" {  } { { "irigb_mod.vhd" "Mod0" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539732459 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "irig_b:irig\|irigb_mod:irig\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"irig_b:irig\|irigb_mod:irig\|Mod1\"" {  } { { "irigb_mod.vhd" "Mod1" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539732459 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "irig_b:irig\|irigb_mod:irig\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"irig_b:irig\|irigb_mod:irig\|Mult0\"" {  } { { "irigb_mod.vhd" "Mult0" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539732459 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1394539732459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod0\"" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539732524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod0 " "Instantiated megafunction \"irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732524 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1394539732524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539732580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539732580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539732588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539732588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539732609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539732609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539732671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539732671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539732724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539732724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod1\"" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539732733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod1 " "Instantiated megafunction \"irig_b:irig\|irigb_mod:irig\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732733 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1394539732733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\"" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539732763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0 " "Instantiated megafunction \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732764 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1394539732764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|multcore:mult_core irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/emilio/Altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/emilio/Altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/emilio/Altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394539732856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394539732856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|altshift:external_latency_ffs irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"irig_b:irig\|irigb_mod:irig\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/emilio/Altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394539732864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|output " "Latch irig_b:irig\|irigb_mod:irig\|output has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|irigb_mod:irig\|cnt\[6\] " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|irigb_mod:irig\|cnt\[6\]" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733311 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[0\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733312 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[1\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733312 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[2\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733312 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[3\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733312 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[4\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733312 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[5\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733312 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[6\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733313 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[8\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733313 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[7\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733313 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[9\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733313 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[2\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733313 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[3\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733313 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[8\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733314 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[6\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733314 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[7\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733314 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[4\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733314 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[5\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733314 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[1\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733314 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|hour_s\[1\] " "Latch irig_b:irig\|irigb_mod:irig\|hour_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733315 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|hour_s\[2\] " "Latch irig_b:irig\|irigb_mod:irig\|hour_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733315 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|hour_s\[4\] " "Latch irig_b:irig\|irigb_mod:irig\|hour_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733315 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|hour_s\[3\] " "Latch irig_b:irig\|irigb_mod:irig\|hour_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733315 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|min_s\[0\] " "Latch irig_b:irig\|irigb_mod:irig\|min_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733315 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|min_s\[1\] " "Latch irig_b:irig\|irigb_mod:irig\|min_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733315 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|min_s\[2\] " "Latch irig_b:irig\|irigb_mod:irig\|min_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733316 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|min_s\[3\] " "Latch irig_b:irig\|irigb_mod:irig\|min_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733316 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|min_s\[5\] " "Latch irig_b:irig\|irigb_mod:irig\|min_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733316 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|min_s\[4\] " "Latch irig_b:irig\|irigb_mod:irig\|min_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733316 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|day_s\[0\] " "Latch irig_b:irig\|irigb_mod:irig\|day_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733316 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|hour_s\[0\] " "Latch irig_b:irig\|irigb_mod:irig\|hour_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733317 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[11\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733317 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|year_s\[10\] " "Latch irig_b:irig\|irigb_mod:irig\|year_s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|rs " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|rs" {  } { { "irig_b.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irig_b.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733317 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "irig_b:irig\|irigb_mod:irig\|irq_ax " "Latch irig_b:irig\|irigb_mod:irig\|irq_ax has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA irig_b:irig\|irigb_mod:irig\|sec_s\[0\] " "Ports D and ENA on the latch are fed by the same signal irig_b:irig\|irigb_mod:irig\|sec_s\[0\]" {  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394539733317 ""}  } { { "irigb_mod.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/irigb_mod.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394539733317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1394539734191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394539736564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539736564 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[0\] " "No output dependent on input pin \"wb_sel_i\[0\]\"" {  } { { "WB_IRIG_B.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539736732 "|wb_irig_b|wb_sel_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[1\] " "No output dependent on input pin \"wb_sel_i\[1\]\"" {  } { { "WB_IRIG_B.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539736732 "|wb_irig_b|wb_sel_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[2\] " "No output dependent on input pin \"wb_sel_i\[2\]\"" {  } { { "WB_IRIG_B.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539736732 "|wb_irig_b|wb_sel_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_i\[3\] " "No output dependent on input pin \"wb_sel_i\[3\]\"" {  } { { "WB_IRIG_B.vhd" "" { Text "/media/emilio/Datos/Dropbox/Seven/IRIG-B/wishbone/WB_IRIG_B.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394539736732 "|wb_irig_b|wb_sel_i[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1394539736732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1546 " "Implemented 1546 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394539736732 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394539736732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1464 " "Implemented 1464 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394539736732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394539736732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394539736761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 13:08:56 2014 " "Processing ended: Tue Mar 11 13:08:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394539736761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394539736761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394539736761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394539736761 ""}
