# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/4fba" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VGA_Controller/ip/VGA_Controller_Adders_0_0/src/Adders_xlconstant_0_0/sim/Adders_xlconstant_0_0.v" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VGA_Controller/ip/VGA_Controller_clk_wiz_0_0/VGA_Controller_clk_wiz_0_0_clk_wiz.v" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VGA_Controller/ip/VGA_Controller_clk_wiz_0_0/VGA_Controller_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
