$date
	Tue Dec 24 20:31:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestClockAmplifier $end
$scope module clk_amp $end
$var wire 1 ! clk_in $end
$var reg 1 " clk_out $end
$var reg 5 # cntr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
x"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
