From 524b5938a0e931d705ee9a5bcf8477f3a5eaa457 Mon Sep 17 00:00:00 2001
From: weijinmei <jinmei.wei@space-t.cn>
Date: Tue, 13 Aug 2024 19:33:12 +0800
Subject: [PATCH 0917/1206] reset: add rcpu ir/uart0/uart1/ssp resets

Change-Id: I516afdbcb686d56063f6efdd3cc44f3fc1c3b39d
---
 drivers/reset/reset-spacemit-k1x.c             | 10 ++++++++++
 include/dt-bindings/reset/spacemit-k1x-reset.h |  7 ++++++-
 2 files changed, 16 insertions(+), 1 deletion(-)

diff --git a/drivers/reset/reset-spacemit-k1x.c b/drivers/reset/reset-spacemit-k1x.c
index 377ccd8ae3fa..b53368c4cfe7 100644
--- a/drivers/reset/reset-spacemit-k1x.c
+++ b/drivers/reset/reset-spacemit-k1x.c
@@ -131,6 +131,11 @@
 #define RCPU_HDMI_CLK_RST		0x2044
 #define RCPU_CAN_CLK_RST		0x4c
 #define RCPU_I2C0_CLK_RST		0x30
+
+#define RCPU_SSP0_CLK_RST		0x28
+#define RCPU_IR_CLK_RST 		0x48
+#define RCPU_UART0_CLK_RST		0xd8
+#define RCPU_UART1_CLK_RST		0x3c
 /* end of RCPU register offset */
 
 /* RCPU2 register offset */
@@ -294,7 +299,12 @@ static const struct spacemit_reset_signal
 	[RESET_RCPU_CAN] 	= { RCPU_CAN_CLK_RST, BIT(0), BIT(0), 0, RST_BASE_TYPE_RCPU },
 	//RCPU2
 	[RESET_RCPU2_PWM] 	= { RCPU2_PWM_CLK_RST, BIT(2)|BIT(0), BIT(0), BIT(2), RST_BASE_TYPE_RCPU2 },
+	//RCPU
 	[RESET_RCPU_I2C0] 	= { RCPU_I2C0_CLK_RST, BIT(0), BIT(0), 0, RST_BASE_TYPE_RCPU },
+	[RESET_RCPU_SSP0] 	= { RCPU_SSP0_CLK_RST, BIT(0), BIT(0), 0, RST_BASE_TYPE_RCPU },
+	[RESET_RCPU_IR] 	= { RCPU_IR_CLK_RST, BIT(0), BIT(0), 0, RST_BASE_TYPE_RCPU },
+	[RESET_RCPU_UART0] 	= { RCPU_UART0_CLK_RST, BIT(0), BIT(0), 0, RST_BASE_TYPE_RCPU },
+	[RESET_RCPU_UART1] 	= { RCPU_UART1_CLK_RST, BIT(0), BIT(0), 0, RST_BASE_TYPE_RCPU },
 };
 
 static struct spacemit_reset *to_spacemit_reset(
diff --git a/include/dt-bindings/reset/spacemit-k1x-reset.h b/include/dt-bindings/reset/spacemit-k1x-reset.h
index cd720cdeae9a..752995127334 100644
--- a/include/dt-bindings/reset/spacemit-k1x-reset.h
+++ b/include/dt-bindings/reset/spacemit-k1x-reset.h
@@ -116,8 +116,13 @@
 #define	RESET_RCPU_CAN       102
 
 #define	RESET_RCPU2_PWM      103
+
 #define	RESET_RCPU_I2C0      104
+#define	RESET_RCPU_SSP0      105
+#define	RESET_RCPU_IR        106
+#define	RESET_RCPU_UART0     107
+#define	RESET_RCPU_UART1     108
 
-#define	RESET_NUMBER         105
+#define	RESET_NUMBER         109
 
 #endif /* __DT_BINDINGS_RESET_SAPCEMIT_K1X_H__ */
-- 
2.47.0

