

================================================================
== Vitis HLS Report for 'decision_function_4'
================================================================
* Date:           Wed Jun 29 02:58:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.773 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    299|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     59|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    358|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_114_32_1_1_U30  |mux_114_32_1_1  |        0|   0|  0|  59|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  59|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |activation_155_fu_212_p2   |       and|   0|  0|   2|           1|           1|
    |activation_159_fu_242_p2   |       and|   0|  0|   2|           1|           1|
    |activation_160_fu_248_p2   |       and|   0|  0|   2|           1|           1|
    |activation_163_fu_278_p2   |       and|   0|  0|   2|           1|           1|
    |activation_166_fu_170_p2   |       and|   0|  0|   2|           1|           1|
    |activation_167_fu_182_p2   |       and|   0|  0|   2|           1|           1|
    |activation_168_fu_206_p2   |       and|   0|  0|   2|           1|           1|
    |activation_169_fu_224_p2   |       and|   0|  0|   2|           1|           1|
    |activation_170_fu_230_p2   |       and|   0|  0|   2|           1|           1|
    |activation_171_fu_260_p2   |       and|   0|  0|   2|           1|           1|
    |activation_172_fu_266_p2   |       and|   0|  0|   2|           1|           1|
    |activation_173_fu_284_p2   |       and|   0|  0|   2|           1|           1|
    |activation_174_fu_302_p2   |       and|   0|  0|   2|           1|           1|
    |activation_fu_194_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln133_10_fu_296_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln133_fu_200_p2        |       and|   0|  0|   2|           1|           1|
    |comparison_56_fu_110_p2    |      icmp|   0|  0|  20|          32|          16|
    |comparison_57_fu_116_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_58_fu_122_p2    |      icmp|   0|  0|  20|          32|          16|
    |comparison_59_fu_128_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_60_fu_134_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_61_fu_140_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_62_fu_146_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_63_fu_152_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_64_fu_158_p2    |      icmp|   0|  0|  20|          32|          16|
    |comparison_fu_104_p2       |      icmp|   0|  0|  20|          32|          17|
    |or_ln148_13_fu_324_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_14_fu_338_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_15_fu_356_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_16_fu_370_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_17_fu_384_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_18_fu_398_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_19_fu_416_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_20_fu_430_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_308_p2         |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_452_p12      |    select|   0|  0|   4|           1|           4|
    |select_ln148_14_fu_344_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln148_15_fu_362_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln148_16_fu_376_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_17_fu_390_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_18_fu_404_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln148_19_fu_422_p3  |    select|   0|  0|   5|           1|           4|
    |select_ln148_20_fu_436_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln148_fu_330_p3     |    select|   0|  0|   3|           1|           2|
    |activation_148_fu_164_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_10_fu_188_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_11_fu_218_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_12_fu_236_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_13_fu_254_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_14_fu_272_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_15_fu_290_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_fu_176_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln148_fu_314_p2        |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 299|         364|         239|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.4|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.4|  return value|
|p_read1    |   in|   32|     ap_none|              p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|              p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|              p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|              p_read4|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 3 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 4 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read22, i32 4294912147"   --->   Operation 7 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_56 = icmp_slt  i32 %p_read11, i32 4294936613"   --->   Operation 8 'icmp' 'comparison_56' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_57 = icmp_slt  i32 %p_read44, i32 4294872208"   --->   Operation 9 'icmp' 'comparison_57' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_58 = icmp_slt  i32 %p_read11, i32 44332"   --->   Operation 10 'icmp' 'comparison_58' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_59 = icmp_slt  i32 %p_read44, i32 73919"   --->   Operation 11 'icmp' 'comparison_59' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_60 = icmp_slt  i32 %p_read11, i32 4294919638"   --->   Operation 12 'icmp' 'comparison_60' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_61 = icmp_slt  i32 %p_read11, i32 69931"   --->   Operation 13 'icmp' 'comparison_61' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.11ns)   --->   "%comparison_62 = icmp_slt  i32 %p_read44, i32 4294912926"   --->   Operation 14 'icmp' 'comparison_62' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.11ns)   --->   "%comparison_63 = icmp_slt  i32 %p_read33, i32 4294898567"   --->   Operation 15 'icmp' 'comparison_63' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.11ns)   --->   "%comparison_64 = icmp_slt  i32 %p_read33, i32 58745"   --->   Operation 16 'icmp' 'comparison_64' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%activation_148 = xor i1 %comparison, i1 1" [firmware/BDT.h:135]   --->   Operation 17 'xor' 'activation_148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.33ns)   --->   "%activation_166 = and i1 %comparison_56, i1 %comparison" [firmware/BDT.h:133]   --->   Operation 18 'and' 'activation_166' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%xor_ln135 = xor i1 %comparison_56, i1 1" [firmware/BDT.h:135]   --->   Operation 19 'xor' 'xor_ln135' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.33ns)   --->   "%activation_167 = and i1 %comparison_57, i1 %activation_148" [firmware/BDT.h:133]   --->   Operation 20 'and' 'activation_167' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node activation)   --->   "%xor_ln135_10 = xor i1 %comparison_57, i1 1" [firmware/BDT.h:135]   --->   Operation 21 'xor' 'xor_ln135_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation = and i1 %xor_ln135_10, i1 %activation_148" [firmware/BDT.h:135]   --->   Operation 22 'and' 'activation' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%and_ln133 = and i1 %comparison_58, i1 %xor_ln135" [firmware/BDT.h:133]   --->   Operation 23 'and' 'and_ln133' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%activation_168 = and i1 %and_ln133, i1 %comparison" [firmware/BDT.h:133]   --->   Operation 24 'and' 'activation_168' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.33ns)   --->   "%activation_155 = and i1 %comparison_59, i1 %activation" [firmware/BDT.h:133]   --->   Operation 25 'and' 'activation_155' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_15)   --->   "%xor_ln135_11 = xor i1 %comparison_59, i1 1" [firmware/BDT.h:135]   --->   Operation 26 'xor' 'xor_ln135_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_15)   --->   "%activation_169 = and i1 %activation, i1 %xor_ln135_11" [firmware/BDT.h:135]   --->   Operation 27 'and' 'activation_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_16)   --->   "%activation_170 = and i1 %comparison_60, i1 %activation_155" [firmware/BDT.h:133]   --->   Operation 28 'and' 'activation_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node activation_159)   --->   "%xor_ln135_12 = xor i1 %comparison_60, i1 1" [firmware/BDT.h:135]   --->   Operation 29 'xor' 'xor_ln135_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_159 = and i1 %activation_155, i1 %xor_ln135_12" [firmware/BDT.h:135]   --->   Operation 30 'and' 'activation_159' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.33ns)   --->   "%activation_160 = and i1 %comparison_61, i1 %activation_159" [firmware/BDT.h:133]   --->   Operation 31 'and' 'activation_160' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_17)   --->   "%xor_ln135_13 = xor i1 %comparison_61, i1 1" [firmware/BDT.h:135]   --->   Operation 32 'xor' 'xor_ln135_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_17)   --->   "%activation_171 = and i1 %activation_159, i1 %xor_ln135_13" [firmware/BDT.h:135]   --->   Operation 33 'and' 'activation_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_18)   --->   "%activation_172 = and i1 %comparison_62, i1 %activation_160" [firmware/BDT.h:133]   --->   Operation 34 'and' 'activation_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node activation_163)   --->   "%xor_ln135_14 = xor i1 %comparison_62, i1 1" [firmware/BDT.h:135]   --->   Operation 35 'xor' 'xor_ln135_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_163 = and i1 %activation_160, i1 %xor_ln135_14" [firmware/BDT.h:135]   --->   Operation 36 'and' 'activation_163' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln148_19)   --->   "%activation_173 = and i1 %comparison_63, i1 %activation_163" [firmware/BDT.h:133]   --->   Operation 37 'and' 'activation_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln135_15 = xor i1 %comparison_63, i1 1" [firmware/BDT.h:135]   --->   Operation 38 'xor' 'xor_ln135_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln133_10 = and i1 %comparison_64, i1 %xor_ln135_15" [firmware/BDT.h:133]   --->   Operation 39 'and' 'and_ln133_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_174 = and i1 %and_ln133_10, i1 %activation_163" [firmware/BDT.h:133]   --->   Operation 40 'and' 'activation_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.33ns)   --->   "%or_ln148 = or i1 %activation_166, i1 %activation_167" [firmware/BDT.h:148]   --->   Operation 41 'or' 'or_ln148' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%xor_ln148 = xor i1 %activation_166, i1 1" [firmware/BDT.h:148]   --->   Operation 42 'xor' 'xor_ln148' <Predicate = (or_ln148 & or_ln148_13 & or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%zext_ln148 = zext i1 %xor_ln148" [firmware/BDT.h:148]   --->   Operation 43 'zext' 'zext_ln148' <Predicate = (or_ln148 & or_ln148_13 & or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%or_ln148_13 = or i1 %or_ln148, i1 %activation_168" [firmware/BDT.h:148]   --->   Operation 44 'or' 'or_ln148_13' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_14)   --->   "%select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2" [firmware/BDT.h:148]   --->   Operation 45 'select' 'select_ln148' <Predicate = (or_ln148_13 & or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.33ns)   --->   "%or_ln148_14 = or i1 %comparison, i1 %activation_167" [firmware/BDT.h:148]   --->   Operation 46 'or' 'or_ln148_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln148_14 = select i1 %or_ln148_13, i2 %select_ln148, i2 3" [firmware/BDT.h:148]   --->   Operation 47 'select' 'select_ln148_14' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%zext_ln148_5 = zext i2 %select_ln148_14" [firmware/BDT.h:148]   --->   Operation 48 'zext' 'zext_ln148_5' <Predicate = (or_ln148_14 & or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_15 = or i1 %or_ln148_14, i1 %activation_169" [firmware/BDT.h:148]   --->   Operation 49 'or' 'or_ln148_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_15 = select i1 %or_ln148_14, i3 %zext_ln148_5, i3 4" [firmware/BDT.h:148]   --->   Operation 50 'select' 'select_ln148_15' <Predicate = (or_ln148_15 & or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_16 = or i1 %or_ln148_15, i1 %activation_170" [firmware/BDT.h:148]   --->   Operation 51 'or' 'or_ln148_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_16 = select i1 %or_ln148_15, i3 %select_ln148_15, i3 5" [firmware/BDT.h:148]   --->   Operation 52 'select' 'select_ln148_16' <Predicate = (or_ln148_16 & or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_17 = or i1 %or_ln148_16, i1 %activation_171" [firmware/BDT.h:148]   --->   Operation 53 'or' 'or_ln148_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_17 = select i1 %or_ln148_16, i3 %select_ln148_16, i3 6" [firmware/BDT.h:148]   --->   Operation 54 'select' 'select_ln148_17' <Predicate = (or_ln148_17 & or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_18 = or i1 %or_ln148_17, i1 %activation_172" [firmware/BDT.h:148]   --->   Operation 55 'or' 'or_ln148_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%select_ln148_18 = select i1 %or_ln148_17, i3 %select_ln148_17, i3 7" [firmware/BDT.h:148]   --->   Operation 56 'select' 'select_ln148_18' <Predicate = (or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln148_19)   --->   "%zext_ln148_6 = zext i3 %select_ln148_18" [firmware/BDT.h:148]   --->   Operation 57 'zext' 'zext_ln148_6' <Predicate = (or_ln148_18 & or_ln148_19 & or_ln148_20)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148_19 = or i1 %or_ln148_18, i1 %activation_173" [firmware/BDT.h:148]   --->   Operation 58 'or' 'or_ln148_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln148_19 = select i1 %or_ln148_18, i4 %zext_ln148_6, i4 8" [firmware/BDT.h:148]   --->   Operation 59 'select' 'select_ln148_19' <Predicate = (or_ln148_19 & or_ln148_20)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln148_20 = or i1 %or_ln148_19, i1 %activation_174" [firmware/BDT.h:148]   --->   Operation 60 'or' 'or_ln148_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_20 = select i1 %or_ln148_19, i4 %select_ln148_19, i4 9" [firmware/BDT.h:148]   --->   Operation 61 'select' 'select_ln148_20' <Predicate = (or_ln148_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln148_21 = select i1 %or_ln148_20, i4 %select_ln148_20, i4 10" [firmware/BDT.h:148]   --->   Operation 62 'select' 'select_ln148_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.89ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.11i32.i4, i32 72833, i32 55125, i32 4294958829, i32 61446, i32 31357, i32 14808, i32 13709, i32 12832, i32 0, i32 4294892076, i32 4294952453, i4 %select_ln148_21" [firmware/BDT.h:149]   --->   Operation 63 'mux' 'agg_result' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %agg_result" [firmware/BDT.h:153]   --->   Operation 64 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_56    (icmp        ) [ 00]
comparison_57    (icmp        ) [ 00]
comparison_58    (icmp        ) [ 00]
comparison_59    (icmp        ) [ 00]
comparison_60    (icmp        ) [ 00]
comparison_61    (icmp        ) [ 00]
comparison_62    (icmp        ) [ 00]
comparison_63    (icmp        ) [ 00]
comparison_64    (icmp        ) [ 00]
activation_148   (xor         ) [ 00]
activation_166   (and         ) [ 00]
xor_ln135        (xor         ) [ 00]
activation_167   (and         ) [ 00]
xor_ln135_10     (xor         ) [ 00]
activation       (and         ) [ 00]
and_ln133        (and         ) [ 00]
activation_168   (and         ) [ 00]
activation_155   (and         ) [ 00]
xor_ln135_11     (xor         ) [ 00]
activation_169   (and         ) [ 00]
activation_170   (and         ) [ 00]
xor_ln135_12     (xor         ) [ 00]
activation_159   (and         ) [ 00]
activation_160   (and         ) [ 00]
xor_ln135_13     (xor         ) [ 00]
activation_171   (and         ) [ 00]
activation_172   (and         ) [ 00]
xor_ln135_14     (xor         ) [ 00]
activation_163   (and         ) [ 00]
activation_173   (and         ) [ 00]
xor_ln135_15     (xor         ) [ 00]
and_ln133_10     (and         ) [ 00]
activation_174   (and         ) [ 00]
or_ln148         (or          ) [ 01]
xor_ln148        (xor         ) [ 00]
zext_ln148       (zext        ) [ 00]
or_ln148_13      (or          ) [ 01]
select_ln148     (select      ) [ 00]
or_ln148_14      (or          ) [ 01]
select_ln148_14  (select      ) [ 00]
zext_ln148_5     (zext        ) [ 00]
or_ln148_15      (or          ) [ 01]
select_ln148_15  (select      ) [ 00]
or_ln148_16      (or          ) [ 01]
select_ln148_16  (select      ) [ 00]
or_ln148_17      (or          ) [ 01]
select_ln148_17  (select      ) [ 00]
or_ln148_18      (or          ) [ 01]
select_ln148_18  (select      ) [ 00]
zext_ln148_6     (zext        ) [ 00]
or_ln148_19      (or          ) [ 01]
select_ln148_19  (select      ) [ 00]
or_ln148_20      (or          ) [ 01]
select_ln148_20  (select      ) [ 00]
select_ln148_21  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln153        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.11i32.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_read44_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read33_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read22_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read11_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="comparison_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="comparison_56_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_56/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="comparison_57_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_57/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="comparison_58_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_58/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="comparison_59_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_59/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="comparison_60_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_60/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="comparison_61_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_61/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="comparison_62_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_62/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="comparison_63_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_63/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="comparison_64_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_64/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="activation_148_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation_148/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="activation_166_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_166/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln135_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="activation_167_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_167/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln135_10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_10/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="activation_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="and_ln133_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="activation_168_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_168/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="activation_155_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_155/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln135_11_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_11/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="activation_169_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_169/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="activation_170_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_170/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln135_12_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_12/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="activation_159_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_159/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="activation_160_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_160/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln135_13_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_13/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="activation_171_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_171/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="activation_172_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_172/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xor_ln135_14_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_14/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="activation_163_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_163/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="activation_173_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_173/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln135_15_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_15/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="and_ln133_10_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln133_10/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="activation_174_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_174/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln148_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln148_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln148_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln148_13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_13/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln148_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="0" index="2" bw="2" slack="0"/>
<pin id="334" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln148_14_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_14/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln148_14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="0" index="2" bw="2" slack="0"/>
<pin id="348" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_14/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln148_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_5/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln148_15_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_15/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln148_15_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_15/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln148_16_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_16/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln148_16_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_16/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln148_17_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_17/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln148_17_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="3" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_17/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln148_18_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_18/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln148_18_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_18/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln148_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_6/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln148_19_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_19/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln148_19_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_19/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln148_20_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln148_20/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln148_20_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_20/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln148_21_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="0"/>
<pin id="447" dir="0" index="2" bw="4" slack="0"/>
<pin id="448" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148_21/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="agg_result_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="0" index="2" bw="17" slack="0"/>
<pin id="456" dir="0" index="3" bw="15" slack="0"/>
<pin id="457" dir="0" index="4" bw="17" slack="0"/>
<pin id="458" dir="0" index="5" bw="16" slack="0"/>
<pin id="459" dir="0" index="6" bw="15" slack="0"/>
<pin id="460" dir="0" index="7" bw="15" slack="0"/>
<pin id="461" dir="0" index="8" bw="15" slack="0"/>
<pin id="462" dir="0" index="9" bw="1" slack="0"/>
<pin id="463" dir="0" index="10" bw="18" slack="0"/>
<pin id="464" dir="0" index="11" bw="15" slack="0"/>
<pin id="465" dir="0" index="12" bw="4" slack="0"/>
<pin id="466" dir="1" index="13" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="92" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="80" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="98" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="80" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="98" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="98" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="80" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="86" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="86" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="104" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="110" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="104" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="116" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="164" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="116" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="164" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="122" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="176" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="104" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="128" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="194" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="128" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="194" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="134" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="212" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="134" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="212" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="140" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="140" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="242" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="146" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="248" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="146" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="248" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="152" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="152" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="158" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="278" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="170" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="182" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="170" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="308" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="206" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="308" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="320" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="104" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="182" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="324" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="330" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="338" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="224" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="338" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="352" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="356" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="230" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="356" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="362" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="370" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="260" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="370" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="376" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="384" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="266" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="384" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="390" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="398" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="284" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="398" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="412" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="416" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="302" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="416" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="422" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="430" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="436" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="452" pin=5"/></net>

<net id="473"><net_src comp="70" pin="0"/><net_sink comp="452" pin=6"/></net>

<net id="474"><net_src comp="72" pin="0"/><net_sink comp="452" pin=7"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="452" pin=8"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="452" pin=9"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="452" pin=10"/></net>

<net id="478"><net_src comp="78" pin="0"/><net_sink comp="452" pin=11"/></net>

<net id="479"><net_src comp="444" pin="3"/><net_sink comp="452" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.4 : p_read1 | {1 }
	Port: decision_function.4 : p_read2 | {1 }
	Port: decision_function.4 : p_read3 | {1 }
	Port: decision_function.4 : p_read4 | {1 }
  - Chain level:
	State 1
		activation_148 : 1
		activation_166 : 1
		xor_ln135 : 1
		activation_167 : 1
		xor_ln135_10 : 1
		activation : 1
		and_ln133 : 1
		activation_168 : 1
		activation_155 : 1
		xor_ln135_11 : 1
		activation_169 : 1
		activation_170 : 1
		xor_ln135_12 : 1
		activation_159 : 1
		activation_160 : 1
		xor_ln135_13 : 1
		activation_171 : 1
		activation_172 : 1
		xor_ln135_14 : 1
		activation_163 : 1
		activation_173 : 1
		xor_ln135_15 : 1
		and_ln133_10 : 1
		activation_174 : 1
		or_ln148 : 1
		xor_ln148 : 1
		zext_ln148 : 1
		or_ln148_13 : 1
		select_ln148 : 2
		or_ln148_14 : 1
		select_ln148_14 : 1
		zext_ln148_5 : 2
		or_ln148_15 : 1
		select_ln148_15 : 3
		or_ln148_16 : 1
		select_ln148_16 : 4
		or_ln148_17 : 1
		select_ln148_17 : 5
		or_ln148_18 : 1
		select_ln148_18 : 6
		zext_ln148_6 : 7
		or_ln148_19 : 1
		select_ln148_19 : 8
		or_ln148_20 : 1
		select_ln148_20 : 9
		select_ln148_21 : 10
		agg_result : 11
		ret_ln153 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_104   |    0    |    20   |
|          |  comparison_56_fu_110  |    0    |    20   |
|          |  comparison_57_fu_116  |    0    |    20   |
|          |  comparison_58_fu_122  |    0    |    20   |
|   icmp   |  comparison_59_fu_128  |    0    |    20   |
|          |  comparison_60_fu_134  |    0    |    20   |
|          |  comparison_61_fu_140  |    0    |    20   |
|          |  comparison_62_fu_146  |    0    |    20   |
|          |  comparison_63_fu_152  |    0    |    20   |
|          |  comparison_64_fu_158  |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_452   |    0    |    59   |
|----------|------------------------|---------|---------|
|          |  activation_166_fu_170 |    0    |    2    |
|          |  activation_167_fu_182 |    0    |    2    |
|          |    activation_fu_194   |    0    |    2    |
|          |    and_ln133_fu_200    |    0    |    2    |
|          |  activation_168_fu_206 |    0    |    2    |
|          |  activation_155_fu_212 |    0    |    2    |
|          |  activation_169_fu_224 |    0    |    2    |
|    and   |  activation_170_fu_230 |    0    |    2    |
|          |  activation_159_fu_242 |    0    |    2    |
|          |  activation_160_fu_248 |    0    |    2    |
|          |  activation_171_fu_260 |    0    |    2    |
|          |  activation_172_fu_266 |    0    |    2    |
|          |  activation_163_fu_278 |    0    |    2    |
|          |  activation_173_fu_284 |    0    |    2    |
|          |   and_ln133_10_fu_296  |    0    |    2    |
|          |  activation_174_fu_302 |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln148_fu_330  |    0    |    2    |
|          | select_ln148_14_fu_344 |    0    |    2    |
|          | select_ln148_15_fu_362 |    0    |    3    |
|          | select_ln148_16_fu_376 |    0    |    3    |
|  select  | select_ln148_17_fu_390 |    0    |    3    |
|          | select_ln148_18_fu_404 |    0    |    3    |
|          | select_ln148_19_fu_422 |    0    |    4    |
|          | select_ln148_20_fu_436 |    0    |    4    |
|          | select_ln148_21_fu_444 |    0    |    4    |
|----------|------------------------|---------|---------|
|          |  activation_148_fu_164 |    0    |    2    |
|          |    xor_ln135_fu_176    |    0    |    2    |
|          |   xor_ln135_10_fu_188  |    0    |    2    |
|          |   xor_ln135_11_fu_218  |    0    |    2    |
|    xor   |   xor_ln135_12_fu_236  |    0    |    2    |
|          |   xor_ln135_13_fu_254  |    0    |    2    |
|          |   xor_ln135_14_fu_272  |    0    |    2    |
|          |   xor_ln135_15_fu_290  |    0    |    2    |
|          |    xor_ln148_fu_314    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln148_fu_308    |    0    |    2    |
|          |   or_ln148_13_fu_324   |    0    |    2    |
|          |   or_ln148_14_fu_338   |    0    |    2    |
|          |   or_ln148_15_fu_356   |    0    |    2    |
|    or    |   or_ln148_16_fu_370   |    0    |    2    |
|          |   or_ln148_17_fu_384   |    0    |    2    |
|          |   or_ln148_18_fu_398   |    0    |    2    |
|          |   or_ln148_19_fu_416   |    0    |    2    |
|          |   or_ln148_20_fu_430   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read44_read_fu_80  |    0    |    0    |
|   read   |   p_read33_read_fu_86  |    0    |    0    |
|          |   p_read22_read_fu_92  |    0    |    0    |
|          |   p_read11_read_fu_98  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln148_fu_320   |    0    |    0    |
|   zext   |   zext_ln148_5_fu_352  |    0    |    0    |
|          |   zext_ln148_6_fu_412  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   355   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   355  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   355  |
+-----------+--------+--------+
