set_property SRC_FILE_INFO {cfile:D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/project_2.srcs/constrs_1/imports/pynq-z2_v1.0.xdc rfile:../../../project_2.srcs/constrs_1/imports/pynq-z2_v1.0.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R14   IOSTANDARD LVCMOS33 } [get_ports { bram_busy }]; #IO_L6N_T0_VREF_34 Sch=led[0]
