$date
	Mon Sep 22 14:51:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec_3to8_to_dec_4to16_tb $end
$var wire 16 ! y [15:0] $end
$var reg 1 " en $end
$var reg 4 # w [3:0] $end
$scope module dec $end
$var wire 1 " en $end
$var wire 4 $ w [3:0] $end
$var wire 16 % y [15:0] $end
$scope module dec0 $end
$var wire 1 & en $end
$var wire 3 ' w [2:0] $end
$var reg 8 ( y [7:0] $end
$var integer 32 ) k [31:0] $end
$upscope $end
$scope module dec1 $end
$var wire 1 * en $end
$var wire 3 + w [2:0] $end
$var reg 8 , y [7:0] $end
$var integer 32 - k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b0 +
0*
b1000 )
b1 (
b0 '
1&
b1 %
b0 $
b0 #
1"
b1 !
$end
#10
b100 !
b100 %
b100 (
b1000 )
b1000 -
b10 '
b10 +
b10 #
b10 $
#20
b10000 !
b10000 %
b10000 (
b1000 )
b1000 -
b100 '
b100 +
b100 #
b100 $
#30
b10000000 !
b10000000 %
b10000000 (
b1000 )
b1000 -
b111 '
b111 +
b111 #
b111 $
#40
0&
b0 (
b1000 )
b100000000000000 !
b100000000000000 %
b1000000 ,
b1000 -
1*
b110 '
b110 +
b1110 #
b1110 $
#50
b1000 )
b10000000000000 !
b10000000000000 %
b100000 ,
b1000 -
b101 '
b101 +
b1101 #
b1101 $
#60
b1000 )
b1000000000000 !
b1000000000000 %
b10000 ,
b1000 -
b100 '
b100 +
b1100 #
b1100 $
#70
b1000 )
b10000000000 !
b10000000000 %
b100 ,
b1000 -
b10 '
b10 +
b1010 #
b1010 $
#80
