module alu_tb();
	logic Zero,Overflow;
	logic [2:0][17:0] A, B, Result;
	logic [2:0] F;

	// instantiate device to be tested
	alu dut(A, B, F, Result, Zero, Overflow);

	// initialize test
	initial
	begin
		
		A[0] = 17'b1; B[0] = 17'h1; F = 17'b00;
		A[1] = 17'b1; B[1] = 17'h1; F = 17'b00;
		A[2] = 17'b1; B[2] = 17'h1; F = 17'b00;
		
		assert (Result == 32'd2) $display ("F equals 2");
		
	end
endmodule