m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Boody/CompArch/ComputerArchitecture/Project
<<<<<<< Updated upstream
R0
<<<<<<< Updated upstream
!i122 975
R0
Z1 8D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
Z2 FD:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
VZB>SEmbczT^:UP]0H;WJK3
!s100 k@EWQBFb>@[cIkhlT4G[f2
Z3 OV;C;2020.1;71
32
Z4 !s110 1681943341
!i10b 1
Z5 !s108 1681943341.000000
Z6 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
Z7 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
Z8 o-work work -2002 -explicit
Z9 tExplicit 1 CvgOpt 0
Z10 =======
!i122 947
Z11 dC:/Extra_D/Ali_kolya/Ali Year 3/Projects & Assignments/Term 2/Computer Architecture/Project/Code/Project
Z12 8C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
Z13 FC:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
l0
L7 1
Vz1YVoO@_LVUFG^Bb;<C;P3
!s100 8`SAmOob5=m2bF[F2bGLU3
Z14 !s110 1681943340
32
Z15 !s110 1681950169
!i10b 1
Z16 !s108 1681950169.000000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
Z18 !s107 C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
!i113 1
R8
Z19 w1681854937
Amem1stagedesign
Z20 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z21 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z22 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z23 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z24 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
DEx4 work 9 mem1stage 0 22 z1YVoO@_LVUFG^Bb;<C;P3
!i122 947
l46
L31 44
VT:3>ejF47a2Z3Sh8f6MZF3
!s100 9Dc8ZJZYA?4Gk:EI6P3hY0
R14
32
R15
!i10b 1
R16
R17
R18
!i113 1
R8
<<<<<<< Updated upstream
Z25 DEx4 work 11 memorystage 0 22 ZB>SEmbczT^:UP]0H;WJK3
!i122 975
R10
R25
!i122 942
R0
<<<<<<< Updated upstream
R3
32
R4
!i10b 1
R5
R6
R7
!i113 1
R8
R9
R0
<<<<<<< Updated upstream
Z26 !s108 1681943339.000000
Z27 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
Z28 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
R10
R1
Z29 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
Z30 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
R0
<<<<<<< Updated upstream
R26
R27
R28
R10
R1
R29
R30
R0
<<<<<<< Updated upstream
w1681942375
R20
R23
R24
!i122 961
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
R10
w1681941598
R20
R23
R24
!i122 923
Z31 8D:/Boody/CompArch/ComputerArchitecture/Project/ALU.vhd
Z32 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
Z33 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
<<<<<<< Updated upstream
R26
Z34 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
Z35 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
R10
R1
Z36 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
Z37 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
R0
<<<<<<< Updated upstream
R26
R34
R35
R10
R1
R36
R37
R0
<<<<<<< Updated upstream
!i122 978
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
R10
!i122 940
R31
Z38 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
Z39 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
<<<<<<< Updated upstream
R5
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
Z41 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
R10
Z42 !s108 1681942437.000000
Z43 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
Z44 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
R0
<<<<<<< Updated upstream
Z45 DEx4 work 14 writebackstage 0 22 ?SX>Uaj_=S1WdGd_ol4390
R25
DEx4 work 14 ex_mem1_buffer 0 22 c=@OggLg_Nh3I2G^c@G]X1
DEx4 work 14 executionstage 0 22 o8R=CRN:5=kAbcAfVZ5Sd0
DEx4 work 12 id_ex_buffer 0 22 ;?I75YcZgT`OT_0>5^<Z72
R10
DEx4 work 14 writebackstage 0 22 o^1[SHkKnoTPcYS73CC8c2
DEx4 work 11 memorystage 0 22 fJhW^<ool1RF2W8FV<2cU2
8D:/Boody/CompArch/ComputerArchitecture/Project/executionStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/fetchStage.vhd
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
R0
<<<<<<< Updated upstream
R5
R40
R41
R10
R42
R43
R44
R0
<<<<<<< Updated upstream
Z46 w1677934418
R10
R46
R0
<<<<<<< Updated upstream
Z47 8D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
Z48 FD:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
R10
R47
R48
R0
<<<<<<< Updated upstream
Z49 !s110 1681648922
!i10b 1
Z50 !s108 1681648922.000000
Z51 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
Z52 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
R10
R49
!i10b 1
R50
R51
R52
R0
<<<<<<< Updated upstream
R49
!i10b 1
R50
R51
R52
R10
R49
!i10b 1
R50
R51
R52
R0
<<<<<<< Updated upstream
w1681921012
R20
R23
R24
!i122 964
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
R10
Z53 w1681813133
R20
R23
R24
!i122 926
R31
Z54 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
Z55 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
<<<<<<< Updated upstream
Z56 !s108 1681943340.000000
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
Z58 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
R10
Z59 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/controlUnit.vhd|
Z60 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
Z61 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
R0
<<<<<<< Updated upstream
R56
R57
R58
R10
R59
R60
R61
R0
<<<<<<< Updated upstream
R0
<<<<<<< Updated upstream
R56
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
Z63 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
R10
R59
Z64 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
Z65 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
R0
<<<<<<< Updated upstream
R56
R62
R63
R10
R59
R64
R65
R0
<<<<<<< Updated upstream
w1681931034
R20
R23
R24
!i122 979
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
R10
w1681930541
R20
R23
R24
!i122 941
R31
Z66 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
Z67 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
<<<<<<< Updated upstream
R5
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
Z69 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
R10
Z70 w1681823009
Z71 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
Z72 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
R0
<<<<<<< Updated upstream
R45
!i122 979
l18
Z73 L17 10
VG38Fe<1^c5oE@fA;]o8Q81
Z74 !s100 :KJ_VIc34``VQnAk9Z=Ao3
R3
32
Z75 !s110 1681943342
!i10b 1
R5
R68
R69
R10
R62
!i122 941
l18
R73
V;OYlhjh^B_HnFZVR9Xazf2
R74
R14
33
FD:/Boody/CompArch/ComputerArchitecture/Project/instructionCache.vhd
!i10b 1
R70
R71
R72
R0
>>>>>>> Stashed changes
R20
R21
R22
R23
R24
R0
>>>>>>> Stashed changes
R0
Amemorystagedesign
R20
R21
R22
R23
R24
>>>>>>> Stashed changes
l77
Z76 L43 60
V82XSPQA]]>A<;kbDR<oN<2
!s100 f?4:;X0LiW27HfWBX8o<T2
R0
>>>>>>> Stashed changes
l0
L5 1
Z77 V]T:7DA>@ZL1HQmiZe6:543
Z78 !s100 a<l3KZF3co3bJ6mVPomZP1
R3
33
R14
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
Z79 o-work work -2008 -explicit
R9
R0
Aa_my_ndff
R23
R24
Z80 DEx4 work 7 my_ndff 0 22 ]T:7DA>@ZL1HQmiZe6:543
!i122 963
l14
Z81 L13 13
Z82 VgRnf=;W>B=e]B_TkIo^lQ0
Z83 !s100 70]nkXAEPk[>EQS1k2VK23
R3
33
R14
!i10b 1
>>>>>>> Stashed changes
!i113 1
R79
R9
R0
>>>>>>> Stashed changes
l0
L5 1
Z84 VWF@;CiRgTm]:<@ncD8FZl3
Z85 !s100 N`BAT578LdKDSN108:nho2
R3
33
Z86 !s110 1681943339
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R79
R9
R0
Apc_design
R20
R23
R24
Z87 DEx4 work 2 pc 0 22 WF@;CiRgTm]:<@ncD8FZl3
!i122 961
l14
Z88 L13 20
Vi^PM8ABDJ_6Sm89B:NznT2
!s100 CXl0Ri_k]:401o>l[SZL`2
R3
33
R86
!i10b 1
>>>>>>> Stashed changes
!i113 1
R79
R9
R0
>>>>>>> Stashed changes
l0
L6 1
V=c<C<GOPNF43h8@YMdjNd1
Z89 !s100 5XooW95CJgn?>^Vo0WX`O3
R3
32
R4
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Aprocessor_design
>>>>>>> Stashed changes
DEx4 work 13 decodingstage 0 22 BeaCHC8dfK47KBe3?gH@l0
DEx4 work 12 if_id_buffer 0 22 5fdY6j3k9KEJLag0nTf?I2
R21
R22
DEx4 work 10 fetchstage 0 22 1jmT?mh^0G`hG?5if:LBB0
R20
R23
R24
DEx4 work 9 processor 0 22 =c<C<GOPNF43h8@YMdjNd1
!i122 978
l55
L15 64
V8PLf4YM1[aQ5T2MojXI0K0
!s100 ^PT`cQdohZC?CT80JEkI`2
R3
32
R4
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
>>>>>>> Stashed changes
R23
R24
!i122 7
R0
>>>>>>> Stashed changes
l0
L4 1
V7NWHjOO;J52E9WV9Y3g<Q0
!s100 l>Pi2]bzY1og05J29QUCK2
R3
33
R0
>>>>>>> Stashed changes
!i113 1
R79
R9
R0
Aregfiledesign
R23
R24
DEx4 work 7 regfile 0 22 7NWHjOO;J52E9WV9Y3g<Q0
!i122 7
l40
L16 39
V2g[3L5N4ca50h8kfXX_9b0
!s100 70Zha7SjTEl_Cj4jIZZkG1
R3
33
>>>>>>> Stashed changes
!i113 1
R79
R9
R0
>>>>>>> Stashed changes
l0
L5 1
VVUF9:zUJCUTXlmV0Yi1CG2
Z90 !s100 M4`PjnPo>L5:0bbJ6ej4c2
R3
32
R14
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Aregfilememdesign
R20
R23
R24
DEx4 work 10 regfilemem 0 22 VUF9:zUJCUTXlmV0Yi1CG2
!i122 964
l25
Z91 L20 25
VaPRbG0j8NSo@[khM3na_<2
Z92 !s100 mNa<69lOXRgkD<]MT;k?H0
R3
32
R14
!i10b 1
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
>>>>>>> Stashed changes
l0
L5 1
VPVfP;n1fBa@lZG>Rie1Ve1
Z93 !s100 f9J=QmfUF4EERC7X]MmL^1
R3
32
R14
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Amymux
R20
R23
R24
DEx4 work 12 writebackmux 0 22 PVfP;n1fBa@lZG>Rie1Ve1
!i122 968
l16
Z94 L15 4
VPoPf3m9KL4;eWRiO^BA;00
Z95 !s100 ][H?eh]TYa27ZeA_NGl0a1
R3
32
R14
!i10b 1
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
>>>>>>> Stashed changes
l0
L5 1
V?SX>Uaj_=S1WdGd_ol4390
!s100 ggX@Hk8>Ih4aAi[zIOk_g2
R3
32
R75
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Amywritebackstage
R20
R23
R24
>>>>>>> Stashed changes
!i113 1
R8
R9
R0
Ealu
Z96 w1681859512
R20
R21
R22
R23
R24
!i122 1438
Z97 dC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project
Z98 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd
Z99 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd
l0
L7 1
VC4^JoX[F]=[LfGc;0]Dcl0
!s100 mfL9YOMWS7C21cH^8FkE:0
R3
33
Z100 !s110 1683165090
!i10b 1
Z101 !s108 1683165090.000000
Z102 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd|
Z103 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ALU.vhd|
!i113 1
R79
R9
Aaludesign
R20
R21
R22
R23
R24
DEx4 work 3 alu 0 22 C4^JoX[F]=[LfGc;0]Dcl0
!i122 1438
l20
L16 90
Va3g`ZR56W_IkB[n?<8k:K1
!s100 9;F<@;lZV1LB3L0=k>V9B2
R3
33
R100
!i10b 1
R101
R102
R103
!i113 1
R79
R9
Econtrolunit
R96
R20
R23
R24
!i122 1427
R97
Z104 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd
Z105 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd
l0
L6 1
VZJKkYjOSUOQEmYZG8JR4U1
!s100 46hPmRNVdZ^lghUS<92EF3
R3
33
Z106 !s110 1683165088
!i10b 1
Z107 !s108 1683165088.000000
Z108 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd|
Z109 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/controlUnit.vhd|
!i113 1
R79
R9
Acontrolunitdesign
R20
R23
R24
Z110 DEx4 work 11 controlunit 0 22 ZJKkYjOSUOQEmYZG8JR4U1
!i122 1427
l30
L21 78
V>`hofkG_V?7HHEYlCCC[21
!s100 cQ=@94lLI3bc6]aJNM5I=0
R3
33
R106
!i10b 1
R107
R108
R109
!i113 1
R79
R9
Econtrolunit_tb
Z111 w1681743425
R23
R24
!i122 1428
R97
Z112 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd
Z113 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd
l0
L5 1
V5h>32LX00DTzZO^K=?6890
!s100 m?lEo3YaYP1W=VDMnolYg2
R3
33
R106
!i10b 1
R107
Z114 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd|
Z115 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ControlUnit_TB.vhd|
!i113 1
R79
R9
Atb
R23
R24
DEx4 work 14 controlunit_tb 0 22 5h>32LX00DTzZO^K=?6890
!i122 1428
l30
L8 196
V1Tik=;d`[FX^Pizb]nD2o3
!s100 >>UMdU^O<7Wz^i75SZL`W1
R3
33
R106
!i10b 1
R107
R114
R115
!i113 1
R79
R9
Edatamem
Z116 w1683155753
R20
R23
R24
!i122 1431
R97
Z117 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd
Z118 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd
l0
L5 1
VB^lfj@^nAG683?IWL[WMd3
!s100 FHI7anIj7IE]LRSQ9zVk?1
R3
33
Z119 !s110 1683165089
!i10b 1
Z120 !s108 1683165089.000000
Z121 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd|
Z122 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/dataMem.vhd|
!i113 1
R79
R9
Adatamemdesign
R20
R23
R24
DEx4 work 7 datamem 0 22 B^lfj@^nAG683?IWL[WMd3
!i122 1431
l26
L22 33
VSZhNiH3MB_2Y[@G``cjN>1
!s100 m@3a];3G?lG5XKV_LYNKn1
R3
33
R119
!i10b 1
R120
R121
R122
!i113 1
R79
R9
Edecodingstage
Z123 w1681877164
R20
R23
R24
!i122 1430
R97
Z124 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd
Z125 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd
l0
L5 1
VEd=HEAVbTD?>Hcc@@S<EW2
!s100 Q96gCgL;nnkLBVZ?h9IeT0
R3
33
R119
!i10b 1
R107
Z126 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd|
Z127 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/DecodingStage.vhd|
!i113 1
R79
R9
Adecoding
Z128 DEx4 work 10 regfilemem 0 22 J[9EhVI`<1zg[?zP2060K1
R110
R20
R23
R24
Z129 DEx4 work 13 decodingstage 0 22 Ed=HEAVbTD?>Hcc@@S<EW2
!i122 1430
l25
L23 8
Vj3b@iloSJM:WblKOc>RPl0
!s100 cCGGSXcW@aSkSe9NgYkXm2
R3
33
R119
!i10b 1
R107
R126
R127
!i113 1
R79
R9
Eex_mem1_buffer
Z130 w1681876186
R20
R21
R22
R23
R24
!i122 1432
R97
Z131 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
Z132 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
l0
L7 1
VnaML4WkkzR3bcY;CL5lG10
!s100 Pg0QVHQIl7X?CRZB9VT<i0
R3
33
R119
!i10b 1
R120
Z133 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
Z134 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
!i113 1
R79
R9
Aex_mem1_bufferdesign
R20
R21
R22
R23
R24
Z135 DEx4 work 14 ex_mem1_buffer 0 22 naML4WkkzR3bcY;CL5lG10
!i122 1432
l37
L22 36
V2oS3]mV3<joFo6keanLMm0
!s100 P6SeFI18A@9Of<G@SNA2Q1
R3
33
R119
!i10b 1
R120
R133
R134
!i113 1
R79
R9
Eexecutionstage
Z136 w1683164302
R20
R21
R22
R23
R24
!i122 1433
R97
Z137 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd
Z138 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd
l0
L7 1
VJ6ahcEY2M[6PL8ebA6ded0
!s100 1:@IT5Sj903n<]0@MQD5D1
R3
33
R119
!i10b 1
R120
Z139 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd|
Z140 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/executionStage.vhd|
!i113 1
R79
R9
Aexecutionstagedesign
R20
R21
R22
R23
R24
Z141 DEx4 work 14 executionstage 0 22 J6ahcEY2M[6PL8ebA6ded0
!i122 1433
l53
L21 46
VOTF21zT[]>l:P9Dl`kfki3
!s100 iK`C=NiF9z7gDbDj=YP@K3
R3
33
R119
!i10b 1
R120
R139
R140
!i113 1
R79
R9
Efetchstage
Z142 w1683162253
R20
R21
R22
R23
R24
!i122 1434
R97
Z143 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd
Z144 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd
l0
L7 1
VD[IaaN@4mkSI[9lLY5i8K1
!s100 2?UZR_0o=J18A]^OJVH^J3
R3
33
R100
!i10b 1
R120
Z145 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd|
Z146 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/fetchStage.vhd|
!i113 1
R79
R9
Afetchstagedesign
R20
R21
R22
R23
R24
Z147 DEx4 work 10 fetchstage 0 22 D[IaaN@4mkSI[9lLY5i8K1
!i122 1434
l42
L15 38
VZPoP=JP`B0THlkdJTJc3;2
!s100 `L:1Dk<W7:>OnCX1=4aDa2
R3
33
R100
!i10b 1
R120
R145
R146
!i113 1
R79
R9
Eflagcontrolunit
Z148 w1681811973
R20
R21
R22
R23
R24
!i122 1435
R97
Z149 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd
Z150 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd
l0
L7 1
VL9Q2L^2^fDB`UQ1T;c;6V0
!s100 E?A<Y34]bc:`8GD9MNCI90
R3
33
R100
!i10b 1
R101
Z151 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd|
Z152 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/flagControlUnit.vhd|
!i113 1
R79
R9
Aflagcontrolunitdesign
R20
R21
R22
R23
R24
DEx4 work 15 flagcontrolunit 0 22 L9Q2L^2^fDB`UQ1T;c;6V0
!i122 1435
l16
L15 19
VbXzUXNW_h_Y:H99R<KCVi0
!s100 gnnl_P3AO?4f935DAJ@0]0
R3
33
R100
!i10b 1
R101
R151
R152
!i113 1
R79
R9
Eid_ex_buffer
Z153 w1683162883
R20
R21
R22
R23
R24
!i122 1436
R97
Z154 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd
Z155 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd
l0
L7 1
VID==1ZQmKBCX>k_DFm^_U0
!s100 cU]h=dG>AFE?PA2aN0Rh`2
R3
33
R100
!i10b 1
R101
Z156 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd|
Z157 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/ID_EX_buffer.vhd|
!i113 1
R79
R9
Aid_ex_bufferdesign
R20
R21
R22
R23
R24
Z158 DEx4 work 12 id_ex_buffer 0 22 ID==1ZQmKBCX>k_DFm^_U0
!i122 1436
l41
L26 42
VfLNB4h_>c:Z:1>]>SlL^U3
!s100 ;kGaV>z:Cd@Iil98?Si=S2
R3
33
R100
!i10b 1
R101
R156
R157
!i113 1
R79
R9
Eif_id_buffer
Z159 w1683163204
R20
R21
R22
R23
R24
!i122 1439
R97
Z160 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd
Z161 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd
l0
L7 1
VGSn`1jI3DH@OkzjHC9:?i1
!s100 Ohg5DOOQ^^lIiPzoODS_[1
R3
33
Z162 !s110 1683165091
!i10b 1
R101
Z163 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
Z164 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
!i113 1
R79
R9
Aif_id_bufferdesign
R20
R21
R22
R23
R24
Z165 DEx4 work 12 if_id_buffer 0 22 GSn`1jI3DH@OkzjHC9:?i1
!i122 1439
l36
L21 29
VNo7_=cHKEQzYi;LPL1>U82
!s100 T<l8FDeT>2bK9Nd3UnLE]2
R3
33
R162
!i10b 1
R101
R163
R164
!i113 1
R79
R9
Einstructioncache
Z166 w1683160452
R20
R23
R24
!i122 1424
R97
Z167 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd
Z168 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd
l0
L5 1
VE;PA:Kjz=0jBTZA0bCG@m3
!s100 A5e_OfXj`9V^?]_V4Wfo93
R3
33
Z169 !s110 1683165087
!i10b 1
Z170 !s108 1683165087.000000
Z171 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd|
Z172 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/instructionCache.vhd|
!i113 1
R79
R9
Ainstructioncache_design
R20
R23
R24
DEx4 work 16 instructioncache 0 22 E;PA:Kjz=0jBTZA0bCG@m3
!i122 1424
l22
L17 21
VQ?<TobK79aAleDAd:=lOf0
!s100 hm;g;?Q]72407J==@Ci]o2
R3
33
R169
!i10b 1
R170
R171
R172
!i113 1
R79
R9
Emem1stage
Z173 w1681952442
R20
R21
R22
R23
R24
!i122 1046
R11
R12
R13
l0
L7 1
VYAoN[HA^R?a9ZzL7BJBcS0
!s100 EREI<fE3>c:`O]ZPc<]QY1
R3
32
Z174 !s110 1681952522
!i10b 1
Z175 !s108 1681952522.000000
R17
R18
!i113 1
R8
R9
Amem1stagedesign
R20
R21
R22
R23
R24
Z176 DEx4 work 9 mem1stage 0 22 YAoN[HA^R?a9ZzL7BJBcS0
!i122 1046
l48
L33 35
VgJ`7@2[REXB:O_1S1Sg_l2
!s100 kg>95Ukg?jf_:C4G9IIo>2
R3
32
R174
!i10b 1
R175
R17
R18
!i113 1
R8
R9
Ememorystage
Z177 w1683155465
R20
R21
R22
R23
R24
!i122 1437
R97
Z178 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
Z179 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
Z180 VT3=W1Jj?d]d0jN_zzbOGo0
Z181 !s100 C?Nfi4;`eZW8_H2k1S6RN3
R3
33
R100
!i10b 1
R101
Z182 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
Z183 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R79
R9
Amemorystagedesign
R20
R21
R22
R23
R24
Z184 DEx4 work 11 memorystage 0 22 T3=W1Jj?d]d0jN_zzbOGo0
!i122 1437
l77
R76
Z185 V9nEQai=2Ok`FH<6^=Bom91
Z186 !s100 zSEA;HiZc:=810iLkfeTb3
R3
33
R100
!i10b 1
R101
R182
R183
!i113 1
R79
R9
Ememorystage
R177
R20
R21
R22
R23
R24
!i122 1418
R97
R178
R179
l0
L7 1
R180
R181
R3
33
Z187 !s110 1683164309
!i10b 1
Z188 !s108 1683164309.000000
R182
R183
!i113 1
R79
R9
Amemorystagedesign
R20
R21
R22
R23
R24
R184
!i122 1418
l77
R76
R185
R186
R3
33
R187
!i10b 1
R188
R182
R183
!i113 1
R79
R9
Emy_ndff
Z189 w1681677810
R23
R24
!i122 1425
R97
Z190 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd
Z191 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd
l0
L5 1
R77
R78
R3
33
R169
!i10b 1
R170
R29
R30
!i113 1
R79
R9
Aa_my_ndff
R23
R24
R80
!i122 1425
l14
R81
R82
R83
R3
33
R169
!i10b 1
R170
R29
R30
!i113 1
R79
R9
Emy_ndff
R189
R23
R24
!i122 1406
R97
R190
R191
l0
L5 1
R77
R78
R3
33
Z192 !s110 1683164307
!i10b 1
Z193 !s108 1683164307.000000
R29
R30
!i113 1
R79
R9
Aa_my_ndff
R23
R24
R80
!i122 1406
l14
R81
R82
R83
R3
33
R192
!i10b 1
R193
R29
R30
!i113 1
R79
R9
Epc
Z194 w1683161391
R20
R23
R24
!i122 1423
R97
R32
R33
l0
L5 1
R84
R85
R3
33
R169
!i10b 1
Z195 !s108 1683165086.000000
R36
R37
!i113 1
R79
R9
Apc_design
R20
R23
R24
R87
!i122 1423
l14
R88
V<koe?O@6U<1e_D`^S>k@A3
!s100 >6E6j<0MAZ4cTWHW^_;8]2
R3
33
R169
!i10b 1
R195
R36
R37
!i113 1
R79
R9
Eprocessor
Z196 w1683164216
R20
R23
R24
!i122 1440
R97
R38
R39
l0
L6 1
VcaoPIVmEYF@hFk^>aR9<40
R89
R3
33
R162
!i10b 1
Z197 !s108 1683165091.000000
R43
R44
!i113 1
R79
R9
Aprocessor_design
Z198 DEx4 work 14 writebackstage 0 22 4nPRRQ26=8WSHO^ESN3hJ2
R184
R176
R135
R141
R158
R129
R165
R21
R22
R147
R20
R23
R24
DEx4 work 9 processor 0 22 caoPIVmEYF@hFk^>aR9<40
!i122 1440
l58
L15 69
VeD=mz1h<`THa@^N?0Gz4U1
!s100 ?fY38o?IadM]9;DlGS==72
R3
33
R162
!i10b 1
R197
R43
R44
!i113 1
R79
R9
Eregfile
R0
Eregfilemem
R53
R20
R23
R24
!i122 1426
R97
R54
R55
l0
L5 1
VJ[9EhVI`<1zg[?zP2060K1
R90
R3
33
R106
!i10b 1
R170
R60
R61
!i113 1
R79
R9
Aregfilememdesign
R20
R23
R24
R128
!i122 1426
l25
R91
VoVAWj:Pm=JK]8_LMC_2@Y3
R92
R3
33
R106
!i10b 1
R170
R60
R61
!i113 1
R79
R9
Esp
Z199 w1681952417
R20
R23
R24
!i122 1045
R11
Z200 8C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\SP.vhd
Z201 FC:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\SP.vhd
l0
L5 1
V8a_VizA_1MN:46lGI8F991
!s100 KD^NlR2Gn9>FY;0RkE^Qf1
R3
33
R174
!i10b 1
R175
Z202 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\SP.vhd|
Z203 !s107 C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\SP.vhd|
!i113 1
R79
R9
Asp_design
R20
R23
R24
DEx4 work 2 sp 0 22 8a_VizA_1MN:46lGI8F991
!i122 1045
l14
L13 19
Vda1Y9o1ZR?TjZMLj3O`=i0
!s100 JziB`P>UYf9UUQ5D[A>cm1
R3
33
R174
!i10b 1
R175
R202
R203
!i113 1
R79
R9
Ewritebackmux
Z204 w1681874017
R20
R23
R24
!i122 1429
R97
Z205 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
Z206 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
Z207 V0z];HVFF<_9P1oM7MfZfD3
R93
R3
33
R106
!i10b 1
R107
R64
R65
!i113 1
R79
R9
Amymux
R20
R23
R24
Z208 DEx4 work 12 writebackmux 0 22 0z];HVFF<_9P1oM7MfZfD3
!i122 1429
l16
R94
Z209 V=?ZX]8MkEnM3nXHZf7U=Y3
R95
R3
33
R106
!i10b 1
R107
R64
R65
!i113 1
R79
R9
Ewritebackmux
R204
R20
R23
R24
!i122 1410
R97
R205
R206
l0
L5 1
R207
R93
R3
33
R192
!i10b 1
R193
R64
R65
!i113 1
R79
R9
Amymux
R20
R23
R24
R208
!i122 1410
l16
R94
R209
R95
R3
33
R192
!i10b 1
R193
R64
R65
!i113 1
R79
R9
Ewritebackstage
Z210 w1683164227
R20
R23
R24
!i122 1441
R97
R66
R67
l0
L5 1
V4nPRRQ26=8WSHO^ESN3hJ2
!s100 oMRo4j;b40RMi;cfVI[[=3
R3
33
Z211 !s110 1683165093
!i10b 1
Z212 !s108 1683165093.000000
R71
R72
!i113 1
R79
R9
Amywritebackstage
R20
R23
R24
R198
!i122 1441
l18
Z213 L17 13
Z214 V2b2o2;JQBdMj9V809CSQH0
Z215 !s100 1PFMkBOb;VM;eWFm>;L061
R3
33
R211
!i10b 1
R212
R71
R72
!i113 1
R79
R9
