$date
	Sun Oct 23 07:34:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#664245
b11 !
1"
#664246
b11 &
b11 %
1$
#664247
0"
#664250
b1010 &
b1010 %
#664254
b101 &
b101 %
#664258
b10000 &
b10000 %
#664262
b1000 &
b1000 %
#664266
b100 &
b100 %
#664270
b10 &
b10 %
#664274
b1 &
b1 %
1#
#664278
b0 &
0#
b0 %
0$
#1677826
b1100 &
b1100 %
1$
b1100 !
1"
#1677827
0"
#1677830
b110 &
b110 %
#1677834
b11 &
b11 %
#1677838
b1010 &
b1010 %
#1677842
b101 &
b101 %
#1677846
b10000 &
b10000 %
#1677850
b1000 &
b1000 %
#1677854
b100 &
b100 %
#1677858
b10 &
b10 %
#1677862
b1 &
1#
b1 %
#1677866
b0 &
b0 %
0#
0$
#2642219
b11010 !
1"
#2642222
b11010 &
b11010 %
1$
#2642223
0"
#2642226
b1101 &
b1101 %
#2642230
b101000 &
b101000 %
#2642234
b10100 &
b10100 %
#2642238
b1010 &
b1010 %
#2642242
b101 &
b101 %
#2642246
b10000 &
b10000 %
#2642250
b1000 &
b1000 %
#2642254
b100 &
b100 %
#2642258
b10 &
b10 %
#2642262
b1 &
1#
b1 %
#2642266
b0 &
b0 %
0#
0$
#4500012
